# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:17:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:17:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:17:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:17:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:17:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:17:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:17:54 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:54 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:17:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:54 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:17:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:54 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:17:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:54 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# ** Error (suppressible): ./Pipelined_CPU.sv(56): (vlog-2388) 'writeBack_mem' already declared in this scope (Pipelined_CPU).
# ** Error (suppressible): ./Pipelined_CPU.sv(57): (vlog-2388) 'regWrite_WB' already declared in this scope (Pipelined_CPU).
# ** Error (suppressible): ./Pipelined_CPU.sv(58): (vlog-2388) 'regWrite_E_WB' already declared in this scope (Pipelined_CPU).
# ** Error (suppressible): ./Pipelined_CPU.sv(67): (vlog-2388) 'data_write' already declared in this scope (Pipelined_CPU).
# ** Error (suppressible): ./Pipelined_CPU.sv(70): (vlog-2388) 'fOp_A' already declared in this scope (Pipelined_CPU).
# ** Error (suppressible): ./Pipelined_CPU.sv(70): (vlog-2388) 'fOp_B' already declared in this scope (Pipelined_CPU).
# -- Compiling module Pipelined_CPU_testbench
# End time: 15:17:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Pipelined_CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:02 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:24:02 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:02 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:03 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:24:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:24:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:04 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:24:05 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:24:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:24:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:24:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:24:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:05 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:24:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:24:05 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(17): Instantiation of 'IF_RF_reg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(38): Instantiation of 'RF_EX_reg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(53): Instantiation of 'EX_MEM_reg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(60): Instantiation of 'MEM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(63): Instantiation of 'MEM_WB_reg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.D_FF
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:26:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:07 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:26:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:08 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:26:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:09 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:26:10 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:24:05 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(60): Instantiation of 'MEM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 48
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:26:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:26:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:26:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:52 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:26:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:26:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:53 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:54 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:54 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:54 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:54 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:54 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:54 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:26:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:24:05 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# ** Error: (vsim-3033) ./Pipelined_CPU.sv(60): Instantiation of 'MEM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Pipelined_CPU_testbench/dut File: ./Pipelined_CPU.sv
#         Searched libraries:
#             C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/work
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 48
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:27:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:19 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:27:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:20 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:27:22 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:24:05 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
add wave -position end sim:/Pipelined_CPU_testbench/dut/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:11 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:28:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:28:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:12 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:13 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:28:13 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:28:15 on Feb 26,2022, Elapsed time: 0:04:10
# Errors: 7, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:28:15 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:57 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:28:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:57 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:28:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:57 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:28:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:58 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:28:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:59 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:29:00 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:02 on Feb 26,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:29:02 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:15 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:29:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:29:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:16 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:29:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:17 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:29:18 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:18 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:29:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:18 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:29:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:18 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:29:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:20 on Feb 26,2022, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:29:20 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
add wave -position end sim:/Pipelined_CPU_testbench/dut/s2/regist/*
add wave -position end  sim:/Pipelined_CPU_testbench/dut/s2/regist/registers
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:34:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:21 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:34:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:22 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:34:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:23 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:24 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:34:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:34:26 on Feb 26,2022, Elapsed time: 0:05:06
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:34:26 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do un
# Cannot open macro file: un
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:04 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:38:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:04 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:38:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:04 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:38:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:04 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:38:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:38:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:38:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:38:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:38:09 on Feb 26,2022, Elapsed time: 0:03:43
# Errors: 1, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:38:09 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:24 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:40:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:24 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:40:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:24 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:40:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:40:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:40:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:26 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:40:27 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:40:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:40:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:40:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:40:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:40:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:40:28 on Feb 26,2022, Elapsed time: 0:02:19
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:40:28 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 145 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:32 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:45:32 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:45:33 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:33 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:34 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:45:34 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:45:41 on Feb 26,2022, Elapsed time: 0:05:13
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:45:41 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 425 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 15:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:38 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 15:52:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:40 on Feb 26,2022, Elapsed time: 0:06:59
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 15:52:40 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 425 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:54 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:02:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:54 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:02:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:55 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:02:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:02:56 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:56 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:57 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:02:57 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:02:59 on Feb 26,2022, Elapsed time: 0:10:19
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:02:59 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 425 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:04:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:04:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:04:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:04:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:04:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:04:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:04:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:04:19 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:04:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:04:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:19 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:04:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:04:20 on Feb 26,2022, Elapsed time: 0:01:21
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:04:20 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 425 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:05:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:05:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:05:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:05:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:05:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:05:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:19 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:05:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:20 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:05:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:05:22 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:22 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:05:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:22 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:05:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:05:27 on Feb 26,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:05:27 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
add wave -position 7  sim:/Pipelined_CPU_testbench/dut/s1/instr/instruction
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:17:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:05 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:17:06 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:17:07 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:17:08 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:17:09 on Feb 26,2022, Elapsed time: 0:11:42
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:17:09 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:41 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:18:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:18:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:42 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:43 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:18:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:45 on Feb 26,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:18:45 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:21:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:46 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:21:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:47 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:48 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:21:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:50 on Feb 26,2022, Elapsed time: 0:03:05
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:21:50 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:22:42 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:42 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:22:43 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:43 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:22:44 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:44 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:22:45 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:45 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:22:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:45 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:22:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:45 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:22:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:22:47 on Feb 26,2022, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:22:47 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:23:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:51 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:52 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:23:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:23:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:53 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:23:54 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:54 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:23:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:54 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:23:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:54 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:23:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:23:56 on Feb 26,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:23:56 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
add wave -position end  sim:/Pipelined_CPU_testbench/dut/s4/mem/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:25:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:25:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:25:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:25:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:25:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:52 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:25:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:25:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:54 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:25:55 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:55 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:25:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:55 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:25:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:55 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:25:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:55 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:25:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:55 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:25:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:25:57 on Feb 26,2022, Elapsed time: 0:02:01
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:25:57 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:27:21 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:21 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:22 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:27:22 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:23 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:27:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:27:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:24 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:27:25 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:27:26 on Feb 26,2022, Elapsed time: 0:01:29
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:27:27 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
add wave -position 43  sim:/Pipelined_CPU_testbench/dut/s3/negative
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:27 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:50:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 16:50:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:28 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:29 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 16:50:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:50:38 on Feb 26,2022, Elapsed time: 0:23:11
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 16:50:38 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8470 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(93)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:02 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 17:42:02 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 17:42:03 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:03 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 17:42:04 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:04 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:05 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 17:42:05 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:42:16 on Feb 26,2022, Elapsed time: 0:51:38
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 17:42:16 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
add wave -position 44  sim:/Pipelined_CPU_testbench/dut/s2/controlNeg
add wave -position 45  sim:/Pipelined_CPU_testbench/dut/s2/controlOverflow
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:44:45 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:45 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 17:44:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:46 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:47 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 17:44:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:44:49 on Feb 26,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 17:44:49 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
add wave -position 46  sim:/Pipelined_CPU_testbench/dut/s2/cntl/BrTaken
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 17:52:50 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:52:50 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 17:52:50 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 17:52:50 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 17:52:50 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:50 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:52:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:51 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 17:52:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:52 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 17:52:53 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 17:52:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 17:52:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 17:52:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 17:52:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:54 on Feb 26,2022, Elapsed time: 0:08:05
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 17:52:54 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:23 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 17:56:23 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 17:56:24 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:24 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:25 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 17:56:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:56:27 on Feb 26,2022, Elapsed time: 0:03:33
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 17:56:27 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do run
# Cannot open macro file: run
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 17:58:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:58:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 17:58:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 17:58:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 17:58:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 17:58:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:08 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:58:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:09 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 17:58:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:10 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:11 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 17:58:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:58:13 on Feb 26,2022, Elapsed time: 0:01:46
# Errors: 1, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 17:58:13 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 18:08:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 18:08:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:36 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:37 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 18:08:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:08:39 on Feb 26,2022, Elapsed time: 0:10:26
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 18:08:39 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:57 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 18:24:58 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:58 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 18:24:59 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:59 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# ** Error: ./EX.sv(18): 'ALU_inpt' already declared in this scope.
# End time: 18:25:00 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./EX.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 18:25:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:25:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:25:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 18:25:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 18:25:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:36 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:25:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 18:25:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:37 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 18:25:38 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:38 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 18:25:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:38 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 18:25:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:38 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 18:25:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:25:47 on Feb 26,2022, Elapsed time: 0:17:08
# Errors: 4, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 18:25:47 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8552 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_AndEorLsr.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 625 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:28 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 18:28:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 18:28:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:29 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 18:28:30 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:30 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:31 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 18:28:31 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:28:33 on Feb 26,2022, Elapsed time: 0:02:46
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 18:28:33 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 5025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 18:34:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:53 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:34:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:54 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:55 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 18:34:55 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:35:03 on Feb 26,2022, Elapsed time: 0:06:30
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 18:35:03 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 5025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
add wave -position 47  sim:/Pipelined_CPU_testbench/dut/s2/zeroFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 19:24:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:24:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 19:24:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 19:24:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 19:24:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 19:24:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:38 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:24:39 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:39 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 19:24:40 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:40 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 19:24:41 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:41 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 19:24:41 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:24:42 on Feb 26,2022, Elapsed time: 0:49:39
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 19:24:42 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 5025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 19:58:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:26 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:58:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 19:58:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:27 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:28 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 19:58:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:58:30 on Feb 26,2022, Elapsed time: 0:33:48
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 19:58:30 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 5025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:03:08 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:08 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:03:09 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:09 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:10 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:03:10 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:11 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:03:11 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:12 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:03:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:12 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:03:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:12 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:03:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:12 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:03:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:12 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:03:12 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:18 on Feb 26,2022, Elapsed time: 0:04:48
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:03:18 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 10025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:07:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:18 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:07:19 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:19 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:20 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:07:20 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:22 on Feb 26,2022, Elapsed time: 0:04:04
# Errors: 925, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:07:22 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 10025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
add wave -position 47  sim:/Pipelined_CPU_testbench/dut/s2/UncondBr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:18:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:18:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:18:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:18:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:18:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:18:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:26 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:18:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:27 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:18:28 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:28 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:18:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:28 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:18:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:28 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:18:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:29 on Feb 26,2022, Elapsed time: 0:11:07
# Errors: 925, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:18:29 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 1995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 2995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 3995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 4995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 5995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 6995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 7995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 8995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9035 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9045 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9055 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9065 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9075 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9085 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9095 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9105 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9115 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9125 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9135 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9145 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9155 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9165 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9175 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9185 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9195 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9205 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9215 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9225 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9235 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9245 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9255 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9265 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9275 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9285 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9295 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9305 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9315 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9325 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9335 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9345 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9355 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9365 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9375 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9385 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9395 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9405 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9415 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9425 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9435 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9445 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9455 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9465 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9475 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9485 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9495 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9505 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9515 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9525 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9535 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9545 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9555 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9565 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9575 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9585 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9595 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9605 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9615 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9625 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9635 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9645 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9655 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9665 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9675 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9685 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9695 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9705 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9715 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9725 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9735 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9745 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9755 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9765 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9775 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9785 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9795 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9805 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9815 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9825 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9835 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9845 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9855 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9865 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9875 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9885 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9895 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9905 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9915 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9925 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9935 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9945 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9955 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9965 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9975 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9985 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 9995 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10005 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10015 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 10025 ns  Scope: Pipelined_CPU_testbench.dut.s1.instr File: ./instructmem.sv Line: 36
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 10025 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:22:14 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:14 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:22:15 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:15 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:16 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:22:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:24 on Feb 26,2022, Elapsed time: 0:03:55
# Errors: 925, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:22:24 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 20050 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:27:25 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:25 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:27:26 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:27:27 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# -- Compiling module WB
# 
# Top level modules:
# 	WB
# End time: 20:27:28 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:28 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:29 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:27:29 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:30:46 on Feb 26,2022, Elapsed time: 0:08:22
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:30:46 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.WB
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_CRC16.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(95)
#    Time: 30050 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:51:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:51:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:51:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:51:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:51:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:51:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:36 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:37 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:51:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:38 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:51:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:38 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:51:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:38 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# ** Error: (vlog-13069) ./Pipelined_CPU.sv(67): near ")": syntax error, unexpected ')', expecting .* or '.'.
# -- Compiling module Pipelined_CPU_testbench
# End time: 20:51:38 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Pipelined_CPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:52:16 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:52:17 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:52:18 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:52:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:52:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:52:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:52:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on Feb 26,2022
# vlog -reportprogress 300 ./WB.sv 
# ** Error: (vlog-7) Failed to open design unit file "./WB.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 20:52:18 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 32
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./WB.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:35 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:52:35 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:52:36 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:36 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:52:37 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:52:52 on Feb 26,2022, Elapsed time: 0:22:06
# Errors: 8, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:52:52 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8226 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shift_output_MEM'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shift_output_WB'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/data_write'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shiftSel_MEM'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shiftsel_WB'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 68
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_CRC16.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:54:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:54:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:54:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:54:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:54:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:54:51 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:51 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:52 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:54:52 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:54:53 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:53 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:54 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:54:54 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:54:56 on Feb 26,2022, Elapsed time: 0:02:04
# Errors: 15, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:54:56 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8226 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shift_output_MEM'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shift_output_WB'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/data_write'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shiftSel_MEM'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/Pipelined_CPU_testbench/dut/shiftsel_WB'.
# Executing ONERROR command at macro ./Pipelined_CPU_wave.do line 68
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_CRC16.arm
add wave -position end sim:/Pipelined_CPU_testbench/dut/*
add wave -position end  sim:/Pipelined_CPU_testbench/dut/s2/regist/registers
add wave -position end  sim:/Pipelined_CPU_testbench/dut/s4/mem/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/EE469Lab/Lab4_Daniel/Pipelined_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 20:57:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:57:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:57:46 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:46 on Feb 26,2022
# vlog -reportprogress 300 ./mux3_1.sv 
# -- Compiling module mux3_1
# 
# Top level modules:
# 	mux3_1
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:57:47 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./Pipelined_CPU.sv 
# -- Compiling module Pipelined_CPU
# -- Compiling module Pipelined_CPU_testbench
# 
# Top level modules:
# 	Pipelined_CPU_testbench
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./RF.sv 
# -- Compiling module RF
# -- Compiling module RF_testbench
# 
# Top level modules:
# 	RF_testbench
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./IF.sv 
# -- Compiling module IF
# -- Compiling module IF_testbench
# 
# Top level modules:
# 	IF_testbench
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./EX.sv 
# -- Compiling module EX
# 
# Top level modules:
# 	EX
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./MEM.sv 
# -- Compiling module MEM
# 
# Top level modules:
# 	MEM
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./updateFlags.sv 
# -- Compiling module updateFlags
# 
# Top level modules:
# 	updateFlags
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./shift2Left.sv 
# -- Compiling module shift2Left
# 
# Top level modules:
# 	shift2Left
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Feb 26,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:57:48 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:49 on Feb 26,2022
# vlog -reportprogress 300 ./IF_RF_reg.sv 
# -- Compiling module IF_RF_reg
# 
# Top level modules:
# 	IF_RF_reg
# End time: 20:57:49 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:49 on Feb 26,2022
# vlog -reportprogress 300 ./RF_EX_reg.sv 
# -- Compiling module RF_EX_reg
# 
# Top level modules:
# 	RF_EX_reg
# End time: 20:57:49 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:49 on Feb 26,2022
# vlog -reportprogress 300 ./EX_MEM_reg.sv 
# -- Compiling module EX_MEM_reg
# 
# Top level modules:
# 	EX_MEM_reg
# End time: 20:57:49 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:49 on Feb 26,2022
# vlog -reportprogress 300 ./MEM_WB_reg.sv 
# -- Compiling module MEM_WB_reg
# 
# Top level modules:
# 	MEM_WB_reg
# End time: 20:57:49 on Feb 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:50 on Feb 26,2022, Elapsed time: 0:02:54
# Errors: 15, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Pipelined_CPU_testbench 
# Start time: 20:57:50 on Feb 26,2022
# Loading sv_std.std
# Loading work.Pipelined_CPU_testbench
# Loading work.Pipelined_CPU
# Loading work.IF
# Loading work.wide_mux2_1
# Loading work.register
# Loading work.add_width
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.IF_RF_reg
# Loading work.RF
# Loading work.shift2Left
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux_64x32_1
# Loading work.mux3_1
# Loading work.shifter
# Loading work.mux2_1
# Loading work.control
# Loading work.RF_EX_reg
# Loading work.D_FF
# Loading work.EX
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.EX_MEM_reg
# Loading work.MEM
# Loading work.datamem
# Loading work.MEM_WB_reg
# Loading work.forwarding_unit
# Loading work.updateFlags
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 8226 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_CRC16.arm
# ** Note: $stop    : ./Pipelined_CPU.sv(94)
#    Time: 30050 ns  Iteration: 1  Instance: /Pipelined_CPU_testbench
# Break in Module Pipelined_CPU_testbench at ./Pipelined_CPU.sv line 94
