<stg><name>infer_Pipeline_VITIS_LOOP_34_14</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i105:0 %i_5 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i105:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i105:2 %icmp_ln34 = icmp_eq  i8 %i_5, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i105:3 %add_ln34 = add i8 %i_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i105:4 %br_ln34 = br i1 %icmp_ln34, void %for.inc.i105.split, void %for.inc.i115.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i105.split:0 %i_14_cast = zext i8 %i_5

]]></Node>
<StgValue><ssdm name="i_14_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:3 %C_t_addr = getelementptr i32 %C_t, i64 0, i64 %i_14_cast

]]></Node>
<StgValue><ssdm name="C_t_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i105.split:4 %C_t_load = load i7 %C_t_addr

]]></Node>
<StgValue><ssdm name="C_t_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i105.split:15 %store_ln34 = store i8 %add_ln34, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i105.split:4 %C_t_load = load i7 %C_t_addr

]]></Node>
<StgValue><ssdm name="C_t_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i105.split:6 %bitcast_ln35 = bitcast i32 %C_t_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:7 %xor_ln35 = xor i32 %bitcast_ln35, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i105.split:8 %bitcast_ln35_1 = bitcast i32 %xor_ln35

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="55" st_id="8" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="57" st_id="9" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="59" st_id="10" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:5 %tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:9 %tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="61" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:10 %sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sub3_i1"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:11 %add_i6 = fadd i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="63" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:10 %sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sub3_i1"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:11 %add_i6 = fadd i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="65" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:10 %sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sub3_i1"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:11 %add_i6 = fadd i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="67" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:10 %sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sub3_i1"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:11 %add_i6 = fadd i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="69" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:10 %sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sub3_i1"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:11 %add_i6 = fadd i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="71" st_id="16" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="72" st_id="17" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="73" st_id="18" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="74" st_id="19" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="75" st_id="20" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="76" st_id="21" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="77" st_id="22" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="78" st_id="23" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="79" st_id="24" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="80" st_id="25" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:12 %div_i4 = fdiv i32 %sub3_i1, i32 %add_i6

]]></Node>
<StgValue><ssdm name="div_i4"/></StgValue>
</operation>

<operation id="86" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.inc.i115.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="81" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i105.split:1 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="82" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i105.split:2 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="83" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:13 %vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %i_14_cast

]]></Node>
<StgValue><ssdm name="vec_tmp_addr"/></StgValue>
</operation>

<operation id="84" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc.i105.split:14 %store_ln35 = store i32 %div_i4, i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="85" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i105.split:16 %br_ln34 = br void %for.inc.i105

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="144" name="C_t" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="vec_tmp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="147" from="StgValue_146" to="i" fromId="146" toId="29">
</dataflow>
<dataflow id="149" from="StgValue_148" to="store_ln0" fromId="148" toId="30">
</dataflow>
<dataflow id="150" from="i" to="store_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="151" from="i" to="i_5" fromId="29" toId="32">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="152" toId="33">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specpipeline_ln0" fromId="156" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_146" to="specpipeline_ln0" fromId="146" toId="33">
</dataflow>
<dataflow id="159" from="StgValue_156" to="specpipeline_ln0" fromId="156" toId="33">
</dataflow>
<dataflow id="161" from="p_str" to="specpipeline_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="162" from="i_5" to="icmp_ln34" fromId="32" toId="34">
</dataflow>
<dataflow id="164" from="StgValue_163" to="icmp_ln34" fromId="163" toId="34">
</dataflow>
<dataflow id="165" from="i_5" to="add_ln34" fromId="32" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_166" to="add_ln34" fromId="166" toId="35">
</dataflow>
<dataflow id="168" from="icmp_ln34" to="br_ln34" fromId="34" toId="36">
</dataflow>
<dataflow id="169" from="i_5" to="i_14_cast" fromId="32" toId="37">
</dataflow>
<dataflow id="170" from="C_t" to="C_t_addr" fromId="144" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_171" to="C_t_addr" fromId="171" toId="38">
</dataflow>
<dataflow id="173" from="i_14_cast" to="C_t_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="C_t_addr" to="C_t_load" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="add_ln34" to="store_ln34" fromId="35" toId="40">
</dataflow>
<dataflow id="176" from="i" to="store_ln34" fromId="29" toId="40">
</dataflow>
<dataflow id="177" from="C_t_addr" to="C_t_load" fromId="38" toId="41">
</dataflow>
<dataflow id="179" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="42">
</dataflow>
<dataflow id="180" from="C_t_load" to="tmp_5" fromId="41" toId="42">
</dataflow>
<dataflow id="181" from="C_t_load" to="bitcast_ln35" fromId="41" toId="43">
</dataflow>
<dataflow id="182" from="bitcast_ln35" to="xor_ln35" fromId="43" toId="44">
</dataflow>
<dataflow id="184" from="StgValue_183" to="xor_ln35" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="xor_ln35" to="bitcast_ln35_1" fromId="44" toId="45">
</dataflow>
<dataflow id="186" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="46">
</dataflow>
<dataflow id="187" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="46">
</dataflow>
<dataflow id="188" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="47">
</dataflow>
<dataflow id="189" from="C_t_load" to="tmp_5" fromId="41" toId="47">
</dataflow>
<dataflow id="190" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="48">
</dataflow>
<dataflow id="191" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="48">
</dataflow>
<dataflow id="192" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="49">
</dataflow>
<dataflow id="193" from="C_t_load" to="tmp_5" fromId="41" toId="49">
</dataflow>
<dataflow id="194" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="50">
</dataflow>
<dataflow id="195" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="50">
</dataflow>
<dataflow id="196" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="51">
</dataflow>
<dataflow id="197" from="C_t_load" to="tmp_5" fromId="41" toId="51">
</dataflow>
<dataflow id="198" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="52">
</dataflow>
<dataflow id="199" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="52">
</dataflow>
<dataflow id="200" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="53">
</dataflow>
<dataflow id="201" from="C_t_load" to="tmp_5" fromId="41" toId="53">
</dataflow>
<dataflow id="202" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="54">
</dataflow>
<dataflow id="203" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="54">
</dataflow>
<dataflow id="204" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="55">
</dataflow>
<dataflow id="205" from="C_t_load" to="tmp_5" fromId="41" toId="55">
</dataflow>
<dataflow id="206" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="56">
</dataflow>
<dataflow id="207" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="56">
</dataflow>
<dataflow id="208" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="57">
</dataflow>
<dataflow id="209" from="C_t_load" to="tmp_5" fromId="41" toId="57">
</dataflow>
<dataflow id="210" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="58">
</dataflow>
<dataflow id="211" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="58">
</dataflow>
<dataflow id="212" from="llvm.exp.f32" to="tmp_5" fromId="178" toId="59">
</dataflow>
<dataflow id="213" from="C_t_load" to="tmp_5" fromId="41" toId="59">
</dataflow>
<dataflow id="214" from="llvm.exp.f32" to="tmp_6" fromId="178" toId="60">
</dataflow>
<dataflow id="215" from="bitcast_ln35_1" to="tmp_6" fromId="45" toId="60">
</dataflow>
<dataflow id="216" from="tmp_5" to="sub3_i1" fromId="59" toId="61">
</dataflow>
<dataflow id="217" from="tmp_6" to="sub3_i1" fromId="60" toId="61">
</dataflow>
<dataflow id="218" from="tmp_5" to="add_i6" fromId="59" toId="62">
</dataflow>
<dataflow id="219" from="tmp_6" to="add_i6" fromId="60" toId="62">
</dataflow>
<dataflow id="220" from="tmp_5" to="sub3_i1" fromId="59" toId="63">
</dataflow>
<dataflow id="221" from="tmp_6" to="sub3_i1" fromId="60" toId="63">
</dataflow>
<dataflow id="222" from="tmp_5" to="add_i6" fromId="59" toId="64">
</dataflow>
<dataflow id="223" from="tmp_6" to="add_i6" fromId="60" toId="64">
</dataflow>
<dataflow id="224" from="tmp_5" to="sub3_i1" fromId="59" toId="65">
</dataflow>
<dataflow id="225" from="tmp_6" to="sub3_i1" fromId="60" toId="65">
</dataflow>
<dataflow id="226" from="tmp_5" to="add_i6" fromId="59" toId="66">
</dataflow>
<dataflow id="227" from="tmp_6" to="add_i6" fromId="60" toId="66">
</dataflow>
<dataflow id="228" from="tmp_5" to="sub3_i1" fromId="59" toId="67">
</dataflow>
<dataflow id="229" from="tmp_6" to="sub3_i1" fromId="60" toId="67">
</dataflow>
<dataflow id="230" from="tmp_5" to="add_i6" fromId="59" toId="68">
</dataflow>
<dataflow id="231" from="tmp_6" to="add_i6" fromId="60" toId="68">
</dataflow>
<dataflow id="232" from="tmp_5" to="sub3_i1" fromId="59" toId="69">
</dataflow>
<dataflow id="233" from="tmp_6" to="sub3_i1" fromId="60" toId="69">
</dataflow>
<dataflow id="234" from="tmp_5" to="add_i6" fromId="59" toId="70">
</dataflow>
<dataflow id="235" from="tmp_6" to="add_i6" fromId="60" toId="70">
</dataflow>
<dataflow id="236" from="sub3_i1" to="div_i4" fromId="69" toId="71">
</dataflow>
<dataflow id="237" from="add_i6" to="div_i4" fromId="70" toId="71">
</dataflow>
<dataflow id="238" from="sub3_i1" to="div_i4" fromId="69" toId="72">
</dataflow>
<dataflow id="239" from="add_i6" to="div_i4" fromId="70" toId="72">
</dataflow>
<dataflow id="240" from="sub3_i1" to="div_i4" fromId="69" toId="73">
</dataflow>
<dataflow id="241" from="add_i6" to="div_i4" fromId="70" toId="73">
</dataflow>
<dataflow id="242" from="sub3_i1" to="div_i4" fromId="69" toId="74">
</dataflow>
<dataflow id="243" from="add_i6" to="div_i4" fromId="70" toId="74">
</dataflow>
<dataflow id="244" from="sub3_i1" to="div_i4" fromId="69" toId="75">
</dataflow>
<dataflow id="245" from="add_i6" to="div_i4" fromId="70" toId="75">
</dataflow>
<dataflow id="246" from="sub3_i1" to="div_i4" fromId="69" toId="76">
</dataflow>
<dataflow id="247" from="add_i6" to="div_i4" fromId="70" toId="76">
</dataflow>
<dataflow id="248" from="sub3_i1" to="div_i4" fromId="69" toId="77">
</dataflow>
<dataflow id="249" from="add_i6" to="div_i4" fromId="70" toId="77">
</dataflow>
<dataflow id="250" from="sub3_i1" to="div_i4" fromId="69" toId="78">
</dataflow>
<dataflow id="251" from="add_i6" to="div_i4" fromId="70" toId="78">
</dataflow>
<dataflow id="252" from="sub3_i1" to="div_i4" fromId="69" toId="79">
</dataflow>
<dataflow id="253" from="add_i6" to="div_i4" fromId="70" toId="79">
</dataflow>
<dataflow id="254" from="sub3_i1" to="div_i4" fromId="69" toId="80">
</dataflow>
<dataflow id="255" from="add_i6" to="div_i4" fromId="70" toId="80">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln34" fromId="256" toId="81">
</dataflow>
<dataflow id="259" from="StgValue_258" to="speclooptripcount_ln34" fromId="258" toId="81">
</dataflow>
<dataflow id="260" from="StgValue_258" to="speclooptripcount_ln34" fromId="258" toId="81">
</dataflow>
<dataflow id="261" from="StgValue_258" to="speclooptripcount_ln34" fromId="258" toId="81">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="262" toId="82">
</dataflow>
<dataflow id="265" from="empty_15" to="specloopname_ln34" fromId="264" toId="82">
</dataflow>
<dataflow id="266" from="vec_tmp" to="vec_tmp_addr" fromId="145" toId="83">
</dataflow>
<dataflow id="267" from="StgValue_171" to="vec_tmp_addr" fromId="171" toId="83">
</dataflow>
<dataflow id="268" from="i_14_cast" to="vec_tmp_addr" fromId="37" toId="83">
</dataflow>
<dataflow id="269" from="div_i4" to="store_ln35" fromId="80" toId="84">
</dataflow>
<dataflow id="270" from="vec_tmp_addr" to="store_ln35" fromId="83" toId="84">
</dataflow>
<dataflow id="271" from="icmp_ln34" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="272" from="icmp_ln34" to="StgValue_26" fromId="34" toId="26">
</dataflow>
</dataflows>


</stg>
