#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr 29 09:38:41 2025
# Process ID: 2883
# Current directory: /home/rebillar/Compilateur-MICroprocesseur/Processeur
# Command line: vivado
# Log file: /home/rebillar/Compilateur-MICroprocesseur/Processeur/vivado.log
# Journal file: /home/rebillar/Compilateur-MICroprocesseur/Processeur/vivado.jou
# Running On: insa-11290, OS: Linux, CPU Frequency: 899.927 MHz, CPU Physical cores: 6, Host memory: 67247 MB
#-----------------------------------------------------------
start_gui
open_project /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.xpr
open_project /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.xpr
open_project /home/rebillar/revision_de_ses_morts/revision_de_ses_morts.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.xpr
create_project project_1 /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -norecurse {/home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sources_1/new/ALU.vhd /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sources_1/new/Registers.vhd}
add_files -fileset sim_1 -norecurse /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sim_1/new/ALU_test.vhd
add_files -fileset constrs_1 -norecurse /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/constrs_1/new/ALU_fpga.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top ALU -part xc7a35tcpg236-1 -lint 
synth_design -top ALU -part xc7a35tcpg236-1 -lint 
launch_runs synth_1 -jobs 12
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sources_1/new/Registers.vhd] -no_script -reset -force -quiet
remove_files  /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sources_1/new/Registers.vhd
remove_files  /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sources_1/new/Registers.vhd
file mkdir /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new
close [ open /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.v w ]
add_files /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.v] -no_script -reset -force -quiet
remove_files  /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.v
close [ open /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.vhd w ]
add_files /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.vhd] -no_script -reset -force -quiet
remove_files  /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sources_1/new/registers.vhd
add_files -norecurse /home/rebillar/Compilateur-MICroprocesseur/Processeur/Processeur.srcs/sources_1/new/Registers.vhd
update_compile_order -fileset sources_1
file mkdir /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sim_1/new/Registers_tb.vhd w ]
add_files -fileset sim_1 /home/rebillar/Compilateur-MICroprocesseur/Processeur/project_1/project_1.srcs/sim_1/new/Registers_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Registers_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Registers_tb.tcl
close_sim
close_sim
