

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu May  2 10:40:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W16_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      40|   1216|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      20|     11|    -|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     223|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     413|   1836|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U1  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cnn_mul_mul_16s_1eOg_U2  |cnn_mul_mul_16s_1eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U     |conv_1_conv_1_biacud  |        0|   9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_U  |conv_1_conv_1_weibkb  |        0|  11|  10|    0|    54|   11|     1|          594|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  20|  11|    0|    60|   20|     2|          648|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_3_fu_535_p2  |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_fu_504_p2    |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_fu_555_p2    |     +    |      0|   0|   13|          11|          11|
    |add_ln203_7_fu_400_p2   |     +    |      0|   0|   17|          13|          13|
    |add_ln203_fu_344_p2     |     +    |      0|   0|   14|          10|          10|
    |add_ln23_1_fu_545_p2    |     +    |      0|   0|   15|           5|           5|
    |add_ln23_fu_448_p2      |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_753_p2     |     +    |      0|   0|   23|           7|          16|
    |add_ln8_fu_310_p2       |     +    |      0|   0|   14|          10|           5|
    |add_ln908_fu_803_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_884_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_334_p2             |     +    |      0|   0|   15|           5|           1|
    |f_fu_382_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_679_p2     |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_843_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_322_p2             |     +    |      0|   0|   15|           5|           1|
    |ret_V_fu_592_p2         |     +    |      0|   0|   40|          33|          33|
    |tmp_V_8_fu_612_p2       |     +    |      0|   0|   23|          16|          16|
    |wc_fu_494_p2            |     +    |      0|   0|   10|           2|           1|
    |wr_fu_420_p2            |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_2_fu_529_p2  |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_438_p2    |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_478_p2    |     -    |      0|   0|   13|          11|          11|
    |sub_ln203_fu_370_p2     |     -    |      0|   0|   17|          13|          13|
    |sub_ln894_fu_669_p2     |     -    |      0|   0|   39|           5|          32|
    |sub_ln897_fu_705_p2     |     -    |      0|   0|   15|           3|           5|
    |sub_ln908_fu_818_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_879_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_631_p2         |     -    |      0|   0|   23|           1|          16|
    |a_fu_733_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_767_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_940_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_721_p2   |    and   |      0|   0|   16|          16|          16|
    |l_fu_661_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_328_p2     |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln14_fu_376_p2     |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_414_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_488_p2     |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_618_p2    |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln897_2_fu_727_p2  |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln897_fu_695_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_316_p2      |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln908_fu_787_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_930_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_924_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_715_p2    |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln908_fu_808_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_773_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_936_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_833_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_871_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_636_p3       |  select  |      0|   0|   16|           1|          16|
    |shl_ln908_fu_827_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_747_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0|  40| 1216|         613|         650|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  53|         12|    1|         12|
    |ap_phi_mux_storemerge_phi_fu_297_p4  |  15|          3|   16|         48|
    |c_0_reg_225                          |   9|          2|    5|         10|
    |f_0_reg_237                          |   9|          2|    3|          6|
    |p_Val2_26_reg_271                    |   9|          2|   16|         32|
    |p_Val2_s_reg_248                     |   9|          2|   16|         32|
    |phi_mul_reg_213                      |   9|          2|   10|         20|
    |r_0_reg_201                          |   9|          2|    5|         10|
    |wc_0_reg_283                         |   9|          2|    2|          4|
    |wr_0_reg_260                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 140|         31|   76|        178|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln8_reg_953          |  10|   0|   10|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |c_0_reg_225              |   5|   0|    5|          0|
    |c_reg_969                |   5|   0|    5|          0|
    |conv_out_V_addr_reg_997  |  12|   0|   12|          0|
    |f_0_reg_237              |   3|   0|    3|          0|
    |f_reg_982                |   3|   0|    3|          0|
    |icmp_ln885_reg_1056      |   1|   0|    1|          0|
    |icmp_ln908_reg_1082      |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1102    |   1|   0|    1|          0|
    |icmp_ln924_reg_1097      |   1|   0|    1|          0|
    |or_ln_reg_1077           |   1|   0|   32|         31|
    |p_Result_32_reg_1060     |   1|   0|    1|          0|
    |p_Val2_26_reg_271        |  16|   0|   16|          0|
    |p_Val2_s_reg_248         |  16|   0|   16|          0|
    |phi_mul_reg_213          |  10|   0|   10|          0|
    |r_0_reg_201              |   5|   0|    5|          0|
    |r_reg_961                |   5|   0|    5|          0|
    |sext_ln1116_reg_1010     |   6|   0|    6|          0|
    |sub_ln1117_reg_1015      |   9|   0|   11|          2|
    |sub_ln203_reg_974        |  12|   0|   13|          1|
    |sub_ln894_reg_1071       |  32|   0|   32|          0|
    |tmp_V_8_reg_1048         |  16|   0|   16|          0|
    |tmp_V_9_reg_1065         |  16|   0|   16|          0|
    |trunc_ln893_reg_1087     |  11|   0|   11|          0|
    |wc_0_reg_283             |   2|   0|    2|          0|
    |wc_reg_1028              |   2|   0|    2|          0|
    |wr_0_reg_260             |   2|   0|    2|          0|
    |wr_reg_1005              |   2|   0|    2|          0|
    |zext_ln203_14_reg_992    |   3|   0|    7|          4|
    |zext_ln23_reg_987        |   3|   0|   64|         61|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 223|   0|  322|         99|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   16|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   16|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

