// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop___024root.h"

VL_ATTR_COLD void Vtop___024root___stl_sequent__TOP__0(Vtop___024root* vlSelf);
VL_ATTR_COLD void Vtop___024root___stl_sequent__TOP__1(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__0(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__1(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__2(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__3(Vtop___024root* vlSelf);
void Vtop___024root___ico_comb__TOP__0(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__6(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__7(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__4(Vtop___024root* vlSelf);
void Vtop___024root___act_sequent__TOP__5(Vtop___024root* vlSelf);
void Vtop___024root___act_comb__TOP__0(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_stl(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_stl\n"); );
    // Body
    if (vlSelf->__VstlTriggered.at(0U)) {
        Vtop___024root___stl_sequent__TOP__0(vlSelf);
        Vtop___024root___stl_sequent__TOP__1(vlSelf);
    }
    if (vlSelf->__VstlTriggered.at(4U)) {
        Vtop___024root___act_sequent__TOP__0(vlSelf);
    }
    if (vlSelf->__VstlTriggered.at(5U)) {
        Vtop___024root___act_sequent__TOP__1(vlSelf);
    }
    if (vlSelf->__VstlTriggered.at(3U)) {
        Vtop___024root___act_sequent__TOP__2(vlSelf);
    }
    if (vlSelf->__VstlTriggered.at(2U)) {
        Vtop___024root___act_sequent__TOP__3(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(1U))) {
        Vtop___024root___ico_comb__TOP__0(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(4U))) {
        Vtop___024root___act_sequent__TOP__6(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(5U))) {
        Vtop___024root___act_sequent__TOP__7(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(3U))) {
        Vtop___024root___act_sequent__TOP__4(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(2U))) {
        Vtop___024root___act_sequent__TOP__5(vlSelf);
    }
    if (((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(2U)) 
         | vlSelf->__VstlTriggered.at(3U))) {
        Vtop___024root___act_comb__TOP__0(vlSelf);
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__ico(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VicoTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VicoTriggered.at(0U)) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
    if (vlSelf->__VicoTriggered.at(1U)) {
        VL_DBG_MSGF("         'ico' region trigger index 1 is active: @([hybrid] pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.crc_byte_select)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__act(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VactTriggered.at(0U)) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.crc_byte_select)\n");
    }
    if (vlSelf->__VactTriggered.at(1U)) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst.stage_valid)\n");
    }
    if (vlSelf->__VactTriggered.at(2U)) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst.stage_valid or [hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst.stage_enc)\n");
    }
    if (vlSelf->__VactTriggered.at(3U)) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked.stage_valid)\n");
    }
    if (vlSelf->__VactTriggered.at(4U)) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked.stage_valid or [hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked.stage_enc)\n");
    }
    if (vlSelf->__VactTriggered.at(5U)) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @(posedge clk_i or posedge rst_i)\n");
    }
    if (vlSelf->__VactTriggered.at(6U)) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @(posedge clk_i)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__nba(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VnbaTriggered.at(0U)) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.crc_byte_select)\n");
    }
    if (vlSelf->__VnbaTriggered.at(1U)) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst.stage_valid)\n");
    }
    if (vlSelf->__VnbaTriggered.at(2U)) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst.stage_valid or [hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst.stage_enc)\n");
    }
    if (vlSelf->__VnbaTriggered.at(3U)) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked.stage_valid)\n");
    }
    if (vlSelf->__VnbaTriggered.at(4U)) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @([hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked.stage_valid or [hybrid] pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked.stage_enc)\n");
    }
    if (vlSelf->__VnbaTriggered.at(5U)) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @(posedge clk_i or posedge rst_i)\n");
    }
    if (vlSelf->__VnbaTriggered.at(6U)) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @(posedge clk_i)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clk_i = VL_RAND_RESET_I(1);
    vlSelf->rst_i = VL_RAND_RESET_I(1);
    vlSelf->s_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->s_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->s_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->s_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->s_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->s_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->m_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->m_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->m_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->m_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->m_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->m_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->s_phy_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->s_phy_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->s_phy_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->s_phy_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->s_phy_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->s_phy_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->m_phy_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->m_phy_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->m_phy_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->m_phy_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->m_phy_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->m_phy_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->phy_link_up_i = VL_RAND_RESET_I(1);
    vlSelf->fc_initialized_o = VL_RAND_RESET_I(1);
    vlSelf->bus_num_o = VL_RAND_RESET_I(8);
    vlSelf->ext_tag_enable_o = VL_RAND_RESET_I(1);
    vlSelf->rcb_128b_o = VL_RAND_RESET_I(1);
    vlSelf->max_read_request_size_o = VL_RAND_RESET_I(3);
    vlSelf->max_payload_size_o = VL_RAND_RESET_I(3);
    vlSelf->msix_enable_o = VL_RAND_RESET_I(1);
    vlSelf->msix_mask_o = VL_RAND_RESET_I(1);
    vlSelf->status_error_cor_i = VL_RAND_RESET_I(1);
    vlSelf->status_error_uncor_i = VL_RAND_RESET_I(1);
    vlSelf->rx_cpl_stall_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_link_up_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__fc_initialized_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__bus_num_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__ext_tag_enable_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__rcb_128b_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__max_read_request_size_o = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__max_payload_size_o = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__msix_enable_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__msix_mask_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__status_error_cor_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__status_error_uncor_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__rx_cpl_stall_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__seq_num = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__seq_num_vld = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__seq_num_acknack = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__tx_fc_ph = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__tx_fc_pd = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__tx_fc_nph = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__tx_fc_npd = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__tx_fc_cplh = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__tx_fc_cpld = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__update_fc = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__init_ack = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__ack_nack = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__ack_nack_vld = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__ack_seq_num = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__init_flow_control = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__soft_reset = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__fc1_values_stored = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__fc2_values_stored = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__fc2_values_sent = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__link_status = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep = VL_RAND_RESET_I(12);
    VL_RAND_RESET_W(96, vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata);
    vlSelf->pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__phy_link_up_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_o = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc1_values_stored_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc2_values_stored_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_ack_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_state = VL_RAND_RESET_I(7);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_c = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_r = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__start_flow_control_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc1_values_stored_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_stored_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__init_ack_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state = VL_RAND_RESET_I(5);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__next_state = VL_RAND_RESET_I(5);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_out = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__data = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc0 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc1 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc2 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc3 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc4 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tready = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_available = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_index = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_err = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_valid = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_ack = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser = VL_RAND_RESET_I(6);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata = VL_RAND_RESET_Q(64);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_seq_num_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_valid_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_ack_i = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_complete_i = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_vld_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_num_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__seq_num_out = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c = VL_RAND_RESET_Q(36);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r = VL_RAND_RESET_Q(36);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_h1ce2b52c__0 = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_hb3cca4a5__0 = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_valid_i = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_available_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag = VL_RAND_RESET_I(3);
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[__Vi0] = VL_RAND_RESET_I(3);
    }
    for (int __Vi0 = 0; __Vi0 < 3; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h2477d829__0 = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h6ba7c8b5__0 = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 68; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[__Vi0] = VL_RAND_RESET_Q(41);
    }
    for (int __Vi0 = 0; __Vi0 < 68; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[__Vi0] = VL_RAND_RESET_Q(41);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0 = VL_RAND_RESET_Q(41);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 68; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[__Vi0] = VL_RAND_RESET_Q(41);
    }
    for (int __Vi0 = 0; __Vi0 < 68; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[__Vi0] = VL_RAND_RESET_Q(41);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0 = VL_RAND_RESET_Q(41);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r = VL_RAND_RESET_I(16);
    for (int __Vi0 = 0; __Vi0 < 68; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c[__Vi0] = VL_RAND_RESET_Q(41);
    }
    for (int __Vi0 = 0; __Vi0 < 68; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r[__Vi0] = VL_RAND_RESET_Q(41);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0 = VL_RAND_RESET_Q(41);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__seq_num_o = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_available_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_index_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_ph_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_pd_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_nph_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_npd_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cplh_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cpld_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__update_fc_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out16 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_out = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_reversed = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__data = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__select = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out8 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out16 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out24 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out32 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata = VL_RAND_RESET_Q(64);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tready = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(6);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg = VL_RAND_RESET_Q(64);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg = VL_RAND_RESET_I(6);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT____Vlvbound_h3eeb63f4__0 = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__link_status_i = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__phy_link_up_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc1_values_stored_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc2_values_stored_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_ready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_ready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__link_status_i = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__phy_link_up_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_out = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__link_status_i = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state = VL_RAND_RESET_I(5);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_state = VL_RAND_RESET_I(5);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_out = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__link_status_i = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_o = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state = VL_RAND_RESET_I(5);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state = VL_RAND_RESET_I(5);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_r = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_output = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_out = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_header_offset = VL_RAND_RESET_I(16);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tid = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_req = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_ack = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth = VL_RAND_RESET_I(11);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth_commit = VL_RAND_RESET_I(11);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg = VL_RAND_RESET_I(9);
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem[__Vi0] = VL_RAND_RESET_Q(40);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem_read_data_valid_reg = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[__Vi0] = VL_RAND_RESET_Q(40);
    }
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis = VL_RAND_RESET_Q(40);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis = VL_RAND_RESET_Q(40);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_pipe = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_pipe = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_out = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_out = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_out = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 = 0;
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__rst = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(96, vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tready = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid = VL_RAND_RESET_I(24);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest = VL_RAND_RESET_I(24);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid = VL_RAND_RESET_I(10);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(96, vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg = VL_RAND_RESET_I(12);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg = VL_RAND_RESET_I(24);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg = VL_RAND_RESET_I(24);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg = VL_RAND_RESET_I(9);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int = VL_RAND_RESET_I(10);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tready = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg = VL_RAND_RESET_I(10);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg = VL_RAND_RESET_I(10);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0 = VL_RAND_RESET_I(32);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0 = VL_RAND_RESET_I(4);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0 = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0 = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0 = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0 = VL_RAND_RESET_I(8);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0 = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid = VL_RAND_RESET_I(1);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded = VL_RAND_RESET_I(2);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded = VL_RAND_RESET_I(3);
    vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__VdfgTmp_hcac389da__0 = 0;
    vlSelf->__VdfgTmp_ha7dbf996__0 = 0;
    vlSelf->__VdfgTmp_he946549f__0 = 0;
    vlSelf->__VdfgTmp_hb06ef157__0 = 0;
    vlSelf->__VdfgTmp_hcb66166d__0 = 0;
    vlSelf->__VdfgTmp_ha6ba2a99__0 = 0;
    vlSelf->__VdfgTmp_hf0c32f3e__0 = 0;
    vlSelf->__VdfgTmp_hc7a3324c__0 = 0;
    vlSelf->__VdfgTmp_hb54cf1d2__0 = 0;
    vlSelf->__VdfgTmp_hcd513f53__0 = 0;
    vlSelf->__VdfgTmp_hf49f2e7e__0 = 0;
    vlSelf->__VdfgTmp_h8c4c62e6__0 = 0;
    vlSelf->__VdfgTmp_h55b40b09__0 = 0;
    vlSelf->__VdfgTmp_hd47c4097__0 = 0;
    vlSelf->__VdfgTmp_heef01c39__0 = 0;
    vlSelf->__VdfgTmp_h789ed62b__0 = 0;
    vlSelf->__VdfgTmp_ha4dff618__0 = 0;
    vlSelf->__VdfgTmp_hb9a9cf24__0 = 0;
    vlSelf->__VdfgTmp_hb2d75d09__0 = 0;
    vlSelf->__VdfgTmp_h938881b5__0 = 0;
    vlSelf->__VdfgTmp_ha06a9534__0 = 0;
    vlSelf->__VdfgTmp_h598dc9a7__0 = 0;
    vlSelf->__VdfgTmp_hc16e00e2__0 = 0;
    vlSelf->__VdfgTmp_hd661295a__0 = 0;
    vlSelf->__VdfgTmp_haabf81c9__0 = 0;
    vlSelf->__VdfgTmp_h71cf0b22__0 = 0;
    vlSelf->__VdfgTmp_h2b3e1096__0 = 0;
    vlSelf->__VdfgTmp_h87e7367f__0 = 0;
    vlSelf->__VdfgTmp_h1ae537af__0 = 0;
    vlSelf->__VdfgTmp_h42e74426__0 = 0;
    vlSelf->__VdfgTmp_h03cbcc85__0 = 0;
    vlSelf->__VdfgTmp_hb58585d2__0 = 0;
    vlSelf->__VdfgTmp_h49d4ca30__0 = 0;
    vlSelf->__VdfgTmp_h7ee4707a__0 = 0;
    vlSelf->__VdfgTmp_hb27c6fff__0 = 0;
    vlSelf->__VdfgTmp_h00cd5864__0 = 0;
    vlSelf->__VdfgTmp_h346d0cc2__0 = 0;
    vlSelf->__VdfgTmp_he76d745a__0 = 0;
    vlSelf->__VdfgTmp_h1ce136f1__0 = 0;
    vlSelf->__VdfgTmp_h713867e6__0 = 0;
    vlSelf->__VdfgTmp_hc94a7559__0 = 0;
    vlSelf->__VdfgTmp_h529926d8__0 = 0;
    vlSelf->__VdfgTmp_h871bedfc__0 = 0;
    vlSelf->__VdfgTmp_h6d4ede94__0 = 0;
    vlSelf->__VdfgTmp_hff3a4ad2__0 = 0;
    vlSelf->__VdfgTmp_hfc3938ed__0 = 0;
    vlSelf->__VdfgTmp_h3a28f477__0 = 0;
    vlSelf->__VdfgTmp_h2c1029d4__0 = 0;
    vlSelf->__VdfgTmp_h85601e46__0 = 0;
    vlSelf->__VdfgTmp_h2e575ec5__0 = 0;
    vlSelf->__VdfgTmp_hd1695d7c__0 = 0;
    vlSelf->__VdfgTmp_ha769a9a2__0 = 0;
    vlSelf->__VdfgTmp_h4d7f46b7__0 = 0;
    vlSelf->__VdfgTmp_h21ce4c20__0 = 0;
    vlSelf->__VdfgTmp_hbb249fd1__0 = 0;
    vlSelf->__VdfgTmp_h592341af__0 = 0;
    vlSelf->__VdfgTmp_h96c32258__0 = 0;
    vlSelf->__VdfgTmp_h41fce7a7__0 = 0;
    vlSelf->__VdfgTmp_hf8f5ab9a__0 = 0;
    vlSelf->__VdfgTmp_h8fa9371c__0 = 0;
    vlSelf->__VdfgTmp_h56c00102__0 = 0;
    vlSelf->__VdfgTmp_h5e2564ec__0 = 0;
    vlSelf->__VdfgTmp_h8d370620__0 = 0;
    vlSelf->__VdfgTmp_h4d1ff150__0 = 0;
    vlSelf->__VdfgTmp_h1e6ccfc3__0 = 0;
    vlSelf->__VdfgTmp_hf09fdba8__0 = 0;
    vlSelf->__VdfgTmp_h78b86874__0 = 0;
    vlSelf->__VdfgTmp_h6520afd1__0 = 0;
    vlSelf->__VdfgTmp_hd806cd3e__0 = 0;
    vlSelf->__VdfgTmp_h9ec29e45__0 = 0;
    vlSelf->__VdfgTmp_hbacd7849__0 = 0;
    vlSelf->__VdfgTmp_hc112de46__0 = 0;
    vlSelf->__VdfgTmp_h81d1ba2d__0 = 0;
    vlSelf->__VdfgTmp_hfe2e6b33__0 = 0;
    vlSelf->__VdfgTmp_h54161b99__0 = 0;
    vlSelf->__VdfgTmp_hf2502a99__0 = 0;
    vlSelf->__VdfgTmp_hf96fdc3a__0 = 0;
    vlSelf->__VdfgTmp_h765e99c6__0 = 0;
    vlSelf->__VdfgTmp_h08a934a5__0 = 0;
    vlSelf->__VdfgTmp_hea57532f__0 = 0;
    vlSelf->__VdfgTmp_hc4fcddea__0 = 0;
    vlSelf->__VdfgTmp_h44e428aa__0 = 0;
    vlSelf->__VdfgTmp_h4d6c0e8e__0 = 0;
    vlSelf->__VdfgTmp_h2b778ce1__0 = 0;
    vlSelf->__VdfgTmp_h92ade9f9__0 = 0;
    vlSelf->__VdfgTmp_hbcc95034__0 = 0;
    vlSelf->__VdfgTmp_h61364069__0 = 0;
    vlSelf->__VdfgTmp_h86204984__0 = 0;
    vlSelf->__VdfgTmp_h5ac32030__0 = 0;
    vlSelf->__VdfgTmp_h2d29c213__0 = 0;
    vlSelf->__VdfgTmp_heed15494__0 = 0;
    vlSelf->__VdfgTmp_h27486c02__0 = 0;
    vlSelf->__VdfgTmp_hf8ec4a95__0 = 0;
    vlSelf->__VdfgTmp_h28a93dd5__0 = 0;
    vlSelf->__VdfgTmp_h3cd51e6c__0 = 0;
    vlSelf->__VdfgTmp_h14a4d467__0 = 0;
    vlSelf->__VdfgTmp_hb59c6074__0 = 0;
    vlSelf->__VdfgTmp_ha7f1c27f__0 = 0;
    vlSelf->__VdfgTmp_h38b8a2b6__0 = 0;
    vlSelf->__VdfgTmp_h23bb7b78__0 = 0;
    vlSelf->__VdfgTmp_hc314d665__0 = 0;
    vlSelf->__VdfgTmp_h64ce6f55__0 = 0;
    vlSelf->__VdfgTmp_hea1c180b__0 = 0;
    vlSelf->__VdfgTmp_h33c2cba5__0 = 0;
    vlSelf->__VdfgTmp_h2051c3df__0 = 0;
    vlSelf->__VdfgTmp_hca6fdb6a__0 = 0;
    vlSelf->__VdfgTmp_h479ed014__0 = 0;
    vlSelf->__VdfgTmp_ha9b6b0de__0 = 0;
    vlSelf->__VdfgTmp_hbf814246__0 = 0;
    vlSelf->__VdfgTmp_h52f993ad__0 = 0;
    vlSelf->__Vfunc_send_fc_init__0__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__0__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__1__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__1__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__2__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__2__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__3__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__3__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__4__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__4__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__5__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__5__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__6__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__6__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__6__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__7__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__7__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__7__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__8__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__8__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__8__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__9__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__9__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__9__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__10__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__10__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__10__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__11__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__11__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__11__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__12__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__12__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__12__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__13__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__13__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__13__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vtask_get_fc_values__14__hdr_fc_out = VL_RAND_RESET_I(8);
    vlSelf->__Vtask_get_fc_values__14__data_fc_out = VL_RAND_RESET_I(12);
    vlSelf->__Vtask_get_fc_values__14__flow_control_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_get_ack_nack_seq__15__Vfuncout = VL_RAND_RESET_I(12);
    vlSelf->__Vfunc_get_ack_nack_seq__15__ack_nack_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_get_ack_nack_seq__16__Vfuncout = VL_RAND_RESET_I(12);
    vlSelf->__Vfunc_get_ack_nack_seq__16__ack_nack_in = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__17__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__17__hdrfc = VL_RAND_RESET_I(8);
    vlSelf->__Vfunc_send_fc_init__17__datafc = VL_RAND_RESET_I(12);
    vlSelf->__Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__18__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__18__hdrfc = VL_RAND_RESET_I(8);
    vlSelf->__Vfunc_send_fc_init__18__datafc = VL_RAND_RESET_I(12);
    vlSelf->__Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__19__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_send_fc_init__19__hdrfc = VL_RAND_RESET_I(8);
    vlSelf->__Vfunc_send_fc_init__19__datafc = VL_RAND_RESET_I(12);
    vlSelf->__Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_set_ack_nack__20__Vfuncout = VL_RAND_RESET_Q(48);
    vlSelf->__Vfunc_set_ack_nack__20__dllp_type = VL_RAND_RESET_I(8);
    vlSelf->__Vfunc_set_ack_nack__20__seq_num = VL_RAND_RESET_I(12);
    vlSelf->__Vfunc_set_ack_nack__20__temp_dllp = VL_RAND_RESET_Q(48);
    vlSelf->__Vtrigrprev__TOP__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__VstlDidInit = 0;
    vlSelf->__VicoDidInit = 0;
    vlSelf->__Vtrigrprev__TOP__clk_i = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__rst_i = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
}
