library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 10
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4793_o : std_logic;
  signal n4794_o : std_logic;
  signal n4795_o : std_logic;
  signal n4796_o : std_logic;
  signal n4797_o : std_logic;
  signal n4798_o : std_logic;
  signal n4799_o : std_logic;
  signal n4800_o : std_logic;
  signal n4801_o : std_logic;
  signal n4802_o : std_logic_vector (2 downto 0);
begin
  o <= n4802_o;
  -- vhdl_source/peres.vhdl:13:17
  n4793_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4794_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4795_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4796_o <= n4794_o xor n4795_o;
  -- vhdl_source/peres.vhdl:15:17
  n4797_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4798_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4799_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4800_o <= n4798_o and n4799_o;
  -- vhdl_source/peres.vhdl:15:21
  n4801_o <= n4797_o xor n4800_o;
  n4802_o <= n4793_o & n4796_o & n4801_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3911 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3919 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3927 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3935 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3943 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3951 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3959 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3962_o : std_logic;
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3967 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3975 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3983 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3986_o : std_logic;
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3991 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3999 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4007 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4015 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4023 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4031 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic;
  signal n4042_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4043 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4051 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4059 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4067 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4075 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4083 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4091 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4099 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4107 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4115 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4123 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4131 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4139 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4147 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4155 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic_vector (1 downto 0);
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic_vector (1 downto 0);
  signal n4165_o : std_logic;
  signal n4166_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4167 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4170_o : std_logic;
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic_vector (1 downto 0);
  signal n4176_o : std_logic;
  signal n4177_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4178 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic_vector (1 downto 0);
  signal n4187_o : std_logic;
  signal n4188_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4189 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic_vector (1 downto 0);
  signal n4198_o : std_logic;
  signal n4199_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4200 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic_vector (1 downto 0);
  signal n4209_o : std_logic;
  signal n4210_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4211 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic_vector (1 downto 0);
  signal n4220_o : std_logic;
  signal n4221_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4222 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic_vector (1 downto 0);
  signal n4231_o : std_logic;
  signal n4232_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4233 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic_vector (1 downto 0);
  signal n4242_o : std_logic;
  signal n4243_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4244 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4247_o : std_logic;
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic_vector (1 downto 0);
  signal n4253_o : std_logic;
  signal n4254_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4255 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic_vector (1 downto 0);
  signal n4264_o : std_logic;
  signal n4265_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4266 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic_vector (1 downto 0);
  signal n4275_o : std_logic;
  signal n4276_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4277 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic_vector (1 downto 0);
  signal n4286_o : std_logic;
  signal n4287_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4288 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4291_o : std_logic;
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic_vector (1 downto 0);
  signal n4297_o : std_logic;
  signal n4298_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4299 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4302_o : std_logic;
  signal n4303_o : std_logic;
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic_vector (1 downto 0);
  signal n4308_o : std_logic;
  signal n4309_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4310 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic_vector (1 downto 0);
  signal n4319_o : std_logic;
  signal n4320_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4321 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic;
  signal n4329_o : std_logic_vector (1 downto 0);
  signal n4330_o : std_logic;
  signal n4331_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4332 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4335_o : std_logic;
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4343 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic_vector (1 downto 0);
  signal n4351_o : std_logic;
  signal n4352_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4353 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic;
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic_vector (1 downto 0);
  signal n4362_o : std_logic;
  signal n4363_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4364 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic_vector (1 downto 0);
  signal n4373_o : std_logic;
  signal n4374_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4375 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic_vector (1 downto 0);
  signal n4384_o : std_logic;
  signal n4385_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4386 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4389_o : std_logic;
  signal n4390_o : std_logic;
  signal n4391_o : std_logic;
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic_vector (1 downto 0);
  signal n4395_o : std_logic;
  signal n4396_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4397 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic_vector (1 downto 0);
  signal n4406_o : std_logic;
  signal n4407_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4408 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic;
  signal n4414_o : std_logic;
  signal n4415_o : std_logic;
  signal n4416_o : std_logic_vector (1 downto 0);
  signal n4417_o : std_logic;
  signal n4418_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4419 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic_vector (1 downto 0);
  signal n4428_o : std_logic;
  signal n4429_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4430 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic;
  signal n4437_o : std_logic;
  signal n4438_o : std_logic_vector (1 downto 0);
  signal n4439_o : std_logic;
  signal n4440_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4441 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic_vector (1 downto 0);
  signal n4450_o : std_logic;
  signal n4451_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4452 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic;
  signal n4459_o : std_logic;
  signal n4460_o : std_logic_vector (1 downto 0);
  signal n4461_o : std_logic;
  signal n4462_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4463 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic;
  signal n4469_o : std_logic;
  signal n4470_o : std_logic;
  signal n4471_o : std_logic_vector (1 downto 0);
  signal n4472_o : std_logic;
  signal n4473_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4474 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4477_o : std_logic;
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic_vector (1 downto 0);
  signal n4483_o : std_logic;
  signal n4484_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4485 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic;
  signal n4491_o : std_logic;
  signal n4492_o : std_logic;
  signal n4493_o : std_logic_vector (1 downto 0);
  signal n4494_o : std_logic;
  signal n4495_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4496 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic;
  signal n4503_o : std_logic;
  signal n4504_o : std_logic_vector (1 downto 0);
  signal n4505_o : std_logic;
  signal n4506_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4507 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic;
  signal n4515_o : std_logic_vector (1 downto 0);
  signal n4516_o : std_logic;
  signal n4517_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4518 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4521_o : std_logic;
  signal n4522_o : std_logic;
  signal n4523_o : std_logic;
  signal n4524_o : std_logic;
  signal n4525_o : std_logic_vector (1 downto 0);
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4529 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic;
  signal n4535_o : std_logic;
  signal n4536_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4537 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4540_o : std_logic;
  signal n4541_o : std_logic;
  signal n4542_o : std_logic;
  signal n4543_o : std_logic;
  signal n4544_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4545 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic;
  signal n4551_o : std_logic;
  signal n4552_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4553 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic;
  signal n4559_o : std_logic;
  signal n4560_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4561 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic;
  signal n4567_o : std_logic;
  signal n4568_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4569 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic;
  signal n4575_o : std_logic;
  signal n4576_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4577 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic;
  signal n4584_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4585 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4588_o : std_logic;
  signal n4589_o : std_logic;
  signal n4590_o : std_logic;
  signal n4591_o : std_logic;
  signal n4592_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4593 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic;
  signal n4600_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4601 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic;
  signal n4608_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4609 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4617 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic;
  signal n4624_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4625 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic;
  signal n4631_o : std_logic;
  signal n4632_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4633 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic;
  signal n4640_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4641 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4644_o : std_logic;
  signal n4645_o : std_logic;
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic;
  signal n4651_o : std_logic;
  signal n4652_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4653 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4656_o : std_logic;
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4661 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4664_o : std_logic;
  signal n4665_o : std_logic;
  signal n4666_o : std_logic;
  signal n4667_o : std_logic;
  signal n4668_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4669 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4672_o : std_logic;
  signal n4673_o : std_logic;
  signal n4674_o : std_logic;
  signal n4675_o : std_logic;
  signal n4676_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4677 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4685 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4693 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic;
  signal n4699_o : std_logic;
  signal n4700_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4701 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4704_o : std_logic;
  signal n4705_o : std_logic;
  signal n4706_o : std_logic;
  signal n4707_o : std_logic;
  signal n4708_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4709 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4717 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4720_o : std_logic;
  signal n4721_o : std_logic;
  signal n4722_o : std_logic;
  signal n4723_o : std_logic;
  signal n4724_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4725 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4728_o : std_logic;
  signal n4729_o : std_logic;
  signal n4730_o : std_logic;
  signal n4731_o : std_logic;
  signal n4732_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4733 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4741 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4744_o : std_logic;
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4749 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4752_o : std_logic;
  signal n4753_o : std_logic;
  signal n4754_o : std_logic;
  signal n4755_o : std_logic;
  signal n4756_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4757 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4760_o : std_logic;
  signal n4761_o : std_logic;
  signal n4762_o : std_logic;
  signal n4763_o : std_logic;
  signal n4764_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4765 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4773 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4776_o : std_logic;
  signal n4777_o : std_logic;
  signal n4778_o : std_logic_vector (16 downto 0);
  signal n4779_o : std_logic_vector (16 downto 0);
  signal n4780_o : std_logic_vector (16 downto 0);
  signal n4781_o : std_logic_vector (16 downto 0);
  signal n4782_o : std_logic_vector (16 downto 0);
  signal n4783_o : std_logic_vector (16 downto 0);
  signal n4784_o : std_logic_vector (16 downto 0);
  signal n4785_o : std_logic_vector (16 downto 0);
  signal n4786_o : std_logic_vector (16 downto 0);
  signal n4787_o : std_logic_vector (16 downto 0);
  signal n4788_o : std_logic_vector (16 downto 0);
  signal n4789_o : std_logic_vector (16 downto 0);
  signal n4790_o : std_logic_vector (16 downto 0);
  signal n4791_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4778_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4779_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4780_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4781_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4782_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4783_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4784_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4785_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4786_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4787_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4788_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4789_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4790_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4791_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3908_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3909_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3910_o <= n3908_o & n3909_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3911 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3910_o,
    o => gen1_n1_cnot1_j_o);
  n3914_o <= gen1_n1_cnot1_j_n3911 (1);
  n3915_o <= gen1_n1_cnot1_j_n3911 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3916_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3917_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3918_o <= n3916_o & n3917_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3919 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3918_o,
    o => gen1_n2_cnot1_j_o);
  n3922_o <= gen1_n2_cnot1_j_n3919 (1);
  n3923_o <= gen1_n2_cnot1_j_n3919 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3924_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3925_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3926_o <= n3924_o & n3925_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3927 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3926_o,
    o => gen1_n3_cnot1_j_o);
  n3930_o <= gen1_n3_cnot1_j_n3927 (1);
  n3931_o <= gen1_n3_cnot1_j_n3927 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3932_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3933_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3934_o <= n3932_o & n3933_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3935 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3934_o,
    o => gen1_n4_cnot1_j_o);
  n3938_o <= gen1_n4_cnot1_j_n3935 (1);
  n3939_o <= gen1_n4_cnot1_j_n3935 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3940_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3941_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3942_o <= n3940_o & n3941_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3943 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3942_o,
    o => gen1_n5_cnot1_j_o);
  n3946_o <= gen1_n5_cnot1_j_n3943 (1);
  n3947_o <= gen1_n5_cnot1_j_n3943 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3948_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3949_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3950_o <= n3948_o & n3949_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3951 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3950_o,
    o => gen1_n6_cnot1_j_o);
  n3954_o <= gen1_n6_cnot1_j_n3951 (1);
  n3955_o <= gen1_n6_cnot1_j_n3951 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3956_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3957_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3958_o <= n3956_o & n3957_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3959 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3958_o,
    o => gen1_n7_cnot1_j_o);
  n3962_o <= gen1_n7_cnot1_j_n3959 (1);
  n3963_o <= gen1_n7_cnot1_j_n3959 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3964_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3965_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3966_o <= n3964_o & n3965_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3967 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3966_o,
    o => gen1_n8_cnot1_j_o);
  n3970_o <= gen1_n8_cnot1_j_n3967 (1);
  n3971_o <= gen1_n8_cnot1_j_n3967 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3972_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3973_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3974_o <= n3972_o & n3973_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3975 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3974_o,
    o => gen1_n9_cnot1_j_o);
  n3978_o <= gen1_n9_cnot1_j_n3975 (1);
  n3979_o <= gen1_n9_cnot1_j_n3975 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3980_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3981_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3982_o <= n3980_o & n3981_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3983 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3982_o,
    o => gen1_n10_cnot1_j_o);
  n3986_o <= gen1_n10_cnot1_j_n3983 (1);
  n3987_o <= gen1_n10_cnot1_j_n3983 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3988_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3989_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3990_o <= n3988_o & n3989_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3991 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3990_o,
    o => gen1_n11_cnot1_j_o);
  n3994_o <= gen1_n11_cnot1_j_n3991 (1);
  n3995_o <= gen1_n11_cnot1_j_n3991 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3996_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3997_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3998_o <= n3996_o & n3997_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3999 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3998_o,
    o => gen1_n12_cnot1_j_o);
  n4002_o <= gen1_n12_cnot1_j_n3999 (1);
  n4003_o <= gen1_n12_cnot1_j_n3999 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4004_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4005_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4006_o <= n4004_o & n4005_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4007 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4006_o,
    o => gen1_n13_cnot1_j_o);
  n4010_o <= gen1_n13_cnot1_j_n4007 (1);
  n4011_o <= gen1_n13_cnot1_j_n4007 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4012_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4013_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4014_o <= n4012_o & n4013_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4015 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4014_o,
    o => gen1_n14_cnot1_j_o);
  n4018_o <= gen1_n14_cnot1_j_n4015 (1);
  n4019_o <= gen1_n14_cnot1_j_n4015 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4020_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4021_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4022_o <= n4020_o & n4021_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4023 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4022_o,
    o => gen1_n15_cnot1_j_o);
  n4026_o <= gen1_n15_cnot1_j_n4023 (1);
  n4027_o <= gen1_n15_cnot1_j_n4023 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4028_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4029_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4030_o <= n4028_o & n4029_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4031 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4030_o,
    o => gen1_n16_cnot1_j_o);
  n4034_o <= gen1_n16_cnot1_j_n4031 (1);
  n4035_o <= gen1_n16_cnot1_j_n4031 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4036_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4037_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4038_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4039_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4040_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4041_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4042_o <= n4040_o & n4041_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4043 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4042_o,
    o => gen2_n16_cnot2_j_o);
  n4046_o <= gen2_n16_cnot2_j_n4043 (1);
  n4047_o <= gen2_n16_cnot2_j_n4043 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4048_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4049_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4050_o <= n4048_o & n4049_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4051 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4050_o,
    o => gen2_n15_cnot2_j_o);
  n4054_o <= gen2_n15_cnot2_j_n4051 (1);
  n4055_o <= gen2_n15_cnot2_j_n4051 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4056_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4057_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4058_o <= n4056_o & n4057_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4059 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4058_o,
    o => gen2_n14_cnot2_j_o);
  n4062_o <= gen2_n14_cnot2_j_n4059 (1);
  n4063_o <= gen2_n14_cnot2_j_n4059 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4064_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4065_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4066_o <= n4064_o & n4065_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4067 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4066_o,
    o => gen2_n13_cnot2_j_o);
  n4070_o <= gen2_n13_cnot2_j_n4067 (1);
  n4071_o <= gen2_n13_cnot2_j_n4067 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4072_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4073_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4074_o <= n4072_o & n4073_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4075 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4074_o,
    o => gen2_n12_cnot2_j_o);
  n4078_o <= gen2_n12_cnot2_j_n4075 (1);
  n4079_o <= gen2_n12_cnot2_j_n4075 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4080_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4081_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4082_o <= n4080_o & n4081_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4083 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4082_o,
    o => gen2_n11_cnot2_j_o);
  n4086_o <= gen2_n11_cnot2_j_n4083 (1);
  n4087_o <= gen2_n11_cnot2_j_n4083 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4088_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4089_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4091 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4090_o,
    o => gen2_n10_cnot2_j_o);
  n4094_o <= gen2_n10_cnot2_j_n4091 (1);
  n4095_o <= gen2_n10_cnot2_j_n4091 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4096_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4097_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4098_o <= n4096_o & n4097_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4099 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4098_o,
    o => gen2_n9_cnot2_j_o);
  n4102_o <= gen2_n9_cnot2_j_n4099 (1);
  n4103_o <= gen2_n9_cnot2_j_n4099 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4104_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4105_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4106_o <= n4104_o & n4105_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4107 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4106_o,
    o => gen2_n8_cnot2_j_o);
  n4110_o <= gen2_n8_cnot2_j_n4107 (1);
  n4111_o <= gen2_n8_cnot2_j_n4107 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4112_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4113_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4115 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4114_o,
    o => gen2_n7_cnot2_j_o);
  n4118_o <= gen2_n7_cnot2_j_n4115 (1);
  n4119_o <= gen2_n7_cnot2_j_n4115 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4120_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4121_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4122_o <= n4120_o & n4121_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4123 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4122_o,
    o => gen2_n6_cnot2_j_o);
  n4126_o <= gen2_n6_cnot2_j_n4123 (1);
  n4127_o <= gen2_n6_cnot2_j_n4123 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4128_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4129_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4130_o <= n4128_o & n4129_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4131 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4130_o,
    o => gen2_n5_cnot2_j_o);
  n4134_o <= gen2_n5_cnot2_j_n4131 (1);
  n4135_o <= gen2_n5_cnot2_j_n4131 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4136_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4137_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4138_o <= n4136_o & n4137_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4139 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4138_o,
    o => gen2_n4_cnot2_j_o);
  n4142_o <= gen2_n4_cnot2_j_n4139 (1);
  n4143_o <= gen2_n4_cnot2_j_n4139 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4144_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4145_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4146_o <= n4144_o & n4145_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4147 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4146_o,
    o => gen2_n3_cnot2_j_o);
  n4150_o <= gen2_n3_cnot2_j_n4147 (1);
  n4151_o <= gen2_n3_cnot2_j_n4147 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4152_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4153_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4154_o <= n4152_o & n4153_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4155 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4154_o,
    o => gen2_n2_cnot2_j_o);
  n4158_o <= gen2_n2_cnot2_j_n4155 (1);
  n4159_o <= gen2_n2_cnot2_j_n4155 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4160_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4161_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4162_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4163_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4164_o <= n4162_o & n4163_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4165_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4166_o <= n4164_o & n4165_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4167 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4166_o,
    o => gen3_n1_ccnot3_j_o);
  n4170_o <= gen3_n1_ccnot3_j_n4167 (2);
  n4171_o <= gen3_n1_ccnot3_j_n4167 (1);
  n4172_o <= gen3_n1_ccnot3_j_n4167 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4173_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4174_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4175_o <= n4173_o & n4174_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4176_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4177_o <= n4175_o & n4176_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4178 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4177_o,
    o => gen3_n2_ccnot3_j_o);
  n4181_o <= gen3_n2_ccnot3_j_n4178 (2);
  n4182_o <= gen3_n2_ccnot3_j_n4178 (1);
  n4183_o <= gen3_n2_ccnot3_j_n4178 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4184_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4185_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4186_o <= n4184_o & n4185_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4187_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4188_o <= n4186_o & n4187_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4189 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4188_o,
    o => gen3_n3_ccnot3_j_o);
  n4192_o <= gen3_n3_ccnot3_j_n4189 (2);
  n4193_o <= gen3_n3_ccnot3_j_n4189 (1);
  n4194_o <= gen3_n3_ccnot3_j_n4189 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4195_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4196_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4197_o <= n4195_o & n4196_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4198_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4199_o <= n4197_o & n4198_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4200 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4199_o,
    o => gen3_n4_ccnot3_j_o);
  n4203_o <= gen3_n4_ccnot3_j_n4200 (2);
  n4204_o <= gen3_n4_ccnot3_j_n4200 (1);
  n4205_o <= gen3_n4_ccnot3_j_n4200 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4206_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4207_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4208_o <= n4206_o & n4207_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4209_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4210_o <= n4208_o & n4209_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4211 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4210_o,
    o => gen3_n5_ccnot3_j_o);
  n4214_o <= gen3_n5_ccnot3_j_n4211 (2);
  n4215_o <= gen3_n5_ccnot3_j_n4211 (1);
  n4216_o <= gen3_n5_ccnot3_j_n4211 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4217_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4218_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4219_o <= n4217_o & n4218_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4220_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4221_o <= n4219_o & n4220_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4222 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4221_o,
    o => gen3_n6_ccnot3_j_o);
  n4225_o <= gen3_n6_ccnot3_j_n4222 (2);
  n4226_o <= gen3_n6_ccnot3_j_n4222 (1);
  n4227_o <= gen3_n6_ccnot3_j_n4222 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4228_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4229_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4230_o <= n4228_o & n4229_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4231_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4232_o <= n4230_o & n4231_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4233 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4232_o,
    o => gen3_n7_ccnot3_j_o);
  n4236_o <= gen3_n7_ccnot3_j_n4233 (2);
  n4237_o <= gen3_n7_ccnot3_j_n4233 (1);
  n4238_o <= gen3_n7_ccnot3_j_n4233 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4239_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4240_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4241_o <= n4239_o & n4240_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4242_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4243_o <= n4241_o & n4242_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4244 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4243_o,
    o => gen3_n8_ccnot3_j_o);
  n4247_o <= gen3_n8_ccnot3_j_n4244 (2);
  n4248_o <= gen3_n8_ccnot3_j_n4244 (1);
  n4249_o <= gen3_n8_ccnot3_j_n4244 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4250_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4251_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4252_o <= n4250_o & n4251_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4253_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4254_o <= n4252_o & n4253_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4255 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4254_o,
    o => gen3_n9_ccnot3_j_o);
  n4258_o <= gen3_n9_ccnot3_j_n4255 (2);
  n4259_o <= gen3_n9_ccnot3_j_n4255 (1);
  n4260_o <= gen3_n9_ccnot3_j_n4255 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4261_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4262_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4263_o <= n4261_o & n4262_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4264_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4265_o <= n4263_o & n4264_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4266 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4265_o,
    o => gen3_n10_ccnot3_j_o);
  n4269_o <= gen3_n10_ccnot3_j_n4266 (2);
  n4270_o <= gen3_n10_ccnot3_j_n4266 (1);
  n4271_o <= gen3_n10_ccnot3_j_n4266 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4272_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4273_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4274_o <= n4272_o & n4273_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4275_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4276_o <= n4274_o & n4275_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4277 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4276_o,
    o => gen3_n11_ccnot3_j_o);
  n4280_o <= gen3_n11_ccnot3_j_n4277 (2);
  n4281_o <= gen3_n11_ccnot3_j_n4277 (1);
  n4282_o <= gen3_n11_ccnot3_j_n4277 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4283_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4284_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4285_o <= n4283_o & n4284_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4286_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4287_o <= n4285_o & n4286_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4288 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4287_o,
    o => gen3_n12_ccnot3_j_o);
  n4291_o <= gen3_n12_ccnot3_j_n4288 (2);
  n4292_o <= gen3_n12_ccnot3_j_n4288 (1);
  n4293_o <= gen3_n12_ccnot3_j_n4288 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4294_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4295_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4296_o <= n4294_o & n4295_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4297_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4298_o <= n4296_o & n4297_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4299 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4298_o,
    o => gen3_n13_ccnot3_j_o);
  n4302_o <= gen3_n13_ccnot3_j_n4299 (2);
  n4303_o <= gen3_n13_ccnot3_j_n4299 (1);
  n4304_o <= gen3_n13_ccnot3_j_n4299 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4305_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4306_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4307_o <= n4305_o & n4306_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4308_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4309_o <= n4307_o & n4308_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4310 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4309_o,
    o => gen3_n14_ccnot3_j_o);
  n4313_o <= gen3_n14_ccnot3_j_n4310 (2);
  n4314_o <= gen3_n14_ccnot3_j_n4310 (1);
  n4315_o <= gen3_n14_ccnot3_j_n4310 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4316_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4317_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4318_o <= n4316_o & n4317_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4319_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4320_o <= n4318_o & n4319_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4321 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4320_o,
    o => gen3_n15_ccnot3_j_o);
  n4324_o <= gen3_n15_ccnot3_j_n4321 (2);
  n4325_o <= gen3_n15_ccnot3_j_n4321 (1);
  n4326_o <= gen3_n15_ccnot3_j_n4321 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4327_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4328_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4329_o <= n4327_o & n4328_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4330_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4331_o <= n4329_o & n4330_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4332 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4331_o,
    o => gen3_n16_ccnot3_j_o);
  n4335_o <= gen3_n16_ccnot3_j_n4332 (2);
  n4336_o <= gen3_n16_ccnot3_j_n4332 (1);
  n4337_o <= gen3_n16_ccnot3_j_n4332 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4338_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4339_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4340_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4341_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4342_o <= n4340_o & n4341_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4343 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4342_o,
    o => cnot_4_o);
  n4346_o <= cnot_4_n4343 (1);
  n4347_o <= cnot_4_n4343 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4348_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4349_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4350_o <= n4348_o & n4349_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4351_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4352_o <= n4350_o & n4351_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4353 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4352_o,
    o => gen4_n15_peres4_j_o);
  n4356_o <= gen4_n15_peres4_j_n4353 (2);
  n4357_o <= gen4_n15_peres4_j_n4353 (1);
  n4358_o <= gen4_n15_peres4_j_n4353 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4359_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4360_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4361_o <= n4359_o & n4360_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4362_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4363_o <= n4361_o & n4362_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4364 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4363_o,
    o => gen4_n14_peres4_j_o);
  n4367_o <= gen4_n14_peres4_j_n4364 (2);
  n4368_o <= gen4_n14_peres4_j_n4364 (1);
  n4369_o <= gen4_n14_peres4_j_n4364 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4370_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4371_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4372_o <= n4370_o & n4371_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4373_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4374_o <= n4372_o & n4373_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4375 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4374_o,
    o => gen4_n13_peres4_j_o);
  n4378_o <= gen4_n13_peres4_j_n4375 (2);
  n4379_o <= gen4_n13_peres4_j_n4375 (1);
  n4380_o <= gen4_n13_peres4_j_n4375 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4381_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4382_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4383_o <= n4381_o & n4382_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4384_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4385_o <= n4383_o & n4384_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4386 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4385_o,
    o => gen4_n12_peres4_j_o);
  n4389_o <= gen4_n12_peres4_j_n4386 (2);
  n4390_o <= gen4_n12_peres4_j_n4386 (1);
  n4391_o <= gen4_n12_peres4_j_n4386 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4392_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4393_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4394_o <= n4392_o & n4393_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4395_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4396_o <= n4394_o & n4395_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4397 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4396_o,
    o => gen4_n11_peres4_j_o);
  n4400_o <= gen4_n11_peres4_j_n4397 (2);
  n4401_o <= gen4_n11_peres4_j_n4397 (1);
  n4402_o <= gen4_n11_peres4_j_n4397 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4403_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4404_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4405_o <= n4403_o & n4404_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4406_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4407_o <= n4405_o & n4406_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4408 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4407_o,
    o => gen4_n10_peres4_j_o);
  n4411_o <= gen4_n10_peres4_j_n4408 (2);
  n4412_o <= gen4_n10_peres4_j_n4408 (1);
  n4413_o <= gen4_n10_peres4_j_n4408 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4414_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4415_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4416_o <= n4414_o & n4415_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4417_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4418_o <= n4416_o & n4417_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4419 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4418_o,
    o => gen4_n9_peres4_j_o);
  n4422_o <= gen4_n9_peres4_j_n4419 (2);
  n4423_o <= gen4_n9_peres4_j_n4419 (1);
  n4424_o <= gen4_n9_peres4_j_n4419 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4425_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4426_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4427_o <= n4425_o & n4426_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4428_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4429_o <= n4427_o & n4428_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4430 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4429_o,
    o => gen4_n8_peres4_j_o);
  n4433_o <= gen4_n8_peres4_j_n4430 (2);
  n4434_o <= gen4_n8_peres4_j_n4430 (1);
  n4435_o <= gen4_n8_peres4_j_n4430 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4436_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4437_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4438_o <= n4436_o & n4437_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4439_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4440_o <= n4438_o & n4439_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4441 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4440_o,
    o => gen4_n7_peres4_j_o);
  n4444_o <= gen4_n7_peres4_j_n4441 (2);
  n4445_o <= gen4_n7_peres4_j_n4441 (1);
  n4446_o <= gen4_n7_peres4_j_n4441 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4447_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4448_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4449_o <= n4447_o & n4448_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4450_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4451_o <= n4449_o & n4450_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4452 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4451_o,
    o => gen4_n6_peres4_j_o);
  n4455_o <= gen4_n6_peres4_j_n4452 (2);
  n4456_o <= gen4_n6_peres4_j_n4452 (1);
  n4457_o <= gen4_n6_peres4_j_n4452 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4458_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4459_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4460_o <= n4458_o & n4459_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4461_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4462_o <= n4460_o & n4461_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4463 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4462_o,
    o => gen4_n5_peres4_j_o);
  n4466_o <= gen4_n5_peres4_j_n4463 (2);
  n4467_o <= gen4_n5_peres4_j_n4463 (1);
  n4468_o <= gen4_n5_peres4_j_n4463 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4469_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4470_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4471_o <= n4469_o & n4470_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4472_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4473_o <= n4471_o & n4472_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4474 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4473_o,
    o => gen4_n4_peres4_j_o);
  n4477_o <= gen4_n4_peres4_j_n4474 (2);
  n4478_o <= gen4_n4_peres4_j_n4474 (1);
  n4479_o <= gen4_n4_peres4_j_n4474 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4480_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4481_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4482_o <= n4480_o & n4481_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4483_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4484_o <= n4482_o & n4483_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4485 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4484_o,
    o => gen4_n3_peres4_j_o);
  n4488_o <= gen4_n3_peres4_j_n4485 (2);
  n4489_o <= gen4_n3_peres4_j_n4485 (1);
  n4490_o <= gen4_n3_peres4_j_n4485 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4491_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4492_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4493_o <= n4491_o & n4492_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4494_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4495_o <= n4493_o & n4494_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4496 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4495_o,
    o => gen4_n2_peres4_j_o);
  n4499_o <= gen4_n2_peres4_j_n4496 (2);
  n4500_o <= gen4_n2_peres4_j_n4496 (1);
  n4501_o <= gen4_n2_peres4_j_n4496 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4502_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4503_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4504_o <= n4502_o & n4503_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4505_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4506_o <= n4504_o & n4505_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4507 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4506_o,
    o => gen4_n1_peres4_j_o);
  n4510_o <= gen4_n1_peres4_j_n4507 (2);
  n4511_o <= gen4_n1_peres4_j_n4507 (1);
  n4512_o <= gen4_n1_peres4_j_n4507 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4513_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4514_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4515_o <= n4513_o & n4514_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4516_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4517_o <= n4515_o & n4516_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4518 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4517_o,
    o => gen4_n0_peres4_j_o);
  n4521_o <= gen4_n0_peres4_j_n4518 (2);
  n4522_o <= gen4_n0_peres4_j_n4518 (1);
  n4523_o <= gen4_n0_peres4_j_n4518 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4524_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4525_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4526_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4527_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4528_o <= n4526_o & n4527_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4529 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4528_o,
    o => gen5_n1_cnot5_j_o);
  n4532_o <= gen5_n1_cnot5_j_n4529 (1);
  n4533_o <= gen5_n1_cnot5_j_n4529 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4534_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4535_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4536_o <= n4534_o & n4535_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4537 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4536_o,
    o => gen5_n2_cnot5_j_o);
  n4540_o <= gen5_n2_cnot5_j_n4537 (1);
  n4541_o <= gen5_n2_cnot5_j_n4537 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4542_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4543_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4544_o <= n4542_o & n4543_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4545 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4544_o,
    o => gen5_n3_cnot5_j_o);
  n4548_o <= gen5_n3_cnot5_j_n4545 (1);
  n4549_o <= gen5_n3_cnot5_j_n4545 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4550_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4551_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4552_o <= n4550_o & n4551_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4553 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4552_o,
    o => gen5_n4_cnot5_j_o);
  n4556_o <= gen5_n4_cnot5_j_n4553 (1);
  n4557_o <= gen5_n4_cnot5_j_n4553 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4558_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4559_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4560_o <= n4558_o & n4559_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4561 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4560_o,
    o => gen5_n5_cnot5_j_o);
  n4564_o <= gen5_n5_cnot5_j_n4561 (1);
  n4565_o <= gen5_n5_cnot5_j_n4561 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4566_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4567_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4568_o <= n4566_o & n4567_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4569 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4568_o,
    o => gen5_n6_cnot5_j_o);
  n4572_o <= gen5_n6_cnot5_j_n4569 (1);
  n4573_o <= gen5_n6_cnot5_j_n4569 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4574_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4575_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4576_o <= n4574_o & n4575_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4577 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4576_o,
    o => gen5_n7_cnot5_j_o);
  n4580_o <= gen5_n7_cnot5_j_n4577 (1);
  n4581_o <= gen5_n7_cnot5_j_n4577 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4582_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4583_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4584_o <= n4582_o & n4583_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4585 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4584_o,
    o => gen5_n8_cnot5_j_o);
  n4588_o <= gen5_n8_cnot5_j_n4585 (1);
  n4589_o <= gen5_n8_cnot5_j_n4585 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4590_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4591_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4592_o <= n4590_o & n4591_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4593 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4592_o,
    o => gen5_n9_cnot5_j_o);
  n4596_o <= gen5_n9_cnot5_j_n4593 (1);
  n4597_o <= gen5_n9_cnot5_j_n4593 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4598_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4599_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4600_o <= n4598_o & n4599_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4601 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4600_o,
    o => gen5_n10_cnot5_j_o);
  n4604_o <= gen5_n10_cnot5_j_n4601 (1);
  n4605_o <= gen5_n10_cnot5_j_n4601 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4606_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4607_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4608_o <= n4606_o & n4607_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4609 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4608_o,
    o => gen5_n11_cnot5_j_o);
  n4612_o <= gen5_n11_cnot5_j_n4609 (1);
  n4613_o <= gen5_n11_cnot5_j_n4609 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4614_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4615_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4616_o <= n4614_o & n4615_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4617 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4616_o,
    o => gen5_n12_cnot5_j_o);
  n4620_o <= gen5_n12_cnot5_j_n4617 (1);
  n4621_o <= gen5_n12_cnot5_j_n4617 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4622_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4623_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4624_o <= n4622_o & n4623_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4625 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4624_o,
    o => gen5_n13_cnot5_j_o);
  n4628_o <= gen5_n13_cnot5_j_n4625 (1);
  n4629_o <= gen5_n13_cnot5_j_n4625 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4630_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4631_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4632_o <= n4630_o & n4631_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4633 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4632_o,
    o => gen5_n14_cnot5_j_o);
  n4636_o <= gen5_n14_cnot5_j_n4633 (1);
  n4637_o <= gen5_n14_cnot5_j_n4633 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4638_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4639_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4640_o <= n4638_o & n4639_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4641 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4640_o,
    o => gen5_n15_cnot5_j_o);
  n4644_o <= gen5_n15_cnot5_j_n4641 (1);
  n4645_o <= gen5_n15_cnot5_j_n4641 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4646_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4647_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4648_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4649_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4650_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4651_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4652_o <= n4650_o & n4651_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4653 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4652_o,
    o => gen6_n1_cnot1_j_o);
  n4656_o <= gen6_n1_cnot1_j_n4653 (1);
  n4657_o <= gen6_n1_cnot1_j_n4653 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4658_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4659_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4660_o <= n4658_o & n4659_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4661 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4660_o,
    o => gen6_n2_cnot1_j_o);
  n4664_o <= gen6_n2_cnot1_j_n4661 (1);
  n4665_o <= gen6_n2_cnot1_j_n4661 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4666_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4667_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4668_o <= n4666_o & n4667_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4669 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4668_o,
    o => gen6_n3_cnot1_j_o);
  n4672_o <= gen6_n3_cnot1_j_n4669 (1);
  n4673_o <= gen6_n3_cnot1_j_n4669 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4674_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4675_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4676_o <= n4674_o & n4675_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4677 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4676_o,
    o => gen6_n4_cnot1_j_o);
  n4680_o <= gen6_n4_cnot1_j_n4677 (1);
  n4681_o <= gen6_n4_cnot1_j_n4677 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4682_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4683_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4684_o <= n4682_o & n4683_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4685 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4684_o,
    o => gen6_n5_cnot1_j_o);
  n4688_o <= gen6_n5_cnot1_j_n4685 (1);
  n4689_o <= gen6_n5_cnot1_j_n4685 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4690_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4691_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4692_o <= n4690_o & n4691_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4693 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4692_o,
    o => gen6_n6_cnot1_j_o);
  n4696_o <= gen6_n6_cnot1_j_n4693 (1);
  n4697_o <= gen6_n6_cnot1_j_n4693 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4698_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4699_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4700_o <= n4698_o & n4699_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4701 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4700_o,
    o => gen6_n7_cnot1_j_o);
  n4704_o <= gen6_n7_cnot1_j_n4701 (1);
  n4705_o <= gen6_n7_cnot1_j_n4701 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4706_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4707_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4708_o <= n4706_o & n4707_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4709 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4708_o,
    o => gen6_n8_cnot1_j_o);
  n4712_o <= gen6_n8_cnot1_j_n4709 (1);
  n4713_o <= gen6_n8_cnot1_j_n4709 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4714_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4715_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4716_o <= n4714_o & n4715_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4717 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4716_o,
    o => gen6_n9_cnot1_j_o);
  n4720_o <= gen6_n9_cnot1_j_n4717 (1);
  n4721_o <= gen6_n9_cnot1_j_n4717 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4722_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4723_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4724_o <= n4722_o & n4723_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4725 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4724_o,
    o => gen6_n10_cnot1_j_o);
  n4728_o <= gen6_n10_cnot1_j_n4725 (1);
  n4729_o <= gen6_n10_cnot1_j_n4725 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4730_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4731_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4732_o <= n4730_o & n4731_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4733 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4732_o,
    o => gen6_n11_cnot1_j_o);
  n4736_o <= gen6_n11_cnot1_j_n4733 (1);
  n4737_o <= gen6_n11_cnot1_j_n4733 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4738_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4739_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4740_o <= n4738_o & n4739_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4741 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4740_o,
    o => gen6_n12_cnot1_j_o);
  n4744_o <= gen6_n12_cnot1_j_n4741 (1);
  n4745_o <= gen6_n12_cnot1_j_n4741 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4746_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4747_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4748_o <= n4746_o & n4747_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4749 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4748_o,
    o => gen6_n13_cnot1_j_o);
  n4752_o <= gen6_n13_cnot1_j_n4749 (1);
  n4753_o <= gen6_n13_cnot1_j_n4749 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4754_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4755_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4756_o <= n4754_o & n4755_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4757 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4756_o,
    o => gen6_n14_cnot1_j_o);
  n4760_o <= gen6_n14_cnot1_j_n4757 (1);
  n4761_o <= gen6_n14_cnot1_j_n4757 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4762_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4763_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4764_o <= n4762_o & n4763_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4765 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4764_o,
    o => gen6_n15_cnot1_j_o);
  n4768_o <= gen6_n15_cnot1_j_n4765 (1);
  n4769_o <= gen6_n15_cnot1_j_n4765 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4770_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4771_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4772_o <= n4770_o & n4771_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4773 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4772_o,
    o => gen6_n16_cnot1_j_o);
  n4776_o <= gen6_n16_cnot1_j_n4773 (1);
  n4777_o <= gen6_n16_cnot1_j_n4773 (0);
  n4778_o <= n4034_o & n4026_o & n4018_o & n4010_o & n4002_o & n3994_o & n3986_o & n3978_o & n3970_o & n3962_o & n3954_o & n3946_o & n3938_o & n3930_o & n3922_o & n3914_o & n4036_o;
  n4779_o <= n4035_o & n4027_o & n4019_o & n4011_o & n4003_o & n3995_o & n3987_o & n3979_o & n3971_o & n3963_o & n3955_o & n3947_o & n3939_o & n3931_o & n3923_o & n3915_o & n4037_o;
  n4780_o <= n4039_o & n4046_o & n4054_o & n4062_o & n4070_o & n4078_o & n4086_o & n4094_o & n4102_o & n4110_o & n4118_o & n4126_o & n4134_o & n4142_o & n4150_o & n4158_o & n4038_o;
  n4781_o <= n4047_o & n4055_o & n4063_o & n4071_o & n4079_o & n4087_o & n4095_o & n4103_o & n4111_o & n4119_o & n4127_o & n4135_o & n4143_o & n4151_o & n4159_o & n4160_o;
  n4782_o <= n4337_o & n4326_o & n4315_o & n4304_o & n4293_o & n4282_o & n4271_o & n4260_o & n4249_o & n4238_o & n4227_o & n4216_o & n4205_o & n4194_o & n4183_o & n4172_o & n4161_o;
  n4783_o <= n4338_o & n4336_o & n4325_o & n4314_o & n4303_o & n4292_o & n4281_o & n4270_o & n4259_o & n4248_o & n4237_o & n4226_o & n4215_o & n4204_o & n4193_o & n4182_o & n4171_o;
  n4784_o <= n4339_o & n4335_o & n4324_o & n4313_o & n4302_o & n4291_o & n4280_o & n4269_o & n4258_o & n4247_o & n4236_o & n4225_o & n4214_o & n4203_o & n4192_o & n4181_o & n4170_o;
  n4785_o <= n4346_o & n4356_o & n4367_o & n4378_o & n4389_o & n4400_o & n4411_o & n4422_o & n4433_o & n4444_o & n4455_o & n4466_o & n4477_o & n4488_o & n4499_o & n4510_o & n4521_o;
  n4786_o <= n4358_o & n4369_o & n4380_o & n4391_o & n4402_o & n4413_o & n4424_o & n4435_o & n4446_o & n4457_o & n4468_o & n4479_o & n4490_o & n4501_o & n4512_o & n4523_o & n4524_o;
  n4787_o <= n4347_o & n4357_o & n4368_o & n4379_o & n4390_o & n4401_o & n4412_o & n4423_o & n4434_o & n4445_o & n4456_o & n4467_o & n4478_o & n4489_o & n4500_o & n4511_o & n4522_o;
  n4788_o <= n4645_o & n4637_o & n4629_o & n4621_o & n4613_o & n4605_o & n4597_o & n4589_o & n4581_o & n4573_o & n4565_o & n4557_o & n4549_o & n4541_o & n4533_o & n4525_o;
  n4789_o <= n4647_o & n4644_o & n4636_o & n4628_o & n4620_o & n4612_o & n4604_o & n4596_o & n4588_o & n4580_o & n4572_o & n4564_o & n4556_o & n4548_o & n4540_o & n4532_o & n4646_o;
  n4790_o <= n4776_o & n4768_o & n4760_o & n4752_o & n4744_o & n4736_o & n4728_o & n4720_o & n4712_o & n4704_o & n4696_o & n4688_o & n4680_o & n4672_o & n4664_o & n4656_o & n4648_o;
  n4791_o <= n4777_o & n4769_o & n4761_o & n4753_o & n4745_o & n4737_o & n4729_o & n4721_o & n4713_o & n4705_o & n4697_o & n4689_o & n4681_o & n4673_o & n4665_o & n4657_o & n4649_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3899_o : std_logic_vector (1 downto 0);
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic_vector (2 downto 0);
begin
  o <= n3905_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3899_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3900_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3901_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3902_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3903_o <= n3901_o and n3902_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3904_o <= n3900_o xor n3903_o;
  n3905_o <= n3899_o & n3904_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_9 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_9;

architecture rtl of angle_lookup_15_9 is
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic_vector (14 downto 0);
begin
  o <= n3897_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3880_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3881_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3882_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3883_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3884_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3885_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3886_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3887_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3888_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3889_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3890_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3891_o <= not n3890_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3892_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3893_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3894_o <= not n3893_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3895_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3896_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3897_o <= n3880_o & n3881_o & n3882_o & n3883_o & n3884_o & n3885_o & n3886_o & n3887_o & n3888_o & n3889_o & n3891_o & n3892_o & n3894_o & n3895_o & n3896_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3807 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3815 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3823 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3831 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3839 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3847 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3855 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3863 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3871 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic_vector (8 downto 0);
  signal n3878_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n3876_o;
  o <= n3877_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3878_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3804_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3805_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3806_o <= n3804_o & n3805_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3807 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3806_o,
    o => gen1_n0_cnot0_o);
  n3810_o <= gen1_n0_cnot0_n3807 (1);
  n3811_o <= gen1_n0_cnot0_n3807 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3812_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3813_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3814_o <= n3812_o & n3813_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3815 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3814_o,
    o => gen1_n1_cnot0_o);
  n3818_o <= gen1_n1_cnot0_n3815 (1);
  n3819_o <= gen1_n1_cnot0_n3815 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3820_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3821_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3822_o <= n3820_o & n3821_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3823 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3822_o,
    o => gen1_n2_cnot0_o);
  n3826_o <= gen1_n2_cnot0_n3823 (1);
  n3827_o <= gen1_n2_cnot0_n3823 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3828_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3829_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3830_o <= n3828_o & n3829_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3831 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3830_o,
    o => gen1_n3_cnot0_o);
  n3834_o <= gen1_n3_cnot0_n3831 (1);
  n3835_o <= gen1_n3_cnot0_n3831 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3836_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3837_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3838_o <= n3836_o & n3837_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3839 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3838_o,
    o => gen1_n4_cnot0_o);
  n3842_o <= gen1_n4_cnot0_n3839 (1);
  n3843_o <= gen1_n4_cnot0_n3839 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3844_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3845_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3846_o <= n3844_o & n3845_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3847 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3846_o,
    o => gen1_n5_cnot0_o);
  n3850_o <= gen1_n5_cnot0_n3847 (1);
  n3851_o <= gen1_n5_cnot0_n3847 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3852_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3853_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3854_o <= n3852_o & n3853_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3855 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3854_o,
    o => gen1_n6_cnot0_o);
  n3858_o <= gen1_n6_cnot0_n3855 (1);
  n3859_o <= gen1_n6_cnot0_n3855 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3860_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3861_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3862_o <= n3860_o & n3861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3863 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3862_o,
    o => gen1_n7_cnot0_o);
  n3866_o <= gen1_n7_cnot0_n3863 (1);
  n3867_o <= gen1_n7_cnot0_n3863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3868_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3869_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3870_o <= n3868_o & n3869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3871 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3870_o,
    o => gen1_n8_cnot0_o);
  n3874_o <= gen1_n8_cnot0_n3871 (1);
  n3875_o <= gen1_n8_cnot0_n3871 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3876_o <= ctrl_prop (9);
  n3877_o <= n3875_o & n3867_o & n3859_o & n3851_o & n3843_o & n3835_o & n3827_o & n3819_o & n3811_o;
  n3878_o <= n3874_o & n3866_o & n3858_o & n3850_o & n3842_o & n3834_o & n3826_o & n3818_o & n3810_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_8 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_8;

architecture rtl of angle_lookup_15_8 is
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic;
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic_vector (14 downto 0);
begin
  o <= n3801_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3784_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3785_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3786_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3787_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3788_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3789_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3790_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3791_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3792_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3793_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3794_o <= not n3793_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3795_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3796_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3797_o <= not n3796_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3798_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3799_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3800_o <= i (0);
  n3801_o <= n3784_o & n3785_o & n3786_o & n3787_o & n3788_o & n3789_o & n3790_o & n3791_o & n3792_o & n3794_o & n3795_o & n3797_o & n3798_o & n3799_o & n3800_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3719 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3727 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3735 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3743 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3751 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3759 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3767 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3775 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic_vector (7 downto 0);
  signal n3782_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3780_o;
  o <= n3781_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3782_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3716_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3717_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3718_o <= n3716_o & n3717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3719 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3718_o,
    o => gen1_n0_cnot0_o);
  n3722_o <= gen1_n0_cnot0_n3719 (1);
  n3723_o <= gen1_n0_cnot0_n3719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3724_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3725_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3726_o <= n3724_o & n3725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3727 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3726_o,
    o => gen1_n1_cnot0_o);
  n3730_o <= gen1_n1_cnot0_n3727 (1);
  n3731_o <= gen1_n1_cnot0_n3727 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3732_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3733_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3734_o <= n3732_o & n3733_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3735 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3734_o,
    o => gen1_n2_cnot0_o);
  n3738_o <= gen1_n2_cnot0_n3735 (1);
  n3739_o <= gen1_n2_cnot0_n3735 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3740_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3741_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3742_o <= n3740_o & n3741_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3743 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3742_o,
    o => gen1_n3_cnot0_o);
  n3746_o <= gen1_n3_cnot0_n3743 (1);
  n3747_o <= gen1_n3_cnot0_n3743 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3748_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3749_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3750_o <= n3748_o & n3749_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3751 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3750_o,
    o => gen1_n4_cnot0_o);
  n3754_o <= gen1_n4_cnot0_n3751 (1);
  n3755_o <= gen1_n4_cnot0_n3751 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3756_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3757_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3758_o <= n3756_o & n3757_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3759 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3758_o,
    o => gen1_n5_cnot0_o);
  n3762_o <= gen1_n5_cnot0_n3759 (1);
  n3763_o <= gen1_n5_cnot0_n3759 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3764_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3765_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3766_o <= n3764_o & n3765_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3767 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3766_o,
    o => gen1_n6_cnot0_o);
  n3770_o <= gen1_n6_cnot0_n3767 (1);
  n3771_o <= gen1_n6_cnot0_n3767 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3772_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3773_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3774_o <= n3772_o & n3773_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3775 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3774_o,
    o => gen1_n7_cnot0_o);
  n3778_o <= gen1_n7_cnot0_n3775 (1);
  n3779_o <= gen1_n7_cnot0_n3775 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3780_o <= ctrl_prop (8);
  n3781_o <= n3779_o & n3771_o & n3763_o & n3755_o & n3747_o & n3739_o & n3731_o & n3723_o;
  n3782_o <= n3778_o & n3770_o & n3762_o & n3754_o & n3746_o & n3738_o & n3730_o & n3722_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic_vector (14 downto 0);
begin
  o <= n3713_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3695_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3696_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3697_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3698_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3699_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3700_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3701_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3702_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3703_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3704_o <= not n3703_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3705_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3706_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3707_o <= not n3706_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3708_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3709_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3710_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3711_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3712_o <= not n3711_o;
  n3713_o <= n3695_o & n3696_o & n3697_o & n3698_o & n3699_o & n3700_o & n3701_o & n3702_o & n3704_o & n3705_o & n3707_o & n3708_o & n3709_o & n3710_o & n3712_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3638 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3646 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3654 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3662 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3670 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3678 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3686 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic_vector (6 downto 0);
  signal n3693_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3691_o;
  o <= n3692_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3693_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3635_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3636_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3637_o <= n3635_o & n3636_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3638 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3637_o,
    o => gen1_n0_cnot0_o);
  n3641_o <= gen1_n0_cnot0_n3638 (1);
  n3642_o <= gen1_n0_cnot0_n3638 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3643_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3644_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3645_o <= n3643_o & n3644_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3646 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3645_o,
    o => gen1_n1_cnot0_o);
  n3649_o <= gen1_n1_cnot0_n3646 (1);
  n3650_o <= gen1_n1_cnot0_n3646 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3651_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3652_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3653_o <= n3651_o & n3652_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3654 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3653_o,
    o => gen1_n2_cnot0_o);
  n3657_o <= gen1_n2_cnot0_n3654 (1);
  n3658_o <= gen1_n2_cnot0_n3654 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3659_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3660_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3661_o <= n3659_o & n3660_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3662 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3661_o,
    o => gen1_n3_cnot0_o);
  n3665_o <= gen1_n3_cnot0_n3662 (1);
  n3666_o <= gen1_n3_cnot0_n3662 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3667_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3668_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3669_o <= n3667_o & n3668_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3670 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3669_o,
    o => gen1_n4_cnot0_o);
  n3673_o <= gen1_n4_cnot0_n3670 (1);
  n3674_o <= gen1_n4_cnot0_n3670 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3675_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3676_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3677_o <= n3675_o & n3676_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3678 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3677_o,
    o => gen1_n5_cnot0_o);
  n3681_o <= gen1_n5_cnot0_n3678 (1);
  n3682_o <= gen1_n5_cnot0_n3678 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3683_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3684_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3685_o <= n3683_o & n3684_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3686 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3685_o,
    o => gen1_n6_cnot0_o);
  n3689_o <= gen1_n6_cnot0_n3686 (1);
  n3690_o <= gen1_n6_cnot0_n3686 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3691_o <= ctrl_prop (7);
  n3692_o <= n3690_o & n3682_o & n3674_o & n3666_o & n3658_o & n3650_o & n3642_o;
  n3693_o <= n3689_o & n3681_o & n3673_o & n3665_o & n3657_o & n3649_o & n3641_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic_vector (14 downto 0);
begin
  o <= n3632_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3614_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3615_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3616_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3617_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3618_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3619_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3620_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3621_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3622_o <= not n3621_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3623_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3624_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3625_o <= not n3624_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3626_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3627_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3628_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3629_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3630_o <= not n3629_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3631_o <= i (0);
  n3632_o <= n3614_o & n3615_o & n3616_o & n3617_o & n3618_o & n3619_o & n3620_o & n3622_o & n3623_o & n3625_o & n3626_o & n3627_o & n3628_o & n3630_o & n3631_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3565 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3573 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3581 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3589 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3597 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3605 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic_vector (5 downto 0);
  signal n3612_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3610_o;
  o <= n3611_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3612_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3562_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3563_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3564_o <= n3562_o & n3563_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3565 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3564_o,
    o => gen1_n0_cnot0_o);
  n3568_o <= gen1_n0_cnot0_n3565 (1);
  n3569_o <= gen1_n0_cnot0_n3565 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3570_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3571_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3572_o <= n3570_o & n3571_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3573 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3572_o,
    o => gen1_n1_cnot0_o);
  n3576_o <= gen1_n1_cnot0_n3573 (1);
  n3577_o <= gen1_n1_cnot0_n3573 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3578_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3579_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3580_o <= n3578_o & n3579_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3581 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3580_o,
    o => gen1_n2_cnot0_o);
  n3584_o <= gen1_n2_cnot0_n3581 (1);
  n3585_o <= gen1_n2_cnot0_n3581 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3586_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3587_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3588_o <= n3586_o & n3587_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3589 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3588_o,
    o => gen1_n3_cnot0_o);
  n3592_o <= gen1_n3_cnot0_n3589 (1);
  n3593_o <= gen1_n3_cnot0_n3589 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3594_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3595_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3596_o <= n3594_o & n3595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3597 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3596_o,
    o => gen1_n4_cnot0_o);
  n3600_o <= gen1_n4_cnot0_n3597 (1);
  n3601_o <= gen1_n4_cnot0_n3597 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3602_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3603_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3604_o <= n3602_o & n3603_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3605 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3604_o,
    o => gen1_n5_cnot0_o);
  n3608_o <= gen1_n5_cnot0_n3605 (1);
  n3609_o <= gen1_n5_cnot0_n3605 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3610_o <= ctrl_prop (6);
  n3611_o <= n3609_o & n3601_o & n3593_o & n3585_o & n3577_o & n3569_o;
  n3612_o <= n3608_o & n3600_o & n3592_o & n3584_o & n3576_o & n3568_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic_vector (14 downto 0);
begin
  o <= n3559_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3540_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3541_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3542_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3543_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3544_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3545_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3546_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3547_o <= not n3546_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3548_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3549_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3550_o <= not n3549_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3551_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3552_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3553_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3554_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3555_o <= not n3554_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3556_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3557_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3558_o <= not n3557_o;
  n3559_o <= n3540_o & n3541_o & n3542_o & n3543_o & n3544_o & n3545_o & n3547_o & n3548_o & n3550_o & n3551_o & n3552_o & n3553_o & n3555_o & n3556_o & n3558_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3499 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3507 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3515 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3523 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3531 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (4 downto 0);
  signal n3538_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3536_o;
  o <= n3537_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3538_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3496_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3497_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3498_o <= n3496_o & n3497_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3499 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3498_o,
    o => gen1_n0_cnot0_o);
  n3502_o <= gen1_n0_cnot0_n3499 (1);
  n3503_o <= gen1_n0_cnot0_n3499 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3504_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3505_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3506_o <= n3504_o & n3505_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3507 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3506_o,
    o => gen1_n1_cnot0_o);
  n3510_o <= gen1_n1_cnot0_n3507 (1);
  n3511_o <= gen1_n1_cnot0_n3507 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3512_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3513_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3514_o <= n3512_o & n3513_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3515 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3514_o,
    o => gen1_n2_cnot0_o);
  n3518_o <= gen1_n2_cnot0_n3515 (1);
  n3519_o <= gen1_n2_cnot0_n3515 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3520_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3521_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3522_o <= n3520_o & n3521_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3523 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3522_o,
    o => gen1_n3_cnot0_o);
  n3526_o <= gen1_n3_cnot0_n3523 (1);
  n3527_o <= gen1_n3_cnot0_n3523 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3528_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3529_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3530_o <= n3528_o & n3529_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3531 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3530_o,
    o => gen1_n4_cnot0_o);
  n3534_o <= gen1_n4_cnot0_n3531 (1);
  n3535_o <= gen1_n4_cnot0_n3531 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3536_o <= ctrl_prop (5);
  n3537_o <= n3535_o & n3527_o & n3519_o & n3511_o & n3503_o;
  n3538_o <= n3534_o & n3526_o & n3518_o & n3510_o & n3502_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic_vector (14 downto 0);
begin
  o <= n3493_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3473_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3474_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3475_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3476_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3477_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3478_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3479_o <= not n3478_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3480_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3481_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3482_o <= not n3481_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3483_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3484_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3485_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3486_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3487_o <= not n3486_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3488_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3489_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3490_o <= not n3489_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3491_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3492_o <= not n3491_o;
  n3493_o <= n3473_o & n3474_o & n3475_o & n3476_o & n3477_o & n3479_o & n3480_o & n3482_o & n3483_o & n3484_o & n3485_o & n3487_o & n3488_o & n3490_o & n3492_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3440 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3448 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3456 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3464 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic_vector (3 downto 0);
  signal n3471_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3469_o;
  o <= n3470_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3471_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3437_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3438_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3439_o <= n3437_o & n3438_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3440 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3439_o,
    o => gen1_n0_cnot0_o);
  n3443_o <= gen1_n0_cnot0_n3440 (1);
  n3444_o <= gen1_n0_cnot0_n3440 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3445_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3446_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3447_o <= n3445_o & n3446_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3448 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3447_o,
    o => gen1_n1_cnot0_o);
  n3451_o <= gen1_n1_cnot0_n3448 (1);
  n3452_o <= gen1_n1_cnot0_n3448 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3453_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3454_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3455_o <= n3453_o & n3454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3456 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3455_o,
    o => gen1_n2_cnot0_o);
  n3459_o <= gen1_n2_cnot0_n3456 (1);
  n3460_o <= gen1_n2_cnot0_n3456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3461_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3462_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3463_o <= n3461_o & n3462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3464 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3463_o,
    o => gen1_n3_cnot0_o);
  n3467_o <= gen1_n3_cnot0_n3464 (1);
  n3468_o <= gen1_n3_cnot0_n3464 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3469_o <= ctrl_prop (4);
  n3470_o <= n3468_o & n3460_o & n3452_o & n3444_o;
  n3471_o <= n3467_o & n3459_o & n3451_o & n3443_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic_vector (14 downto 0);
begin
  o <= n3434_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3415_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3416_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3417_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3418_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3419_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3420_o <= not n3419_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3421_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3422_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3423_o <= not n3422_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3424_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3425_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3426_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3427_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3428_o <= not n3427_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3429_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3430_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3431_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3432_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3433_o <= not n3432_o;
  n3434_o <= n3415_o & n3416_o & n3417_o & n3418_o & n3420_o & n3421_o & n3423_o & n3424_o & n3425_o & n3426_o & n3428_o & n3429_o & n3430_o & n3431_o & n3433_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3390 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3398 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3406 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic_vector (2 downto 0);
  signal n3413_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3411_o;
  o <= n3412_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3413_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3387_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3388_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3389_o <= n3387_o & n3388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3390 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3389_o,
    o => gen1_n0_cnot0_o);
  n3393_o <= gen1_n0_cnot0_n3390 (1);
  n3394_o <= gen1_n0_cnot0_n3390 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3395_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3396_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3398 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3397_o,
    o => gen1_n1_cnot0_o);
  n3401_o <= gen1_n1_cnot0_n3398 (1);
  n3402_o <= gen1_n1_cnot0_n3398 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3403_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3404_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3405_o <= n3403_o & n3404_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3406 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3405_o,
    o => gen1_n2_cnot0_o);
  n3409_o <= gen1_n2_cnot0_n3406 (1);
  n3410_o <= gen1_n2_cnot0_n3406 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3411_o <= ctrl_prop (3);
  n3412_o <= n3410_o & n3402_o & n3394_o;
  n3413_o <= n3409_o & n3401_o & n3393_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic_vector (14 downto 0);
begin
  o <= n3384_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3360_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3361_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3362_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3363_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3364_o <= not n3363_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3365_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3366_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3367_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3368_o <= not n3367_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3369_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3370_o <= not n3369_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3371_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3372_o <= not n3371_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3373_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3374_o <= not n3373_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3375_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3376_o <= not n3375_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3377_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3378_o <= not n3377_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3379_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3380_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3381_o <= not n3380_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3382_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3383_o <= not n3382_o;
  n3384_o <= n3360_o & n3361_o & n3362_o & n3364_o & n3365_o & n3366_o & n3368_o & n3370_o & n3372_o & n3374_o & n3376_o & n3378_o & n3379_o & n3381_o & n3383_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3343 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3351 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic_vector (1 downto 0);
  signal n3358_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3356_o;
  o <= n3357_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3358_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3340_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3341_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3343 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3342_o,
    o => gen1_n0_cnot0_o);
  n3346_o <= gen1_n0_cnot0_n3343 (1);
  n3347_o <= gen1_n0_cnot0_n3343 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3348_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3349_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3350_o <= n3348_o & n3349_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3351 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3350_o,
    o => gen1_n1_cnot0_o);
  n3354_o <= gen1_n1_cnot0_n3351 (1);
  n3355_o <= gen1_n1_cnot0_n3351 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3356_o <= ctrl_prop (2);
  n3357_o <= n3355_o & n3347_o;
  n3358_o <= n3354_o & n3346_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (14 downto 0);
begin
  o <= n3337_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3316_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3317_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3318_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3319_o <= not n3318_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3320_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3321_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3322_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3323_o <= not n3322_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3324_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3325_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3326_o <= not n3325_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3327_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3328_o <= not n3327_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3329_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3330_o <= not n3329_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3331_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3332_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3333_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3334_o <= not n3333_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3335_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3336_o <= i (0);
  n3337_o <= n3316_o & n3317_o & n3319_o & n3320_o & n3321_o & n3323_o & n3324_o & n3326_o & n3328_o & n3330_o & n3331_o & n3332_o & n3334_o & n3335_o & n3336_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3308 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3313_o;
  o <= n3312_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3314_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3306_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3307_o <= n3306_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3308 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3307_o,
    o => gen1_n0_cnot0_o);
  n3311_o <= gen1_n0_cnot0_n3308 (1);
  n3312_o <= gen1_n0_cnot0_n3308 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3313_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3314_o <= n3311_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic_vector (14 downto 0);
begin
  o <= n3303_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3287_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3288_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3289_o <= not n3288_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3290_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3291_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3292_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3293_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3294_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3295_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3296_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3297_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3298_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3299_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3300_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3301_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3302_o <= i (0);
  n3303_o <= n3287_o & n3289_o & n3290_o & n3291_o & n3292_o & n3293_o & n3294_o & n3295_o & n3296_o & n3297_o & n3298_o & n3299_o & n3300_o & n3301_o & n3302_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3166 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3174 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3182 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3190 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3198 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3206 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3214 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3222 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3230 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3238 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3246 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3254 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3262 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3270 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3278 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic_vector (14 downto 0);
  signal n3285_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3283_o;
  o <= n3284_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3285_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3163_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3164_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3166 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3165_o,
    o => gen1_n0_cnot0_o);
  n3169_o <= gen1_n0_cnot0_n3166 (1);
  n3170_o <= gen1_n0_cnot0_n3166 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3171_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3172_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3173_o <= n3171_o & n3172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3174 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3173_o,
    o => gen1_n1_cnot0_o);
  n3177_o <= gen1_n1_cnot0_n3174 (1);
  n3178_o <= gen1_n1_cnot0_n3174 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3179_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3180_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3181_o <= n3179_o & n3180_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3182 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3181_o,
    o => gen1_n2_cnot0_o);
  n3185_o <= gen1_n2_cnot0_n3182 (1);
  n3186_o <= gen1_n2_cnot0_n3182 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3187_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3188_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3189_o <= n3187_o & n3188_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3190 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3189_o,
    o => gen1_n3_cnot0_o);
  n3193_o <= gen1_n3_cnot0_n3190 (1);
  n3194_o <= gen1_n3_cnot0_n3190 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3195_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3196_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3198 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3197_o,
    o => gen1_n4_cnot0_o);
  n3201_o <= gen1_n4_cnot0_n3198 (1);
  n3202_o <= gen1_n4_cnot0_n3198 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3203_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3204_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3205_o <= n3203_o & n3204_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3206 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3205_o,
    o => gen1_n5_cnot0_o);
  n3209_o <= gen1_n5_cnot0_n3206 (1);
  n3210_o <= gen1_n5_cnot0_n3206 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3211_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3212_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3213_o <= n3211_o & n3212_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3214 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3213_o,
    o => gen1_n6_cnot0_o);
  n3217_o <= gen1_n6_cnot0_n3214 (1);
  n3218_o <= gen1_n6_cnot0_n3214 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3219_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3220_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3221_o <= n3219_o & n3220_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3222 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3221_o,
    o => gen1_n7_cnot0_o);
  n3225_o <= gen1_n7_cnot0_n3222 (1);
  n3226_o <= gen1_n7_cnot0_n3222 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3227_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3228_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3229_o <= n3227_o & n3228_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3230 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3229_o,
    o => gen1_n8_cnot0_o);
  n3233_o <= gen1_n8_cnot0_n3230 (1);
  n3234_o <= gen1_n8_cnot0_n3230 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3235_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3236_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3237_o <= n3235_o & n3236_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3238 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3237_o,
    o => gen1_n9_cnot0_o);
  n3241_o <= gen1_n9_cnot0_n3238 (1);
  n3242_o <= gen1_n9_cnot0_n3238 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3243_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3244_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3245_o <= n3243_o & n3244_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3246 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3245_o,
    o => gen1_n10_cnot0_o);
  n3249_o <= gen1_n10_cnot0_n3246 (1);
  n3250_o <= gen1_n10_cnot0_n3246 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3251_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3252_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3254 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3253_o,
    o => gen1_n11_cnot0_o);
  n3257_o <= gen1_n11_cnot0_n3254 (1);
  n3258_o <= gen1_n11_cnot0_n3254 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3259_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3260_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3261_o <= n3259_o & n3260_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3262 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3261_o,
    o => gen1_n12_cnot0_o);
  n3265_o <= gen1_n12_cnot0_n3262 (1);
  n3266_o <= gen1_n12_cnot0_n3262 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3267_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3268_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3269_o <= n3267_o & n3268_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3270 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3269_o,
    o => gen1_n13_cnot0_o);
  n3273_o <= gen1_n13_cnot0_n3270 (1);
  n3274_o <= gen1_n13_cnot0_n3270 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3275_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3276_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3278 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3277_o,
    o => gen1_n14_cnot0_o);
  n3281_o <= gen1_n14_cnot0_n3278 (1);
  n3282_o <= gen1_n14_cnot0_n3278 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3283_o <= ctrl_prop (15);
  n3284_o <= n3282_o & n3274_o & n3266_o & n3258_o & n3250_o & n3242_o & n3234_o & n3226_o & n3218_o & n3210_o & n3202_o & n3194_o & n3186_o & n3178_o & n3170_o;
  n3285_o <= n3281_o & n3273_o & n3265_o & n3257_o & n3249_o & n3241_o & n3233_o & n3225_o & n3217_o & n3209_o & n3201_o & n3193_o & n3185_o & n3177_o & n3169_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2388 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2396 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2404 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2412 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2420 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2428 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2436 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2444 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2452 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2460 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2468 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2476 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2484 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2492 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2504 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2512 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2520 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2528 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2536 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2544 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2552 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2560 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2568 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2576 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2584 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2592 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2600 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic_vector (1 downto 0);
  signal n2610_o : std_logic;
  signal n2611_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2612 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic_vector (1 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2623 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic_vector (1 downto 0);
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2634 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic_vector (1 downto 0);
  signal n2643_o : std_logic;
  signal n2644_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2645 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (1 downto 0);
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2656 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2667 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic_vector (1 downto 0);
  signal n2676_o : std_logic;
  signal n2677_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2678 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (1 downto 0);
  signal n2687_o : std_logic;
  signal n2688_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2689 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2700 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic_vector (1 downto 0);
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2711 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (1 downto 0);
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2722 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2733 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic_vector (1 downto 0);
  signal n2742_o : std_logic;
  signal n2743_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2744 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (1 downto 0);
  signal n2753_o : std_logic;
  signal n2754_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2755 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2766 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic_vector (1 downto 0);
  signal n2774_o : std_logic;
  signal n2775_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2776 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic_vector (1 downto 0);
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2787 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (1 downto 0);
  signal n2796_o : std_logic;
  signal n2797_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2798 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic_vector (1 downto 0);
  signal n2807_o : std_logic;
  signal n2808_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2809 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (1 downto 0);
  signal n2818_o : std_logic;
  signal n2819_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2820 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic_vector (1 downto 0);
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2831 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (1 downto 0);
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2842 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (1 downto 0);
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2853 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (1 downto 0);
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2864 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (1 downto 0);
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2875 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2886 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2897 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (1 downto 0);
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2908 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2919 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic_vector (1 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2930 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2938 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2946 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2954 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2962 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2970 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2978 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2986 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2994 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3002 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3010 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3018 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3026 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3038 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3046 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3054 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3062 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3070 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3078 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3086 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3094 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3102 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3110 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3118 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3126 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3134 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3142 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic_vector (14 downto 0);
  signal n3148_o : std_logic_vector (14 downto 0);
  signal n3149_o : std_logic_vector (14 downto 0);
  signal n3150_o : std_logic_vector (14 downto 0);
  signal n3151_o : std_logic_vector (14 downto 0);
  signal n3152_o : std_logic_vector (14 downto 0);
  signal n3153_o : std_logic_vector (14 downto 0);
  signal n3154_o : std_logic_vector (14 downto 0);
  signal n3155_o : std_logic_vector (14 downto 0);
  signal n3156_o : std_logic_vector (14 downto 0);
  signal n3157_o : std_logic_vector (14 downto 0);
  signal n3158_o : std_logic_vector (14 downto 0);
  signal n3159_o : std_logic_vector (14 downto 0);
  signal n3160_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3147_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3148_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3149_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3150_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3151_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3152_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3153_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3154_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3155_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3156_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3157_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3158_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3159_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3160_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2385_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2386_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2388 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2387_o,
    o => gen1_n1_cnot1_j_o);
  n2391_o <= gen1_n1_cnot1_j_n2388 (1);
  n2392_o <= gen1_n1_cnot1_j_n2388 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2393_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2394_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2395_o <= n2393_o & n2394_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2396 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2395_o,
    o => gen1_n2_cnot1_j_o);
  n2399_o <= gen1_n2_cnot1_j_n2396 (1);
  n2400_o <= gen1_n2_cnot1_j_n2396 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2401_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2402_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2403_o <= n2401_o & n2402_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2404 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2403_o,
    o => gen1_n3_cnot1_j_o);
  n2407_o <= gen1_n3_cnot1_j_n2404 (1);
  n2408_o <= gen1_n3_cnot1_j_n2404 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2409_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2410_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2412 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2411_o,
    o => gen1_n4_cnot1_j_o);
  n2415_o <= gen1_n4_cnot1_j_n2412 (1);
  n2416_o <= gen1_n4_cnot1_j_n2412 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2417_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2418_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2419_o <= n2417_o & n2418_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2420 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2419_o,
    o => gen1_n5_cnot1_j_o);
  n2423_o <= gen1_n5_cnot1_j_n2420 (1);
  n2424_o <= gen1_n5_cnot1_j_n2420 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2425_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2426_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2428 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2427_o,
    o => gen1_n6_cnot1_j_o);
  n2431_o <= gen1_n6_cnot1_j_n2428 (1);
  n2432_o <= gen1_n6_cnot1_j_n2428 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2433_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2434_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2435_o <= n2433_o & n2434_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2436 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2435_o,
    o => gen1_n7_cnot1_j_o);
  n2439_o <= gen1_n7_cnot1_j_n2436 (1);
  n2440_o <= gen1_n7_cnot1_j_n2436 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2441_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2442_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2443_o <= n2441_o & n2442_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2444 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2443_o,
    o => gen1_n8_cnot1_j_o);
  n2447_o <= gen1_n8_cnot1_j_n2444 (1);
  n2448_o <= gen1_n8_cnot1_j_n2444 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2449_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2450_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2452 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2451_o,
    o => gen1_n9_cnot1_j_o);
  n2455_o <= gen1_n9_cnot1_j_n2452 (1);
  n2456_o <= gen1_n9_cnot1_j_n2452 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2457_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2458_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2459_o <= n2457_o & n2458_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2460 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2459_o,
    o => gen1_n10_cnot1_j_o);
  n2463_o <= gen1_n10_cnot1_j_n2460 (1);
  n2464_o <= gen1_n10_cnot1_j_n2460 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2465_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2466_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2467_o <= n2465_o & n2466_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2468 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2467_o,
    o => gen1_n11_cnot1_j_o);
  n2471_o <= gen1_n11_cnot1_j_n2468 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2472_o <= gen1_n11_cnot1_j_n2468 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2473_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2474_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2476 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2475_o,
    o => gen1_n12_cnot1_j_o);
  n2479_o <= gen1_n12_cnot1_j_n2476 (1);
  n2480_o <= gen1_n12_cnot1_j_n2476 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2481_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2482_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2483_o <= n2481_o & n2482_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2484 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2483_o,
    o => gen1_n13_cnot1_j_o);
  n2487_o <= gen1_n13_cnot1_j_n2484 (1);
  n2488_o <= gen1_n13_cnot1_j_n2484 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2489_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2490_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2491_o <= n2489_o & n2490_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2492 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2491_o,
    o => gen1_n14_cnot1_j_o);
  n2495_o <= gen1_n14_cnot1_j_n2492 (1);
  n2496_o <= gen1_n14_cnot1_j_n2492 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2497_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2498_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2499_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2500_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2501_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2502_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2504 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2503_o,
    o => gen2_n14_cnot2_j_o);
  n2507_o <= gen2_n14_cnot2_j_n2504 (1);
  n2508_o <= gen2_n14_cnot2_j_n2504 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2509_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2510_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2512 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2511_o,
    o => gen2_n13_cnot2_j_o);
  n2515_o <= gen2_n13_cnot2_j_n2512 (1);
  n2516_o <= gen2_n13_cnot2_j_n2512 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2517_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2518_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2520 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2519_o,
    o => gen2_n12_cnot2_j_o);
  n2523_o <= gen2_n12_cnot2_j_n2520 (1);
  n2524_o <= gen2_n12_cnot2_j_n2520 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2525_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2526_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2528 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2527_o,
    o => gen2_n11_cnot2_j_o);
  n2531_o <= gen2_n11_cnot2_j_n2528 (1);
  n2532_o <= gen2_n11_cnot2_j_n2528 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2533_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2534_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2536 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2535_o,
    o => gen2_n10_cnot2_j_o);
  n2539_o <= gen2_n10_cnot2_j_n2536 (1);
  n2540_o <= gen2_n10_cnot2_j_n2536 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2541_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2542_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2544 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2543_o,
    o => gen2_n9_cnot2_j_o);
  n2547_o <= gen2_n9_cnot2_j_n2544 (1);
  n2548_o <= gen2_n9_cnot2_j_n2544 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2549_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2550_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2552 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2551_o,
    o => gen2_n8_cnot2_j_o);
  n2555_o <= gen2_n8_cnot2_j_n2552 (1);
  n2556_o <= gen2_n8_cnot2_j_n2552 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2557_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2558_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2560 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2559_o,
    o => gen2_n7_cnot2_j_o);
  n2563_o <= gen2_n7_cnot2_j_n2560 (1);
  n2564_o <= gen2_n7_cnot2_j_n2560 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2565_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2566_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2568 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2567_o,
    o => gen2_n6_cnot2_j_o);
  n2571_o <= gen2_n6_cnot2_j_n2568 (1);
  n2572_o <= gen2_n6_cnot2_j_n2568 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2573_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2574_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2576 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2575_o,
    o => gen2_n5_cnot2_j_o);
  n2579_o <= gen2_n5_cnot2_j_n2576 (1);
  n2580_o <= gen2_n5_cnot2_j_n2576 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2581_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2582_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2584 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2583_o,
    o => gen2_n4_cnot2_j_o);
  n2587_o <= gen2_n4_cnot2_j_n2584 (1);
  n2588_o <= gen2_n4_cnot2_j_n2584 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2589_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2590_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2592 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2591_o,
    o => gen2_n3_cnot2_j_o);
  n2595_o <= gen2_n3_cnot2_j_n2592 (1);
  n2596_o <= gen2_n3_cnot2_j_n2592 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2597_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2598_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2599_o <= n2597_o & n2598_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2600 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2599_o,
    o => gen2_n2_cnot2_j_o);
  n2603_o <= gen2_n2_cnot2_j_n2600 (1);
  n2604_o <= gen2_n2_cnot2_j_n2600 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2605_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2606_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2607_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2608_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2609_o <= n2607_o & n2608_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2610_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2611_o <= n2609_o & n2610_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2612 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2611_o,
    o => gen3_n1_ccnot3_j_o);
  n2615_o <= gen3_n1_ccnot3_j_n2612 (2);
  n2616_o <= gen3_n1_ccnot3_j_n2612 (1);
  n2617_o <= gen3_n1_ccnot3_j_n2612 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2618_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2619_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2620_o <= n2618_o & n2619_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2621_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2622_o <= n2620_o & n2621_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2623 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2622_o,
    o => gen3_n2_ccnot3_j_o);
  n2626_o <= gen3_n2_ccnot3_j_n2623 (2);
  n2627_o <= gen3_n2_ccnot3_j_n2623 (1);
  n2628_o <= gen3_n2_ccnot3_j_n2623 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2629_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2630_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2631_o <= n2629_o & n2630_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2632_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2634 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2633_o,
    o => gen3_n3_ccnot3_j_o);
  n2637_o <= gen3_n3_ccnot3_j_n2634 (2);
  n2638_o <= gen3_n3_ccnot3_j_n2634 (1);
  n2639_o <= gen3_n3_ccnot3_j_n2634 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2640_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2641_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2642_o <= n2640_o & n2641_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2643_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2644_o <= n2642_o & n2643_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2645 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2644_o,
    o => gen3_n4_ccnot3_j_o);
  n2648_o <= gen3_n4_ccnot3_j_n2645 (2);
  n2649_o <= gen3_n4_ccnot3_j_n2645 (1);
  n2650_o <= gen3_n4_ccnot3_j_n2645 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2651_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2652_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2654_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2655_o <= n2653_o & n2654_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2656 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2655_o,
    o => gen3_n5_ccnot3_j_o);
  n2659_o <= gen3_n5_ccnot3_j_n2656 (2);
  n2660_o <= gen3_n5_ccnot3_j_n2656 (1);
  n2661_o <= gen3_n5_ccnot3_j_n2656 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2662_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2663_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2664_o <= n2662_o & n2663_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2665_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2666_o <= n2664_o & n2665_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2667 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2666_o,
    o => gen3_n6_ccnot3_j_o);
  n2670_o <= gen3_n6_ccnot3_j_n2667 (2);
  n2671_o <= gen3_n6_ccnot3_j_n2667 (1);
  n2672_o <= gen3_n6_ccnot3_j_n2667 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2673_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2674_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2675_o <= n2673_o & n2674_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2676_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2677_o <= n2675_o & n2676_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2678 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2677_o,
    o => gen3_n7_ccnot3_j_o);
  n2681_o <= gen3_n7_ccnot3_j_n2678 (2);
  n2682_o <= gen3_n7_ccnot3_j_n2678 (1);
  n2683_o <= gen3_n7_ccnot3_j_n2678 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2684_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2685_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2687_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2688_o <= n2686_o & n2687_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2689 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2688_o,
    o => gen3_n8_ccnot3_j_o);
  n2692_o <= gen3_n8_ccnot3_j_n2689 (2);
  n2693_o <= gen3_n8_ccnot3_j_n2689 (1);
  n2694_o <= gen3_n8_ccnot3_j_n2689 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2695_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2696_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2698_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2699_o <= n2697_o & n2698_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2700 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2699_o,
    o => gen3_n9_ccnot3_j_o);
  n2703_o <= gen3_n9_ccnot3_j_n2700 (2);
  n2704_o <= gen3_n9_ccnot3_j_n2700 (1);
  n2705_o <= gen3_n9_ccnot3_j_n2700 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2706_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2707_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2708_o <= n2706_o & n2707_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2709_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2710_o <= n2708_o & n2709_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2711 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2710_o,
    o => gen3_n10_ccnot3_j_o);
  n2714_o <= gen3_n10_ccnot3_j_n2711 (2);
  n2715_o <= gen3_n10_ccnot3_j_n2711 (1);
  n2716_o <= gen3_n10_ccnot3_j_n2711 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2717_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2718_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2720_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2722 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2721_o,
    o => gen3_n11_ccnot3_j_o);
  n2725_o <= gen3_n11_ccnot3_j_n2722 (2);
  n2726_o <= gen3_n11_ccnot3_j_n2722 (1);
  n2727_o <= gen3_n11_ccnot3_j_n2722 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2728_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2729_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2730_o <= n2728_o & n2729_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2731_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2732_o <= n2730_o & n2731_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2733 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2732_o,
    o => gen3_n12_ccnot3_j_o);
  n2736_o <= gen3_n12_ccnot3_j_n2733 (2);
  n2737_o <= gen3_n12_ccnot3_j_n2733 (1);
  n2738_o <= gen3_n12_ccnot3_j_n2733 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2739_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2740_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2741_o <= n2739_o & n2740_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2742_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2743_o <= n2741_o & n2742_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2744 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2743_o,
    o => gen3_n13_ccnot3_j_o);
  n2747_o <= gen3_n13_ccnot3_j_n2744 (2);
  n2748_o <= gen3_n13_ccnot3_j_n2744 (1);
  n2749_o <= gen3_n13_ccnot3_j_n2744 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2750_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2751_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2753_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2754_o <= n2752_o & n2753_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2755 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2754_o,
    o => gen3_n14_ccnot3_j_o);
  n2758_o <= gen3_n14_ccnot3_j_n2755 (2);
  n2759_o <= gen3_n14_ccnot3_j_n2755 (1);
  n2760_o <= gen3_n14_ccnot3_j_n2755 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2761_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2762_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2763_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2764_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2765_o <= n2763_o & n2764_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2766 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2765_o,
    o => cnot_4_o);
  n2769_o <= cnot_4_n2766 (1);
  n2770_o <= cnot_4_n2766 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2771_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2772_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2773_o <= n2771_o & n2772_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2774_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2775_o <= n2773_o & n2774_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2776 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2775_o,
    o => gen4_n13_peres4_j_o);
  n2779_o <= gen4_n13_peres4_j_n2776 (2);
  n2780_o <= gen4_n13_peres4_j_n2776 (1);
  n2781_o <= gen4_n13_peres4_j_n2776 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2782_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2783_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2784_o <= n2782_o & n2783_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2785_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2787 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2786_o,
    o => gen4_n12_peres4_j_o);
  n2790_o <= gen4_n12_peres4_j_n2787 (2);
  n2791_o <= gen4_n12_peres4_j_n2787 (1);
  n2792_o <= gen4_n12_peres4_j_n2787 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2793_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2794_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2795_o <= n2793_o & n2794_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2796_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2797_o <= n2795_o & n2796_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2798 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2797_o,
    o => gen4_n11_peres4_j_o);
  n2801_o <= gen4_n11_peres4_j_n2798 (2);
  n2802_o <= gen4_n11_peres4_j_n2798 (1);
  n2803_o <= gen4_n11_peres4_j_n2798 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2804_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2805_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2806_o <= n2804_o & n2805_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2807_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2808_o <= n2806_o & n2807_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2809 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2808_o,
    o => gen4_n10_peres4_j_o);
  n2812_o <= gen4_n10_peres4_j_n2809 (2);
  n2813_o <= gen4_n10_peres4_j_n2809 (1);
  n2814_o <= gen4_n10_peres4_j_n2809 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2815_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2816_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2818_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2819_o <= n2817_o & n2818_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2820 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2819_o,
    o => gen4_n9_peres4_j_o);
  n2823_o <= gen4_n9_peres4_j_n2820 (2);
  n2824_o <= gen4_n9_peres4_j_n2820 (1);
  n2825_o <= gen4_n9_peres4_j_n2820 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2826_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2827_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2828_o <= n2826_o & n2827_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2829_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2830_o <= n2828_o & n2829_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2831 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2830_o,
    o => gen4_n8_peres4_j_o);
  n2834_o <= gen4_n8_peres4_j_n2831 (2);
  n2835_o <= gen4_n8_peres4_j_n2831 (1);
  n2836_o <= gen4_n8_peres4_j_n2831 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2837_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2838_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2840_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2842 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2841_o,
    o => gen4_n7_peres4_j_o);
  n2845_o <= gen4_n7_peres4_j_n2842 (2);
  n2846_o <= gen4_n7_peres4_j_n2842 (1);
  n2847_o <= gen4_n7_peres4_j_n2842 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2848_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2849_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2850_o <= n2848_o & n2849_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2851_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2853 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2852_o,
    o => gen4_n6_peres4_j_o);
  n2856_o <= gen4_n6_peres4_j_n2853 (2);
  n2857_o <= gen4_n6_peres4_j_n2853 (1);
  n2858_o <= gen4_n6_peres4_j_n2853 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2859_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2860_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2862_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2864 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2863_o,
    o => gen4_n5_peres4_j_o);
  n2867_o <= gen4_n5_peres4_j_n2864 (2);
  n2868_o <= gen4_n5_peres4_j_n2864 (1);
  n2869_o <= gen4_n5_peres4_j_n2864 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2870_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2871_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2873_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2875 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2874_o,
    o => gen4_n4_peres4_j_o);
  n2878_o <= gen4_n4_peres4_j_n2875 (2);
  n2879_o <= gen4_n4_peres4_j_n2875 (1);
  n2880_o <= gen4_n4_peres4_j_n2875 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2881_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2882_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2884_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2886 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2885_o,
    o => gen4_n3_peres4_j_o);
  n2889_o <= gen4_n3_peres4_j_n2886 (2);
  n2890_o <= gen4_n3_peres4_j_n2886 (1);
  n2891_o <= gen4_n3_peres4_j_n2886 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2892_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2893_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2895_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2897 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2896_o,
    o => gen4_n2_peres4_j_o);
  n2900_o <= gen4_n2_peres4_j_n2897 (2);
  n2901_o <= gen4_n2_peres4_j_n2897 (1);
  n2902_o <= gen4_n2_peres4_j_n2897 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2903_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2904_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2906_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2908 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2907_o,
    o => gen4_n1_peres4_j_o);
  n2911_o <= gen4_n1_peres4_j_n2908 (2);
  n2912_o <= gen4_n1_peres4_j_n2908 (1);
  n2913_o <= gen4_n1_peres4_j_n2908 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2914_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2915_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2917_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2918_o <= n2916_o & n2917_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2919 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2918_o,
    o => gen4_n0_peres4_j_o);
  n2922_o <= gen4_n0_peres4_j_n2919 (2);
  n2923_o <= gen4_n0_peres4_j_n2919 (1);
  n2924_o <= gen4_n0_peres4_j_n2919 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2925_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2926_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2927_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2928_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2930 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2929_o,
    o => gen5_n1_cnot5_j_o);
  n2933_o <= gen5_n1_cnot5_j_n2930 (1);
  n2934_o <= gen5_n1_cnot5_j_n2930 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2935_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2936_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2937_o <= n2935_o & n2936_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2938 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2937_o,
    o => gen5_n2_cnot5_j_o);
  n2941_o <= gen5_n2_cnot5_j_n2938 (1);
  n2942_o <= gen5_n2_cnot5_j_n2938 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2943_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2944_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2945_o <= n2943_o & n2944_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2946 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2945_o,
    o => gen5_n3_cnot5_j_o);
  n2949_o <= gen5_n3_cnot5_j_n2946 (1);
  n2950_o <= gen5_n3_cnot5_j_n2946 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2951_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2952_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2953_o <= n2951_o & n2952_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2954 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2953_o,
    o => gen5_n4_cnot5_j_o);
  n2957_o <= gen5_n4_cnot5_j_n2954 (1);
  n2958_o <= gen5_n4_cnot5_j_n2954 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2959_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2960_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2961_o <= n2959_o & n2960_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2962 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2961_o,
    o => gen5_n5_cnot5_j_o);
  n2965_o <= gen5_n5_cnot5_j_n2962 (1);
  n2966_o <= gen5_n5_cnot5_j_n2962 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2967_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2968_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2969_o <= n2967_o & n2968_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2970 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2969_o,
    o => gen5_n6_cnot5_j_o);
  n2973_o <= gen5_n6_cnot5_j_n2970 (1);
  n2974_o <= gen5_n6_cnot5_j_n2970 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2975_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2976_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2977_o <= n2975_o & n2976_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2978 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2977_o,
    o => gen5_n7_cnot5_j_o);
  n2981_o <= gen5_n7_cnot5_j_n2978 (1);
  n2982_o <= gen5_n7_cnot5_j_n2978 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2983_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2984_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2985_o <= n2983_o & n2984_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2986 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2985_o,
    o => gen5_n8_cnot5_j_o);
  n2989_o <= gen5_n8_cnot5_j_n2986 (1);
  n2990_o <= gen5_n8_cnot5_j_n2986 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2991_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2992_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2994 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2993_o,
    o => gen5_n9_cnot5_j_o);
  n2997_o <= gen5_n9_cnot5_j_n2994 (1);
  n2998_o <= gen5_n9_cnot5_j_n2994 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2999_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3000_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3002 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3001_o,
    o => gen5_n10_cnot5_j_o);
  n3005_o <= gen5_n10_cnot5_j_n3002 (1);
  n3006_o <= gen5_n10_cnot5_j_n3002 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3007_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3008_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3009_o <= n3007_o & n3008_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3010 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3009_o,
    o => gen5_n11_cnot5_j_o);
  n3013_o <= gen5_n11_cnot5_j_n3010 (1);
  n3014_o <= gen5_n11_cnot5_j_n3010 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3015_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3016_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3017_o <= n3015_o & n3016_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3018 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3017_o,
    o => gen5_n12_cnot5_j_o);
  n3021_o <= gen5_n12_cnot5_j_n3018 (1);
  n3022_o <= gen5_n12_cnot5_j_n3018 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3023_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3024_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3025_o <= n3023_o & n3024_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3026 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3025_o,
    o => gen5_n13_cnot5_j_o);
  n3029_o <= gen5_n13_cnot5_j_n3026 (1);
  n3030_o <= gen5_n13_cnot5_j_n3026 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3031_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3032_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3033_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3034_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3035_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3036_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3037_o <= n3035_o & n3036_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3038 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3037_o,
    o => gen6_n1_cnot1_j_o);
  n3041_o <= gen6_n1_cnot1_j_n3038 (1);
  n3042_o <= gen6_n1_cnot1_j_n3038 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3043_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3044_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3046 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3045_o,
    o => gen6_n2_cnot1_j_o);
  n3049_o <= gen6_n2_cnot1_j_n3046 (1);
  n3050_o <= gen6_n2_cnot1_j_n3046 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3051_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3052_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3054 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3053_o,
    o => gen6_n3_cnot1_j_o);
  n3057_o <= gen6_n3_cnot1_j_n3054 (1);
  n3058_o <= gen6_n3_cnot1_j_n3054 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3059_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3060_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3062 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3061_o,
    o => gen6_n4_cnot1_j_o);
  n3065_o <= gen6_n4_cnot1_j_n3062 (1);
  n3066_o <= gen6_n4_cnot1_j_n3062 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3067_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3068_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3070 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3069_o,
    o => gen6_n5_cnot1_j_o);
  n3073_o <= gen6_n5_cnot1_j_n3070 (1);
  n3074_o <= gen6_n5_cnot1_j_n3070 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3075_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3076_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3078 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3077_o,
    o => gen6_n6_cnot1_j_o);
  n3081_o <= gen6_n6_cnot1_j_n3078 (1);
  n3082_o <= gen6_n6_cnot1_j_n3078 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3083_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3084_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3085_o <= n3083_o & n3084_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3086 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3085_o,
    o => gen6_n7_cnot1_j_o);
  n3089_o <= gen6_n7_cnot1_j_n3086 (1);
  n3090_o <= gen6_n7_cnot1_j_n3086 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3091_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3092_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3093_o <= n3091_o & n3092_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3094 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3093_o,
    o => gen6_n8_cnot1_j_o);
  n3097_o <= gen6_n8_cnot1_j_n3094 (1);
  n3098_o <= gen6_n8_cnot1_j_n3094 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3099_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3100_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3102 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3101_o,
    o => gen6_n9_cnot1_j_o);
  n3105_o <= gen6_n9_cnot1_j_n3102 (1);
  n3106_o <= gen6_n9_cnot1_j_n3102 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3107_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3108_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3109_o <= n3107_o & n3108_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3110 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3109_o,
    o => gen6_n10_cnot1_j_o);
  n3113_o <= gen6_n10_cnot1_j_n3110 (1);
  n3114_o <= gen6_n10_cnot1_j_n3110 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3115_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3116_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3117_o <= n3115_o & n3116_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3118 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3117_o,
    o => gen6_n11_cnot1_j_o);
  n3121_o <= gen6_n11_cnot1_j_n3118 (1);
  n3122_o <= gen6_n11_cnot1_j_n3118 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3123_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3124_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3125_o <= n3123_o & n3124_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3126 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3125_o,
    o => gen6_n12_cnot1_j_o);
  n3129_o <= gen6_n12_cnot1_j_n3126 (1);
  n3130_o <= gen6_n12_cnot1_j_n3126 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3131_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3132_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3134 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3133_o,
    o => gen6_n13_cnot1_j_o);
  n3137_o <= gen6_n13_cnot1_j_n3134 (1);
  n3138_o <= gen6_n13_cnot1_j_n3134 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3139_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3140_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3141_o <= n3139_o & n3140_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3142 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3141_o,
    o => gen6_n14_cnot1_j_o);
  n3145_o <= gen6_n14_cnot1_j_n3142 (1);
  n3146_o <= gen6_n14_cnot1_j_n3142 (0);
  n3147_o <= n2495_o & n2487_o & n2479_o & n2471_o & n2463_o & n2455_o & n2447_o & n2439_o & n2431_o & n2423_o & n2415_o & n2407_o & n2399_o & n2391_o & n2497_o;
  n3148_o <= n2496_o & n2488_o & n2480_o & n2472_o & n2464_o & n2456_o & n2448_o & n2440_o & n2432_o & n2424_o & n2416_o & n2408_o & n2400_o & n2392_o & n2498_o;
  n3149_o <= n2500_o & n2507_o & n2515_o & n2523_o & n2531_o & n2539_o & n2547_o & n2555_o & n2563_o & n2571_o & n2579_o & n2587_o & n2595_o & n2603_o & n2499_o;
  n3150_o <= n2508_o & n2516_o & n2524_o & n2532_o & n2540_o & n2548_o & n2556_o & n2564_o & n2572_o & n2580_o & n2588_o & n2596_o & n2604_o & n2605_o;
  n3151_o <= n2760_o & n2749_o & n2738_o & n2727_o & n2716_o & n2705_o & n2694_o & n2683_o & n2672_o & n2661_o & n2650_o & n2639_o & n2628_o & n2617_o & n2606_o;
  n3152_o <= n2761_o & n2759_o & n2748_o & n2737_o & n2726_o & n2715_o & n2704_o & n2693_o & n2682_o & n2671_o & n2660_o & n2649_o & n2638_o & n2627_o & n2616_o;
  n3153_o <= n2762_o & n2758_o & n2747_o & n2736_o & n2725_o & n2714_o & n2703_o & n2692_o & n2681_o & n2670_o & n2659_o & n2648_o & n2637_o & n2626_o & n2615_o;
  n3154_o <= n2769_o & n2779_o & n2790_o & n2801_o & n2812_o & n2823_o & n2834_o & n2845_o & n2856_o & n2867_o & n2878_o & n2889_o & n2900_o & n2911_o & n2922_o;
  n3155_o <= n2781_o & n2792_o & n2803_o & n2814_o & n2825_o & n2836_o & n2847_o & n2858_o & n2869_o & n2880_o & n2891_o & n2902_o & n2913_o & n2924_o & n2925_o;
  n3156_o <= n2770_o & n2780_o & n2791_o & n2802_o & n2813_o & n2824_o & n2835_o & n2846_o & n2857_o & n2868_o & n2879_o & n2890_o & n2901_o & n2912_o & n2923_o;
  n3157_o <= n3030_o & n3022_o & n3014_o & n3006_o & n2998_o & n2990_o & n2982_o & n2974_o & n2966_o & n2958_o & n2950_o & n2942_o & n2934_o & n2926_o;
  n3158_o <= n3032_o & n3029_o & n3021_o & n3013_o & n3005_o & n2997_o & n2989_o & n2981_o & n2973_o & n2965_o & n2957_o & n2949_o & n2941_o & n2933_o & n3031_o;
  n3159_o <= n3145_o & n3137_o & n3129_o & n3121_o & n3113_o & n3105_o & n3097_o & n3089_o & n3081_o & n3073_o & n3065_o & n3057_o & n3049_o & n3041_o & n3033_o;
  n3160_o <= n3146_o & n3138_o & n3130_o & n3122_o & n3114_o & n3106_o & n3098_o & n3090_o & n3082_o & n3074_o & n3066_o & n3058_o & n3050_o & n3042_o & n3034_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2371 : std_logic;
  signal cnotr_n2372 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2377 : std_logic_vector (16 downto 0);
  signal add_n2378 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2371;
  a_out <= add_n2377;
  s <= add_n2378;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2372; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2371 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2372 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2377 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2378 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic_vector (1 downto 0);
  signal cnota_n1620 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal cnotb_n1627 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1635 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1646 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1656 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (1 downto 0);
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1668 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1678 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1690 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1700 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic_vector (1 downto 0);
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1712 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1722 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic_vector (1 downto 0);
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1734 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1744 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic_vector (1 downto 0);
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1756 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1766 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic_vector (1 downto 0);
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1778 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1788 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (1 downto 0);
  signal n1798_o : std_logic;
  signal n1799_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1800 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1810 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1822 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1832 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic_vector (1 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1844 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1854 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic_vector (1 downto 0);
  signal n1864_o : std_logic;
  signal n1865_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1866 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1876 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic_vector (1 downto 0);
  signal n1886_o : std_logic;
  signal n1887_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1888 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1898 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1910 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1920 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic_vector (1 downto 0);
  signal n1930_o : std_logic;
  signal n1931_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1932 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1942 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (1 downto 0);
  signal n1952_o : std_logic;
  signal n1953_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1954 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1964 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic_vector (1 downto 0);
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1976 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1986 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1998 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2008 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (1 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2020 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2030 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (1 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2042 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2052 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (1 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2064 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2074 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic_vector (1 downto 0);
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2086 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2096 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (1 downto 0);
  signal n2106_o : std_logic;
  signal n2107_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2108 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2118 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (1 downto 0);
  signal n2128_o : std_logic;
  signal n2129_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2130 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2140 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2152 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2162 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic_vector (1 downto 0);
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2174 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2184 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (1 downto 0);
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2196 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2206 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic_vector (1 downto 0);
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2218 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2228 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (1 downto 0);
  signal n2238_o : std_logic;
  signal n2239_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2240 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2250 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (1 downto 0);
  signal n2260_o : std_logic;
  signal n2261_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2262 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2272 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (1 downto 0);
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2284 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2294 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2304 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic_vector (1 downto 0);
  signal cnotea_n2311 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (16 downto 0);
  signal n2317_o : std_logic_vector (16 downto 0);
  signal n2318_o : std_logic_vector (16 downto 0);
  signal n2319_o : std_logic_vector (15 downto 0);
  signal n2320_o : std_logic_vector (15 downto 0);
  signal n2321_o : std_logic_vector (15 downto 0);
  signal n2322_o : std_logic_vector (15 downto 0);
  signal n2323_o : std_logic_vector (3 downto 0);
  signal n2324_o : std_logic_vector (3 downto 0);
  signal n2325_o : std_logic_vector (3 downto 0);
  signal n2326_o : std_logic_vector (3 downto 0);
  signal n2327_o : std_logic_vector (3 downto 0);
  signal n2328_o : std_logic_vector (3 downto 0);
  signal n2329_o : std_logic_vector (3 downto 0);
  signal n2330_o : std_logic_vector (3 downto 0);
  signal n2331_o : std_logic_vector (3 downto 0);
  signal n2332_o : std_logic_vector (3 downto 0);
  signal n2333_o : std_logic_vector (3 downto 0);
  signal n2334_o : std_logic_vector (3 downto 0);
  signal n2335_o : std_logic_vector (3 downto 0);
  signal n2336_o : std_logic_vector (3 downto 0);
  signal n2337_o : std_logic_vector (3 downto 0);
  signal n2338_o : std_logic_vector (3 downto 0);
  signal n2339_o : std_logic_vector (3 downto 0);
  signal n2340_o : std_logic_vector (3 downto 0);
  signal n2341_o : std_logic_vector (3 downto 0);
  signal n2342_o : std_logic_vector (3 downto 0);
  signal n2343_o : std_logic_vector (3 downto 0);
  signal n2344_o : std_logic_vector (3 downto 0);
  signal n2345_o : std_logic_vector (3 downto 0);
  signal n2346_o : std_logic_vector (3 downto 0);
  signal n2347_o : std_logic_vector (3 downto 0);
  signal n2348_o : std_logic_vector (3 downto 0);
  signal n2349_o : std_logic_vector (3 downto 0);
  signal n2350_o : std_logic_vector (3 downto 0);
  signal n2351_o : std_logic_vector (3 downto 0);
  signal n2352_o : std_logic_vector (3 downto 0);
  signal n2353_o : std_logic_vector (3 downto 0);
  signal n2354_o : std_logic_vector (3 downto 0);
  signal n2355_o : std_logic_vector (3 downto 0);
  signal n2356_o : std_logic_vector (3 downto 0);
  signal n2357_o : std_logic_vector (3 downto 0);
  signal n2358_o : std_logic_vector (3 downto 0);
  signal n2359_o : std_logic_vector (3 downto 0);
  signal n2360_o : std_logic_vector (3 downto 0);
  signal n2361_o : std_logic_vector (3 downto 0);
  signal n2362_o : std_logic_vector (3 downto 0);
  signal n2363_o : std_logic_vector (3 downto 0);
  signal n2364_o : std_logic_vector (3 downto 0);
  signal n2365_o : std_logic_vector (3 downto 0);
  signal n2366_o : std_logic_vector (3 downto 0);
  signal n2367_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2316_o;
  b_out <= n2317_o;
  s <= n2318_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2319_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2320_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2321_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2322_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1623_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1630_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1624_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2308_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1617_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1618_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1619_o <= n1617_o & n1618_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1620 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1619_o,
    o => cnota_o);
  n1623_o <= cnota_n1620 (1);
  n1624_o <= cnota_n1620 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1625_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1626_o <= n1625_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1627 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1626_o,
    o => cnotb_o);
  n1630_o <= cnotb_n1627 (1);
  n1631_o <= cnotb_n1627 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1632_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1633_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1635 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1634_o,
    o => ccnotc_o);
  n1638_o <= ccnotc_n1635 (2);
  n1639_o <= ccnotc_n1635 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1640_o <= ccnotc_n1635 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2323_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2324_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2325_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1641_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1642_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1644_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1646 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1645_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1649_o <= gen1_n1_ccnot1_n1646 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1650_o <= gen1_n1_ccnot1_n1646 (1);
  n1651_o <= gen1_n1_ccnot1_n1646 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1652_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1653_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1654_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1655_o <= n1653_o & n1654_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1656 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1655_o,
    o => gen1_n1_cnot1_o);
  n1659_o <= gen1_n1_cnot1_n1656 (1);
  n1660_o <= gen1_n1_cnot1_n1656 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1661_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1662_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1663_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1664_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1665_o <= n1663_o & n1664_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1666_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1668 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1667_o,
    o => gen1_n1_ccnot2_o);
  n1671_o <= gen1_n1_ccnot2_n1668 (2);
  n1672_o <= gen1_n1_ccnot2_n1668 (1);
  n1673_o <= gen1_n1_ccnot2_n1668 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1674_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1675_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1676_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1677_o <= n1675_o & n1676_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1678 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1677_o,
    o => gen1_n1_cnot2_o);
  n1681_o <= gen1_n1_cnot2_n1678 (1);
  n1682_o <= gen1_n1_cnot2_n1678 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1683_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1684_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2326_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2327_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2328_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1685_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1686_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1688_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1690 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1689_o,
    o => gen1_n2_ccnot1_o);
  n1693_o <= gen1_n2_ccnot1_n1690 (2);
  n1694_o <= gen1_n2_ccnot1_n1690 (1);
  n1695_o <= gen1_n2_ccnot1_n1690 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1696_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1697_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1698_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1699_o <= n1697_o & n1698_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1700 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1699_o,
    o => gen1_n2_cnot1_o);
  n1703_o <= gen1_n2_cnot1_n1700 (1);
  n1704_o <= gen1_n2_cnot1_n1700 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1705_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1706_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1707_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1708_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1709_o <= n1707_o & n1708_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1710_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1712 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1711_o,
    o => gen1_n2_ccnot2_o);
  n1715_o <= gen1_n2_ccnot2_n1712 (2);
  n1716_o <= gen1_n2_ccnot2_n1712 (1);
  n1717_o <= gen1_n2_ccnot2_n1712 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1718_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1719_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1720_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1721_o <= n1719_o & n1720_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1722 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1721_o,
    o => gen1_n2_cnot2_o);
  n1725_o <= gen1_n2_cnot2_n1722 (1);
  n1726_o <= gen1_n2_cnot2_n1722 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1727_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1728_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2329_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2330_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2331_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1729_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1730_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1731_o <= n1729_o & n1730_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1732_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1734 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1733_o,
    o => gen1_n3_ccnot1_o);
  n1737_o <= gen1_n3_ccnot1_n1734 (2);
  n1738_o <= gen1_n3_ccnot1_n1734 (1);
  n1739_o <= gen1_n3_ccnot1_n1734 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1740_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1741_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1742_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1744 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1743_o,
    o => gen1_n3_cnot1_o);
  n1747_o <= gen1_n3_cnot1_n1744 (1);
  n1748_o <= gen1_n3_cnot1_n1744 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1749_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1750_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1751_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1752_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1753_o <= n1751_o & n1752_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1754_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1756 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1755_o,
    o => gen1_n3_ccnot2_o);
  n1759_o <= gen1_n3_ccnot2_n1756 (2);
  n1760_o <= gen1_n3_ccnot2_n1756 (1);
  n1761_o <= gen1_n3_ccnot2_n1756 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1762_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1763_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1764_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1766 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1765_o,
    o => gen1_n3_cnot2_o);
  n1769_o <= gen1_n3_cnot2_n1766 (1);
  n1770_o <= gen1_n3_cnot2_n1766 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1771_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1772_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2332_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2333_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2334_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1773_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1774_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1775_o <= n1773_o & n1774_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1776_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1778 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1777_o,
    o => gen1_n4_ccnot1_o);
  n1781_o <= gen1_n4_ccnot1_n1778 (2);
  n1782_o <= gen1_n4_ccnot1_n1778 (1);
  n1783_o <= gen1_n4_ccnot1_n1778 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1784_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1785_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1786_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1788 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1787_o,
    o => gen1_n4_cnot1_o);
  n1791_o <= gen1_n4_cnot1_n1788 (1);
  n1792_o <= gen1_n4_cnot1_n1788 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1793_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1794_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1795_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1796_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1798_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1799_o <= n1797_o & n1798_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1800 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1799_o,
    o => gen1_n4_ccnot2_o);
  n1803_o <= gen1_n4_ccnot2_n1800 (2);
  n1804_o <= gen1_n4_ccnot2_n1800 (1);
  n1805_o <= gen1_n4_ccnot2_n1800 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1806_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1807_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1808_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1810 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1809_o,
    o => gen1_n4_cnot2_o);
  n1813_o <= gen1_n4_cnot2_n1810 (1);
  n1814_o <= gen1_n4_cnot2_n1810 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1815_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1816_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2335_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2336_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2337_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1817_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1818_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1820_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1822 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1821_o,
    o => gen1_n5_ccnot1_o);
  n1825_o <= gen1_n5_ccnot1_n1822 (2);
  n1826_o <= gen1_n5_ccnot1_n1822 (1);
  n1827_o <= gen1_n5_ccnot1_n1822 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1828_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1829_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1830_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1831_o <= n1829_o & n1830_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1832 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1831_o,
    o => gen1_n5_cnot1_o);
  n1835_o <= gen1_n5_cnot1_n1832 (1);
  n1836_o <= gen1_n5_cnot1_n1832 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1837_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1838_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1839_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1840_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1841_o <= n1839_o & n1840_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1842_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1844 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1843_o,
    o => gen1_n5_ccnot2_o);
  n1847_o <= gen1_n5_ccnot2_n1844 (2);
  n1848_o <= gen1_n5_ccnot2_n1844 (1);
  n1849_o <= gen1_n5_ccnot2_n1844 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1850_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1851_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1852_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1853_o <= n1851_o & n1852_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1854 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1853_o,
    o => gen1_n5_cnot2_o);
  n1857_o <= gen1_n5_cnot2_n1854 (1);
  n1858_o <= gen1_n5_cnot2_n1854 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1859_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1860_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2338_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2339_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2340_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1861_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1862_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1863_o <= n1861_o & n1862_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1864_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1865_o <= n1863_o & n1864_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1866 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1865_o,
    o => gen1_n6_ccnot1_o);
  n1869_o <= gen1_n6_ccnot1_n1866 (2);
  n1870_o <= gen1_n6_ccnot1_n1866 (1);
  n1871_o <= gen1_n6_ccnot1_n1866 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1872_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1873_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1874_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1876 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1875_o,
    o => gen1_n6_cnot1_o);
  n1879_o <= gen1_n6_cnot1_n1876 (1);
  n1880_o <= gen1_n6_cnot1_n1876 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1881_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1882_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1883_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1884_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1885_o <= n1883_o & n1884_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1886_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1887_o <= n1885_o & n1886_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1888 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1887_o,
    o => gen1_n6_ccnot2_o);
  n1891_o <= gen1_n6_ccnot2_n1888 (2);
  n1892_o <= gen1_n6_ccnot2_n1888 (1);
  n1893_o <= gen1_n6_ccnot2_n1888 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1894_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1895_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1896_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1897_o <= n1895_o & n1896_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1898 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1897_o,
    o => gen1_n6_cnot2_o);
  n1901_o <= gen1_n6_cnot2_n1898 (1);
  n1902_o <= gen1_n6_cnot2_n1898 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1903_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1904_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2341_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2342_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2343_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1905_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1906_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1907_o <= n1905_o & n1906_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1908_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1910 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1909_o,
    o => gen1_n7_ccnot1_o);
  n1913_o <= gen1_n7_ccnot1_n1910 (2);
  n1914_o <= gen1_n7_ccnot1_n1910 (1);
  n1915_o <= gen1_n7_ccnot1_n1910 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1916_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1917_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1918_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1919_o <= n1917_o & n1918_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1920 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1919_o,
    o => gen1_n7_cnot1_o);
  n1923_o <= gen1_n7_cnot1_n1920 (1);
  n1924_o <= gen1_n7_cnot1_n1920 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1925_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1926_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1927_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1928_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1929_o <= n1927_o & n1928_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1930_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1931_o <= n1929_o & n1930_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1932 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1931_o,
    o => gen1_n7_ccnot2_o);
  n1935_o <= gen1_n7_ccnot2_n1932 (2);
  n1936_o <= gen1_n7_ccnot2_n1932 (1);
  n1937_o <= gen1_n7_ccnot2_n1932 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1938_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1939_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1940_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1941_o <= n1939_o & n1940_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1942 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1941_o,
    o => gen1_n7_cnot2_o);
  n1945_o <= gen1_n7_cnot2_n1942 (1);
  n1946_o <= gen1_n7_cnot2_n1942 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1947_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1948_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2344_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2345_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2346_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1949_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1950_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1952_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1953_o <= n1951_o & n1952_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1954 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1953_o,
    o => gen1_n8_ccnot1_o);
  n1957_o <= gen1_n8_ccnot1_n1954 (2);
  n1958_o <= gen1_n8_ccnot1_n1954 (1);
  n1959_o <= gen1_n8_ccnot1_n1954 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1960_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1961_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1962_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1963_o <= n1961_o & n1962_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1964 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1963_o,
    o => gen1_n8_cnot1_o);
  n1967_o <= gen1_n8_cnot1_n1964 (1);
  n1968_o <= gen1_n8_cnot1_n1964 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1969_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1970_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1971_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1972_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1973_o <= n1971_o & n1972_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1974_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1976 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1975_o,
    o => gen1_n8_ccnot2_o);
  n1979_o <= gen1_n8_ccnot2_n1976 (2);
  n1980_o <= gen1_n8_ccnot2_n1976 (1);
  n1981_o <= gen1_n8_ccnot2_n1976 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1982_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1983_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1984_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1985_o <= n1983_o & n1984_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1986 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1985_o,
    o => gen1_n8_cnot2_o);
  n1989_o <= gen1_n8_cnot2_n1986 (1);
  n1990_o <= gen1_n8_cnot2_n1986 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1991_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1992_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2347_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2348_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2349_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1993_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1994_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1995_o <= n1993_o & n1994_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1996_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1998 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1997_o,
    o => gen1_n9_ccnot1_o);
  n2001_o <= gen1_n9_ccnot1_n1998 (2);
  n2002_o <= gen1_n9_ccnot1_n1998 (1);
  n2003_o <= gen1_n9_ccnot1_n1998 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2004_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2005_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2006_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2008 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2007_o,
    o => gen1_n9_cnot1_o);
  n2011_o <= gen1_n9_cnot1_n2008 (1);
  n2012_o <= gen1_n9_cnot1_n2008 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2013_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2014_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2015_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2016_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2017_o <= n2015_o & n2016_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2018_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2019_o <= n2017_o & n2018_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2020 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2019_o,
    o => gen1_n9_ccnot2_o);
  n2023_o <= gen1_n9_ccnot2_n2020 (2);
  n2024_o <= gen1_n9_ccnot2_n2020 (1);
  n2025_o <= gen1_n9_ccnot2_n2020 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2026_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2027_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2028_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2029_o <= n2027_o & n2028_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2030 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2029_o,
    o => gen1_n9_cnot2_o);
  n2033_o <= gen1_n9_cnot2_n2030 (1);
  n2034_o <= gen1_n9_cnot2_n2030 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2035_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2036_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2350_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2351_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2352_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2037_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2038_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2040_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2041_o <= n2039_o & n2040_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2042 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2041_o,
    o => gen1_n10_ccnot1_o);
  n2045_o <= gen1_n10_ccnot1_n2042 (2);
  n2046_o <= gen1_n10_ccnot1_n2042 (1);
  n2047_o <= gen1_n10_ccnot1_n2042 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2048_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2049_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2050_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2051_o <= n2049_o & n2050_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2052 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2051_o,
    o => gen1_n10_cnot1_o);
  n2055_o <= gen1_n10_cnot1_n2052 (1);
  n2056_o <= gen1_n10_cnot1_n2052 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2057_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2058_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2059_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2060_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2062_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2064 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2063_o,
    o => gen1_n10_ccnot2_o);
  n2067_o <= gen1_n10_ccnot2_n2064 (2);
  n2068_o <= gen1_n10_ccnot2_n2064 (1);
  n2069_o <= gen1_n10_ccnot2_n2064 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2070_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2071_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2072_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2073_o <= n2071_o & n2072_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2074 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2073_o,
    o => gen1_n10_cnot2_o);
  n2077_o <= gen1_n10_cnot2_n2074 (1);
  n2078_o <= gen1_n10_cnot2_n2074 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2079_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2080_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2353_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2354_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2355_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2081_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2082_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2083_o <= n2081_o & n2082_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2084_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2086 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2085_o,
    o => gen1_n11_ccnot1_o);
  n2089_o <= gen1_n11_ccnot1_n2086 (2);
  n2090_o <= gen1_n11_ccnot1_n2086 (1);
  n2091_o <= gen1_n11_ccnot1_n2086 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2092_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2093_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2094_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2096 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2095_o,
    o => gen1_n11_cnot1_o);
  n2099_o <= gen1_n11_cnot1_n2096 (1);
  n2100_o <= gen1_n11_cnot1_n2096 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2101_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2102_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2103_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2104_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2106_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2107_o <= n2105_o & n2106_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2108 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2107_o,
    o => gen1_n11_ccnot2_o);
  n2111_o <= gen1_n11_ccnot2_n2108 (2);
  n2112_o <= gen1_n11_ccnot2_n2108 (1);
  n2113_o <= gen1_n11_ccnot2_n2108 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2114_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2115_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2116_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2117_o <= n2115_o & n2116_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2118 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2117_o,
    o => gen1_n11_cnot2_o);
  n2121_o <= gen1_n11_cnot2_n2118 (1);
  n2122_o <= gen1_n11_cnot2_n2118 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2123_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2124_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2356_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2357_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2358_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2125_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2126_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2128_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2129_o <= n2127_o & n2128_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2130 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2129_o,
    o => gen1_n12_ccnot1_o);
  n2133_o <= gen1_n12_ccnot1_n2130 (2);
  n2134_o <= gen1_n12_ccnot1_n2130 (1);
  n2135_o <= gen1_n12_ccnot1_n2130 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2136_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2137_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2138_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2139_o <= n2137_o & n2138_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2140 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2139_o,
    o => gen1_n12_cnot1_o);
  n2143_o <= gen1_n12_cnot1_n2140 (1);
  n2144_o <= gen1_n12_cnot1_n2140 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2145_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2146_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2147_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2148_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2150_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2152 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2151_o,
    o => gen1_n12_ccnot2_o);
  n2155_o <= gen1_n12_ccnot2_n2152 (2);
  n2156_o <= gen1_n12_ccnot2_n2152 (1);
  n2157_o <= gen1_n12_ccnot2_n2152 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2158_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2159_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2160_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2161_o <= n2159_o & n2160_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2162 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2161_o,
    o => gen1_n12_cnot2_o);
  n2165_o <= gen1_n12_cnot2_n2162 (1);
  n2166_o <= gen1_n12_cnot2_n2162 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2167_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2168_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2359_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2360_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2361_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2169_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2170_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2171_o <= n2169_o & n2170_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2172_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2174 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2173_o,
    o => gen1_n13_ccnot1_o);
  n2177_o <= gen1_n13_ccnot1_n2174 (2);
  n2178_o <= gen1_n13_ccnot1_n2174 (1);
  n2179_o <= gen1_n13_ccnot1_n2174 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2180_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2181_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2182_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2183_o <= n2181_o & n2182_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2184 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2183_o,
    o => gen1_n13_cnot1_o);
  n2187_o <= gen1_n13_cnot1_n2184 (1);
  n2188_o <= gen1_n13_cnot1_n2184 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2189_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2190_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2191_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2192_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2194_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2196 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2195_o,
    o => gen1_n13_ccnot2_o);
  n2199_o <= gen1_n13_ccnot2_n2196 (2);
  n2200_o <= gen1_n13_ccnot2_n2196 (1);
  n2201_o <= gen1_n13_ccnot2_n2196 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2202_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2203_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2204_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2205_o <= n2203_o & n2204_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2206 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2205_o,
    o => gen1_n13_cnot2_o);
  n2209_o <= gen1_n13_cnot2_n2206 (1);
  n2210_o <= gen1_n13_cnot2_n2206 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2211_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2212_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2362_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2363_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2364_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2213_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2214_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2215_o <= n2213_o & n2214_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2216_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2217_o <= n2215_o & n2216_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2218 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2217_o,
    o => gen1_n14_ccnot1_o);
  n2221_o <= gen1_n14_ccnot1_n2218 (2);
  n2222_o <= gen1_n14_ccnot1_n2218 (1);
  n2223_o <= gen1_n14_ccnot1_n2218 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2224_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2225_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2226_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2227_o <= n2225_o & n2226_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2228 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2227_o,
    o => gen1_n14_cnot1_o);
  n2231_o <= gen1_n14_cnot1_n2228 (1);
  n2232_o <= gen1_n14_cnot1_n2228 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2233_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2234_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2235_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2236_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2238_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2239_o <= n2237_o & n2238_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2240 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2239_o,
    o => gen1_n14_ccnot2_o);
  n2243_o <= gen1_n14_ccnot2_n2240 (2);
  n2244_o <= gen1_n14_ccnot2_n2240 (1);
  n2245_o <= gen1_n14_ccnot2_n2240 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2246_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2247_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2248_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2249_o <= n2247_o & n2248_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2250 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2249_o,
    o => gen1_n14_cnot2_o);
  n2253_o <= gen1_n14_cnot2_n2250 (1);
  n2254_o <= gen1_n14_cnot2_n2250 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2255_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2256_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2365_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2366_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2367_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2257_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2258_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2260_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2261_o <= n2259_o & n2260_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2262 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2261_o,
    o => gen1_n15_ccnot1_o);
  n2265_o <= gen1_n15_ccnot1_n2262 (2);
  n2266_o <= gen1_n15_ccnot1_n2262 (1);
  n2267_o <= gen1_n15_ccnot1_n2262 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2268_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2269_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2270_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2271_o <= n2269_o & n2270_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2272 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2271_o,
    o => gen1_n15_cnot1_o);
  n2275_o <= gen1_n15_cnot1_n2272 (1);
  n2276_o <= gen1_n15_cnot1_n2272 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2277_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2278_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2279_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2280_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2282_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2284 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2283_o,
    o => gen1_n15_ccnot2_o);
  n2287_o <= gen1_n15_ccnot2_n2284 (2);
  n2288_o <= gen1_n15_ccnot2_n2284 (1);
  n2289_o <= gen1_n15_ccnot2_n2284 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2290_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2291_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2292_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2293_o <= n2291_o & n2292_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2294 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2293_o,
    o => gen1_n15_cnot2_o);
  n2297_o <= gen1_n15_cnot2_n2294 (1);
  n2298_o <= gen1_n15_cnot2_n2294 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2299_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2300_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2301_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2302_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2303_o <= n2301_o & n2302_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2304 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2303_o,
    o => cnoteb_o);
  n2307_o <= cnoteb_n2304 (1);
  n2308_o <= cnoteb_n2304 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2309_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2310_o <= n2309_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2311 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2310_o,
    o => cnotea_o);
  n2314_o <= cnotea_n2311 (1);
  n2315_o <= cnotea_n2311 (0);
  n2316_o <= n2314_o & a_s;
  n2317_o <= n2307_o & b_s;
  n2318_o <= n2315_o & s_s;
  n2319_o <= n2297_o & n2253_o & n2209_o & n2165_o & n2121_o & n2077_o & n2033_o & n1989_o & n1945_o & n1901_o & n1857_o & n1813_o & n1769_o & n1725_o & n1681_o & n1638_o;
  n2320_o <= n2299_o & n2255_o & n2211_o & n2167_o & n2123_o & n2079_o & n2035_o & n1991_o & n1947_o & n1903_o & n1859_o & n1815_o & n1771_o & n1727_o & n1683_o & n1639_o;
  n2321_o <= n2298_o & n2254_o & n2210_o & n2166_o & n2122_o & n2078_o & n2034_o & n1990_o & n1946_o & n1902_o & n1858_o & n1814_o & n1770_o & n1726_o & n1682_o & n1631_o;
  n2322_o <= n2300_o & n2256_o & n2212_o & n2168_o & n2124_o & n2080_o & n2036_o & n1992_o & n1948_o & n1904_o & n1860_o & n1816_o & n1772_o & n1728_o & n1684_o & n1640_o;
  n2323_o <= n1651_o & n1650_o & n1649_o & n1652_o;
  n2324_o <= n1662_o & n1660_o & n1659_o & n1661_o;
  n2325_o <= n1673_o & n1672_o & n1674_o & n1671_o;
  n2326_o <= n1695_o & n1694_o & n1693_o & n1696_o;
  n2327_o <= n1706_o & n1704_o & n1703_o & n1705_o;
  n2328_o <= n1717_o & n1716_o & n1718_o & n1715_o;
  n2329_o <= n1739_o & n1738_o & n1737_o & n1740_o;
  n2330_o <= n1750_o & n1748_o & n1747_o & n1749_o;
  n2331_o <= n1761_o & n1760_o & n1762_o & n1759_o;
  n2332_o <= n1783_o & n1782_o & n1781_o & n1784_o;
  n2333_o <= n1794_o & n1792_o & n1791_o & n1793_o;
  n2334_o <= n1805_o & n1804_o & n1806_o & n1803_o;
  n2335_o <= n1827_o & n1826_o & n1825_o & n1828_o;
  n2336_o <= n1838_o & n1836_o & n1835_o & n1837_o;
  n2337_o <= n1849_o & n1848_o & n1850_o & n1847_o;
  n2338_o <= n1871_o & n1870_o & n1869_o & n1872_o;
  n2339_o <= n1882_o & n1880_o & n1879_o & n1881_o;
  n2340_o <= n1893_o & n1892_o & n1894_o & n1891_o;
  n2341_o <= n1915_o & n1914_o & n1913_o & n1916_o;
  n2342_o <= n1926_o & n1924_o & n1923_o & n1925_o;
  n2343_o <= n1937_o & n1936_o & n1938_o & n1935_o;
  n2344_o <= n1959_o & n1958_o & n1957_o & n1960_o;
  n2345_o <= n1970_o & n1968_o & n1967_o & n1969_o;
  n2346_o <= n1981_o & n1980_o & n1982_o & n1979_o;
  n2347_o <= n2003_o & n2002_o & n2001_o & n2004_o;
  n2348_o <= n2014_o & n2012_o & n2011_o & n2013_o;
  n2349_o <= n2025_o & n2024_o & n2026_o & n2023_o;
  n2350_o <= n2047_o & n2046_o & n2045_o & n2048_o;
  n2351_o <= n2058_o & n2056_o & n2055_o & n2057_o;
  n2352_o <= n2069_o & n2068_o & n2070_o & n2067_o;
  n2353_o <= n2091_o & n2090_o & n2089_o & n2092_o;
  n2354_o <= n2102_o & n2100_o & n2099_o & n2101_o;
  n2355_o <= n2113_o & n2112_o & n2114_o & n2111_o;
  n2356_o <= n2135_o & n2134_o & n2133_o & n2136_o;
  n2357_o <= n2146_o & n2144_o & n2143_o & n2145_o;
  n2358_o <= n2157_o & n2156_o & n2158_o & n2155_o;
  n2359_o <= n2179_o & n2178_o & n2177_o & n2180_o;
  n2360_o <= n2190_o & n2188_o & n2187_o & n2189_o;
  n2361_o <= n2201_o & n2200_o & n2202_o & n2199_o;
  n2362_o <= n2223_o & n2222_o & n2221_o & n2224_o;
  n2363_o <= n2234_o & n2232_o & n2231_o & n2233_o;
  n2364_o <= n2245_o & n2244_o & n2246_o & n2243_o;
  n2365_o <= n2267_o & n2266_o & n2265_o & n2268_o;
  n2366_o <= n2278_o & n2276_o & n2275_o & n2277_o;
  n2367_o <= n2289_o & n2288_o & n2290_o & n2287_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_9 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_9;

architecture rtl of cordic_stage_16_9 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1509_o : std_logic_vector (16 downto 0);
  signal add1_n1510 : std_logic_vector (16 downto 0);
  signal add1_n1511 : std_logic_vector (16 downto 0);
  signal add1_n1512 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1519_o : std_logic;
  signal addsub_n1520 : std_logic;
  signal addsub_n1521 : std_logic_vector (16 downto 0);
  signal addsub_n1522 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1529_o : std_logic;
  signal cnotr1_n1530 : std_logic;
  signal cnotr1_n1531 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1536_o : std_logic;
  signal cnotr2_n1537 : std_logic;
  signal cnotr2_n1538 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1543_o : std_logic;
  signal n1544_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1545 : std_logic;
  signal gen0_cnotr3_n1546 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1551_o : std_logic_vector (6 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1554 : std_logic;
  signal gen0_cnotr4_n1555 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1560_o : std_logic_vector (6 downto 0);
  signal n1561_o : std_logic_vector (8 downto 0);
  signal n1562_o : std_logic_vector (15 downto 0);
  signal n1563_o : std_logic;
  signal gen0_cnotr5_n1564 : std_logic;
  signal gen0_cnotr5_n1565 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1570_o : std_logic_vector (6 downto 0);
  signal n1571_o : std_logic_vector (8 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic_vector (13 downto 0);
  signal n1574_o : std_logic_vector (14 downto 0);
  signal add2_n1575 : std_logic_vector (14 downto 0);
  signal add2_n1576 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal cnotr6_n1586 : std_logic;
  signal cnotr6_n1587 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1594 : std_logic;
  signal cnotr7_n1595 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1600_o : std_logic;
  signal alut1_n1601 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1604 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1607_o : std_logic_vector (26 downto 0);
  signal n1608_o : std_logic_vector (14 downto 0);
  signal n1609_o : std_logic_vector (16 downto 0);
  signal n1610_o : std_logic_vector (16 downto 0);
  signal n1611_o : std_logic_vector (16 downto 0);
  signal n1612_o : std_logic_vector (5 downto 0);
begin
  g <= n1607_o;
  a_out <= add2_n1576;
  c_out <= n1608_o;
  x_out <= add1_n1512;
  y_out <= addsub_n1522;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1510; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1609_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1610_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1531; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1511; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1538; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1611_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1612_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1601; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1587; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1575; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1604; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1555; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1574_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1509_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1510 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1511 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1512 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1509_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1519_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1520 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1521 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n1522 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1519_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1529_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1530 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1531 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1529_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1536_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1537 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1538 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1536_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1543_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1544_o <= w (26 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1545 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1546 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1543_o,
    i => n1544_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1551_o <= y (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1552_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1553_o <= y_4 (16 downto 8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1554 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1555 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1552_o,
    i => n1553_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1560_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1561_o <= y (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1563_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1564 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1565 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1563_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1570_o <= x_1 (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n1571_o <= x_1 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1572_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1573_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1575 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1576 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1581_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1582_o <= not n1581_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1583_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1584_o <= not n1583_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1585_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1586 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1587 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1585_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1592_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1593_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1594 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1595 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1592_o,
    i => n1593_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1600_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1601 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1604 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_9 port map (
    i => c_3,
    o => alut2_o);
  n1607_o <= n1571_o & addsub_n1521 & cnotr7_n1594;
  n1608_o <= cnotr7_n1595 & n1600_o;
  n1609_o <= gen0_cnotr5_n1565 & gen0_cnotr5_n1564 & n1570_o;
  n1610_o <= gen0_cnotr3_n1546 & gen0_cnotr3_n1545 & n1551_o;
  n1611_o <= gen0_cnotr4_n1554 & n1562_o;
  n1612_o <= n1584_o & addsub_n1520 & cnotr6_n1586 & n1582_o & cnotr2_n1537 & cnotr1_n1530;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_8 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_8;

architecture rtl of cordic_stage_16_8 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1399_o : std_logic_vector (16 downto 0);
  signal add1_n1400 : std_logic_vector (16 downto 0);
  signal add1_n1401 : std_logic_vector (16 downto 0);
  signal add1_n1402 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1409_o : std_logic;
  signal addsub_n1410 : std_logic;
  signal addsub_n1411 : std_logic_vector (16 downto 0);
  signal addsub_n1412 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1419_o : std_logic;
  signal cnotr1_n1420 : std_logic;
  signal cnotr1_n1421 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1426_o : std_logic;
  signal cnotr2_n1427 : std_logic;
  signal cnotr2_n1428 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1435 : std_logic;
  signal gen0_cnotr3_n1436 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1441_o : std_logic_vector (7 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1444 : std_logic;
  signal gen0_cnotr4_n1445 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1450_o : std_logic_vector (7 downto 0);
  signal n1451_o : std_logic_vector (7 downto 0);
  signal n1452_o : std_logic_vector (15 downto 0);
  signal n1453_o : std_logic;
  signal gen0_cnotr5_n1454 : std_logic;
  signal gen0_cnotr5_n1455 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1460_o : std_logic_vector (7 downto 0);
  signal n1461_o : std_logic_vector (7 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic_vector (13 downto 0);
  signal n1464_o : std_logic_vector (14 downto 0);
  signal add2_n1465 : std_logic_vector (14 downto 0);
  signal add2_n1466 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal cnotr6_n1476 : std_logic;
  signal cnotr6_n1477 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1484 : std_logic;
  signal cnotr7_n1485 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1490_o : std_logic;
  signal alut1_n1491 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1494 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1497_o : std_logic_vector (25 downto 0);
  signal n1498_o : std_logic_vector (14 downto 0);
  signal n1499_o : std_logic_vector (16 downto 0);
  signal n1500_o : std_logic_vector (16 downto 0);
  signal n1501_o : std_logic_vector (16 downto 0);
  signal n1502_o : std_logic_vector (5 downto 0);
begin
  g <= n1497_o;
  a_out <= add2_n1466;
  c_out <= n1498_o;
  x_out <= add1_n1402;
  y_out <= addsub_n1412;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1400; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1499_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1500_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1421; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1401; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1428; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1501_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1502_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1491; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1477; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1465; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1494; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1445; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1464_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1399_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1400 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1401 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1402 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1399_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1409_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1410 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1411 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n1412 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1409_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1419_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1420 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1421 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1419_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1426_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1427 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1428 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1426_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1433_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1434_o <= w (25 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1435 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1436 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1433_o,
    i => n1434_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1441_o <= y (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1442_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1443_o <= y_4 (16 downto 9);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1444 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1445 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1442_o,
    i => n1443_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1450_o <= y_4 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1451_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1452_o <= n1450_o & n1451_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1453_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1454 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1455 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1453_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1460_o <= x_1 (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n1461_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1462_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1463_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1464_o <= n1462_o & n1463_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1465 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1466 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1471_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1472_o <= not n1471_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1473_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1474_o <= not n1473_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1475_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1476 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1477 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1475_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1482_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1483_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1484 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1485 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1482_o,
    i => n1483_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1490_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1491 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1494 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_8 port map (
    i => c_3,
    o => alut2_o);
  n1497_o <= n1461_o & addsub_n1411 & cnotr7_n1484;
  n1498_o <= cnotr7_n1485 & n1490_o;
  n1499_o <= gen0_cnotr5_n1455 & gen0_cnotr5_n1454 & n1460_o;
  n1500_o <= gen0_cnotr3_n1436 & gen0_cnotr3_n1435 & n1441_o;
  n1501_o <= gen0_cnotr4_n1444 & n1452_o;
  n1502_o <= n1474_o & addsub_n1410 & cnotr6_n1476 & n1472_o & cnotr2_n1427 & cnotr1_n1420;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1289_o : std_logic_vector (16 downto 0);
  signal add1_n1290 : std_logic_vector (16 downto 0);
  signal add1_n1291 : std_logic_vector (16 downto 0);
  signal add1_n1292 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1299_o : std_logic;
  signal addsub_n1300 : std_logic;
  signal addsub_n1301 : std_logic_vector (16 downto 0);
  signal addsub_n1302 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1309_o : std_logic;
  signal cnotr1_n1310 : std_logic;
  signal cnotr1_n1311 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1316_o : std_logic;
  signal cnotr2_n1317 : std_logic;
  signal cnotr2_n1318 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1323_o : std_logic;
  signal n1324_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1325 : std_logic;
  signal gen0_cnotr3_n1326 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1331_o : std_logic_vector (8 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1334 : std_logic;
  signal gen0_cnotr4_n1335 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1340_o : std_logic_vector (8 downto 0);
  signal n1341_o : std_logic_vector (6 downto 0);
  signal n1342_o : std_logic_vector (15 downto 0);
  signal n1343_o : std_logic;
  signal gen0_cnotr5_n1344 : std_logic;
  signal gen0_cnotr5_n1345 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1350_o : std_logic_vector (8 downto 0);
  signal n1351_o : std_logic_vector (6 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (13 downto 0);
  signal n1354_o : std_logic_vector (14 downto 0);
  signal add2_n1355 : std_logic_vector (14 downto 0);
  signal add2_n1356 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal cnotr6_n1366 : std_logic;
  signal cnotr6_n1367 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1374 : std_logic;
  signal cnotr7_n1375 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1380_o : std_logic;
  signal alut1_n1381 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1384 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1387_o : std_logic_vector (24 downto 0);
  signal n1388_o : std_logic_vector (14 downto 0);
  signal n1389_o : std_logic_vector (16 downto 0);
  signal n1390_o : std_logic_vector (16 downto 0);
  signal n1391_o : std_logic_vector (16 downto 0);
  signal n1392_o : std_logic_vector (5 downto 0);
begin
  g <= n1387_o;
  a_out <= add2_n1356;
  c_out <= n1388_o;
  x_out <= add1_n1292;
  y_out <= addsub_n1302;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1290; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1389_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1390_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1311; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1291; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1318; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1391_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1392_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1381; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1367; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1355; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1384; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1335; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1354_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1289_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1290 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1291 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1292 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1289_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1299_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1300 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1301 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n1302 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1299_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1309_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1310 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1311 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1309_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1316_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1317 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1318 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1316_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1323_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1324_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1325 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1326 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1323_o,
    i => n1324_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1331_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1332_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1333_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1334 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1335 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1332_o,
    i => n1333_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1340_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1341_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1342_o <= n1340_o & n1341_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1343_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1344 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1345 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1343_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1350_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n1351_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1352_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1353_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1355 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1356 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1361_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1362_o <= not n1361_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1363_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1364_o <= not n1363_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1365_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1366 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1367 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1365_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1372_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1373_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1374 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1375 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1372_o,
    i => n1373_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1380_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1381 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1384 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1387_o <= n1351_o & addsub_n1301 & cnotr7_n1374;
  n1388_o <= cnotr7_n1375 & n1380_o;
  n1389_o <= gen0_cnotr5_n1345 & gen0_cnotr5_n1344 & n1350_o;
  n1390_o <= gen0_cnotr3_n1326 & gen0_cnotr3_n1325 & n1331_o;
  n1391_o <= gen0_cnotr4_n1334 & n1342_o;
  n1392_o <= n1364_o & addsub_n1300 & cnotr6_n1366 & n1362_o & cnotr2_n1317 & cnotr1_n1310;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1179_o : std_logic_vector (16 downto 0);
  signal add1_n1180 : std_logic_vector (16 downto 0);
  signal add1_n1181 : std_logic_vector (16 downto 0);
  signal add1_n1182 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1189_o : std_logic;
  signal addsub_n1190 : std_logic;
  signal addsub_n1191 : std_logic_vector (16 downto 0);
  signal addsub_n1192 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1199_o : std_logic;
  signal cnotr1_n1200 : std_logic;
  signal cnotr1_n1201 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1206_o : std_logic;
  signal cnotr2_n1207 : std_logic;
  signal cnotr2_n1208 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1215 : std_logic;
  signal gen0_cnotr3_n1216 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1221_o : std_logic_vector (9 downto 0);
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1224 : std_logic;
  signal gen0_cnotr4_n1225 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1230_o : std_logic_vector (9 downto 0);
  signal n1231_o : std_logic_vector (5 downto 0);
  signal n1232_o : std_logic_vector (15 downto 0);
  signal n1233_o : std_logic;
  signal gen0_cnotr5_n1234 : std_logic;
  signal gen0_cnotr5_n1235 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1240_o : std_logic_vector (9 downto 0);
  signal n1241_o : std_logic_vector (5 downto 0);
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (13 downto 0);
  signal n1244_o : std_logic_vector (14 downto 0);
  signal add2_n1245 : std_logic_vector (14 downto 0);
  signal add2_n1246 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal cnotr6_n1256 : std_logic;
  signal cnotr6_n1257 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1264 : std_logic;
  signal cnotr7_n1265 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1270_o : std_logic;
  signal alut1_n1271 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1274 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1277_o : std_logic_vector (23 downto 0);
  signal n1278_o : std_logic_vector (14 downto 0);
  signal n1279_o : std_logic_vector (16 downto 0);
  signal n1280_o : std_logic_vector (16 downto 0);
  signal n1281_o : std_logic_vector (16 downto 0);
  signal n1282_o : std_logic_vector (5 downto 0);
begin
  g <= n1277_o;
  a_out <= add2_n1246;
  c_out <= n1278_o;
  x_out <= add1_n1182;
  y_out <= addsub_n1192;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1180; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1279_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1280_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1201; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1181; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1208; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1281_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1282_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1271; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1257; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1245; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1274; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1225; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1244_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1179_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1180 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1181 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1182 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1179_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1189_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1190 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1191 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n1192 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1189_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1199_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1200 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1201 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1199_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1206_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1207 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1208 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1206_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1213_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1214_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1215 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1216 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1213_o,
    i => n1214_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1221_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1222_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1223_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1224 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1225 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1222_o,
    i => n1223_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1230_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1231_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1232_o <= n1230_o & n1231_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1233_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1234 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1235 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1233_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1240_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n1241_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1242_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1243_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1244_o <= n1242_o & n1243_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1245 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1246 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1251_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1252_o <= not n1251_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1253_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1254_o <= not n1253_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1255_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1256 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1257 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1255_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1262_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1263_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1264 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1265 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1262_o,
    i => n1263_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1270_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1271 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1274 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1277_o <= n1241_o & addsub_n1191 & cnotr7_n1264;
  n1278_o <= cnotr7_n1265 & n1270_o;
  n1279_o <= gen0_cnotr5_n1235 & gen0_cnotr5_n1234 & n1240_o;
  n1280_o <= gen0_cnotr3_n1216 & gen0_cnotr3_n1215 & n1221_o;
  n1281_o <= gen0_cnotr4_n1224 & n1232_o;
  n1282_o <= n1254_o & addsub_n1190 & cnotr6_n1256 & n1252_o & cnotr2_n1207 & cnotr1_n1200;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1069_o : std_logic_vector (16 downto 0);
  signal add1_n1070 : std_logic_vector (16 downto 0);
  signal add1_n1071 : std_logic_vector (16 downto 0);
  signal add1_n1072 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1079_o : std_logic;
  signal addsub_n1080 : std_logic;
  signal addsub_n1081 : std_logic_vector (16 downto 0);
  signal addsub_n1082 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1089_o : std_logic;
  signal cnotr1_n1090 : std_logic;
  signal cnotr1_n1091 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1096_o : std_logic;
  signal cnotr2_n1097 : std_logic;
  signal cnotr2_n1098 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1105 : std_logic;
  signal gen0_cnotr3_n1106 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1111_o : std_logic_vector (10 downto 0);
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1114 : std_logic;
  signal gen0_cnotr4_n1115 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1120_o : std_logic_vector (10 downto 0);
  signal n1121_o : std_logic_vector (4 downto 0);
  signal n1122_o : std_logic_vector (15 downto 0);
  signal n1123_o : std_logic;
  signal gen0_cnotr5_n1124 : std_logic;
  signal gen0_cnotr5_n1125 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1130_o : std_logic_vector (10 downto 0);
  signal n1131_o : std_logic_vector (4 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic_vector (13 downto 0);
  signal n1134_o : std_logic_vector (14 downto 0);
  signal add2_n1135 : std_logic_vector (14 downto 0);
  signal add2_n1136 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal cnotr6_n1146 : std_logic;
  signal cnotr6_n1147 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1154 : std_logic;
  signal cnotr7_n1155 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1160_o : std_logic;
  signal alut1_n1161 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1164 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1167_o : std_logic_vector (22 downto 0);
  signal n1168_o : std_logic_vector (14 downto 0);
  signal n1169_o : std_logic_vector (16 downto 0);
  signal n1170_o : std_logic_vector (16 downto 0);
  signal n1171_o : std_logic_vector (16 downto 0);
  signal n1172_o : std_logic_vector (5 downto 0);
begin
  g <= n1167_o;
  a_out <= add2_n1136;
  c_out <= n1168_o;
  x_out <= add1_n1072;
  y_out <= addsub_n1082;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1070; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1169_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1170_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1091; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1071; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1098; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1171_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1172_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1161; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1147; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1135; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1164; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1115; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1134_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1069_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1070 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1071 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1072 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1069_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1079_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1080 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1081 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n1082 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1079_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1089_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1090 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1091 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1089_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1096_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1097 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1098 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1096_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1103_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1104_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1105 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1106 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1103_o,
    i => n1104_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1111_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1112_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1113_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1114 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1115 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1112_o,
    i => n1113_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1120_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1121_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1122_o <= n1120_o & n1121_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1123_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1124 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1125 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1123_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1130_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n1131_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1132_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1133_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1134_o <= n1132_o & n1133_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1135 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1136 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1141_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1142_o <= not n1141_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1143_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1144_o <= not n1143_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1145_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1146 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1147 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1145_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1152_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1153_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1154 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1155 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1152_o,
    i => n1153_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1160_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1161 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1164 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1167_o <= n1131_o & addsub_n1081 & cnotr7_n1154;
  n1168_o <= cnotr7_n1155 & n1160_o;
  n1169_o <= gen0_cnotr5_n1125 & gen0_cnotr5_n1124 & n1130_o;
  n1170_o <= gen0_cnotr3_n1106 & gen0_cnotr3_n1105 & n1111_o;
  n1171_o <= gen0_cnotr4_n1114 & n1122_o;
  n1172_o <= n1144_o & addsub_n1080 & cnotr6_n1146 & n1142_o & cnotr2_n1097 & cnotr1_n1090;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n959_o : std_logic_vector (16 downto 0);
  signal add1_n960 : std_logic_vector (16 downto 0);
  signal add1_n961 : std_logic_vector (16 downto 0);
  signal add1_n962 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n969_o : std_logic;
  signal addsub_n970 : std_logic;
  signal addsub_n971 : std_logic_vector (16 downto 0);
  signal addsub_n972 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n979_o : std_logic;
  signal cnotr1_n980 : std_logic;
  signal cnotr1_n981 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n986_o : std_logic;
  signal cnotr2_n987 : std_logic;
  signal cnotr2_n988 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n995 : std_logic;
  signal gen0_cnotr3_n996 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n1001_o : std_logic_vector (11 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n1004 : std_logic;
  signal gen0_cnotr4_n1005 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n1010_o : std_logic_vector (11 downto 0);
  signal n1011_o : std_logic_vector (3 downto 0);
  signal n1012_o : std_logic_vector (15 downto 0);
  signal n1013_o : std_logic;
  signal gen0_cnotr5_n1014 : std_logic;
  signal gen0_cnotr5_n1015 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n1020_o : std_logic_vector (11 downto 0);
  signal n1021_o : std_logic_vector (3 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (13 downto 0);
  signal n1024_o : std_logic_vector (14 downto 0);
  signal add2_n1025 : std_logic_vector (14 downto 0);
  signal add2_n1026 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal cnotr6_n1036 : std_logic;
  signal cnotr6_n1037 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1044 : std_logic;
  signal cnotr7_n1045 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1050_o : std_logic;
  signal alut1_n1051 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1054 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1057_o : std_logic_vector (21 downto 0);
  signal n1058_o : std_logic_vector (14 downto 0);
  signal n1059_o : std_logic_vector (16 downto 0);
  signal n1060_o : std_logic_vector (16 downto 0);
  signal n1061_o : std_logic_vector (16 downto 0);
  signal n1062_o : std_logic_vector (5 downto 0);
begin
  g <= n1057_o;
  a_out <= add2_n1026;
  c_out <= n1058_o;
  x_out <= add1_n962;
  y_out <= addsub_n972;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n960; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1059_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1060_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n981; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n961; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n988; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1061_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1062_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1051; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1037; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1025; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1054; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1005; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1024_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n959_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n960 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n961 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n962 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n959_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n969_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n970 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n971 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n972 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n969_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n979_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n980 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n981 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n979_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n986_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n987 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n988 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n986_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n993_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n994_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n995 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n996 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n993_o,
    i => n994_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1001_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1002_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1003_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1004 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1005 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n1002_o,
    i => n1003_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1010_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1011_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1012_o <= n1010_o & n1011_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1013_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1014 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1015 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n1013_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1020_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n1021_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1022_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1023_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1024_o <= n1022_o & n1023_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1025 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1026 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1031_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1032_o <= not n1031_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1033_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1034_o <= not n1033_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1035_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1036 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1037 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1035_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1042_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1043_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1044 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1045 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1042_o,
    i => n1043_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1050_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1051 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1054 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1057_o <= n1021_o & addsub_n971 & cnotr7_n1044;
  n1058_o <= cnotr7_n1045 & n1050_o;
  n1059_o <= gen0_cnotr5_n1015 & gen0_cnotr5_n1014 & n1020_o;
  n1060_o <= gen0_cnotr3_n996 & gen0_cnotr3_n995 & n1001_o;
  n1061_o <= gen0_cnotr4_n1004 & n1012_o;
  n1062_o <= n1034_o & addsub_n970 & cnotr6_n1036 & n1032_o & cnotr2_n987 & cnotr1_n980;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n849_o : std_logic_vector (16 downto 0);
  signal add1_n850 : std_logic_vector (16 downto 0);
  signal add1_n851 : std_logic_vector (16 downto 0);
  signal add1_n852 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n859_o : std_logic;
  signal addsub_n860 : std_logic;
  signal addsub_n861 : std_logic_vector (16 downto 0);
  signal addsub_n862 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n869_o : std_logic;
  signal cnotr1_n870 : std_logic;
  signal cnotr1_n871 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n876_o : std_logic;
  signal cnotr2_n877 : std_logic;
  signal cnotr2_n878 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n885 : std_logic;
  signal gen0_cnotr3_n886 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n891_o : std_logic_vector (12 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n894 : std_logic;
  signal gen0_cnotr4_n895 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n900_o : std_logic_vector (12 downto 0);
  signal n901_o : std_logic_vector (2 downto 0);
  signal n902_o : std_logic_vector (15 downto 0);
  signal n903_o : std_logic;
  signal gen0_cnotr5_n904 : std_logic;
  signal gen0_cnotr5_n905 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n910_o : std_logic_vector (12 downto 0);
  signal n911_o : std_logic_vector (2 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (13 downto 0);
  signal n914_o : std_logic_vector (14 downto 0);
  signal add2_n915 : std_logic_vector (14 downto 0);
  signal add2_n916 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal cnotr6_n926 : std_logic;
  signal cnotr6_n927 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (13 downto 0);
  signal cnotr7_n934 : std_logic;
  signal cnotr7_n935 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n940_o : std_logic;
  signal alut1_n941 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n944 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n947_o : std_logic_vector (20 downto 0);
  signal n948_o : std_logic_vector (14 downto 0);
  signal n949_o : std_logic_vector (16 downto 0);
  signal n950_o : std_logic_vector (16 downto 0);
  signal n951_o : std_logic_vector (16 downto 0);
  signal n952_o : std_logic_vector (5 downto 0);
begin
  g <= n947_o;
  a_out <= add2_n916;
  c_out <= n948_o;
  x_out <= add1_n852;
  y_out <= addsub_n862;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n850; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n949_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n950_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n871; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n851; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n878; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n951_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n952_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n941; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n927; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n915; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n944; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n895; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n914_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n849_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n850 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n851 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n852 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n849_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n859_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n860 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n861 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n862 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n859_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n869_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n870 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n871 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n869_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n876_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n877 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n878 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n876_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n883_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n884_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n885 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n886 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n883_o,
    i => n884_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n891_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n892_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n893_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n894 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n895 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n892_o,
    i => n893_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n900_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n901_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n902_o <= n900_o & n901_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n903_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n904 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n905 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n903_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n910_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n911_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n912_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n913_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n914_o <= n912_o & n913_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n915 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n916 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n921_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n922_o <= not n921_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n923_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n924_o <= not n923_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n925_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n926 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n927 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n925_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n932_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n933_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n934 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n935 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n932_o,
    i => n933_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n940_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n941 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n944 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n947_o <= n911_o & addsub_n861 & cnotr7_n934;
  n948_o <= cnotr7_n935 & n940_o;
  n949_o <= gen0_cnotr5_n905 & gen0_cnotr5_n904 & n910_o;
  n950_o <= gen0_cnotr3_n886 & gen0_cnotr3_n885 & n891_o;
  n951_o <= gen0_cnotr4_n894 & n902_o;
  n952_o <= n924_o & addsub_n860 & cnotr6_n926 & n922_o & cnotr2_n877 & cnotr1_n870;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n739_o : std_logic_vector (16 downto 0);
  signal add1_n740 : std_logic_vector (16 downto 0);
  signal add1_n741 : std_logic_vector (16 downto 0);
  signal add1_n742 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n749_o : std_logic;
  signal addsub_n750 : std_logic;
  signal addsub_n751 : std_logic_vector (16 downto 0);
  signal addsub_n752 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n759_o : std_logic;
  signal cnotr1_n760 : std_logic;
  signal cnotr1_n761 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n766_o : std_logic;
  signal cnotr2_n767 : std_logic;
  signal cnotr2_n768 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n773_o : std_logic;
  signal n774_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n775 : std_logic;
  signal gen0_cnotr3_n776 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n781_o : std_logic_vector (13 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n784 : std_logic;
  signal gen0_cnotr4_n785 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n790_o : std_logic_vector (13 downto 0);
  signal n791_o : std_logic_vector (1 downto 0);
  signal n792_o : std_logic_vector (15 downto 0);
  signal n793_o : std_logic;
  signal gen0_cnotr5_n794 : std_logic;
  signal gen0_cnotr5_n795 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n800_o : std_logic_vector (13 downto 0);
  signal n801_o : std_logic_vector (1 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (13 downto 0);
  signal n804_o : std_logic_vector (14 downto 0);
  signal add2_n805 : std_logic_vector (14 downto 0);
  signal add2_n806 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal cnotr6_n816 : std_logic;
  signal cnotr6_n817 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (13 downto 0);
  signal cnotr7_n824 : std_logic;
  signal cnotr7_n825 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n830_o : std_logic;
  signal alut1_n831 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n834 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n837_o : std_logic_vector (19 downto 0);
  signal n838_o : std_logic_vector (14 downto 0);
  signal n839_o : std_logic_vector (16 downto 0);
  signal n840_o : std_logic_vector (16 downto 0);
  signal n841_o : std_logic_vector (16 downto 0);
  signal n842_o : std_logic_vector (5 downto 0);
begin
  g <= n837_o;
  a_out <= add2_n806;
  c_out <= n838_o;
  x_out <= add1_n742;
  y_out <= addsub_n752;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n740; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n839_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n840_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n761; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n741; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n768; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n841_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n842_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n831; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n817; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n805; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n834; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n785; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n804_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n739_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n740 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n741 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n742 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n739_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n749_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n750 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n751 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n752 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n749_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n759_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n760 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n761 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n759_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n766_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n767 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n768 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n766_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n773_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n774_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n775 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n776 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n773_o,
    i => n774_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n781_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n782_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n783_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n784 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n785 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n782_o,
    i => n783_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n790_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n791_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n792_o <= n790_o & n791_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n793_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n794 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n795 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n793_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n800_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n801_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n802_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n803_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n804_o <= n802_o & n803_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n805 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n806 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n811_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n812_o <= not n811_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n813_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n814_o <= not n813_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n815_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n816 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n817 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n815_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n822_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n823_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n824 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n825 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n822_o,
    i => n823_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n830_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n831 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n834 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n837_o <= n801_o & addsub_n751 & cnotr7_n824;
  n838_o <= cnotr7_n825 & n830_o;
  n839_o <= gen0_cnotr5_n795 & gen0_cnotr5_n794 & n800_o;
  n840_o <= gen0_cnotr3_n776 & gen0_cnotr3_n775 & n781_o;
  n841_o <= gen0_cnotr4_n784 & n792_o;
  n842_o <= n814_o & addsub_n750 & cnotr6_n816 & n812_o & cnotr2_n767 & cnotr1_n760;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n629_o : std_logic_vector (16 downto 0);
  signal add1_n630 : std_logic_vector (16 downto 0);
  signal add1_n631 : std_logic_vector (16 downto 0);
  signal add1_n632 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n639_o : std_logic;
  signal addsub_n640 : std_logic;
  signal addsub_n641 : std_logic_vector (16 downto 0);
  signal addsub_n642 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n649_o : std_logic;
  signal cnotr1_n650 : std_logic;
  signal cnotr1_n651 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n656_o : std_logic;
  signal cnotr2_n657 : std_logic;
  signal cnotr2_n658 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal gen0_cnotr3_n665 : std_logic;
  signal gen0_cnotr3_n666 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n671_o : std_logic_vector (14 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal gen0_cnotr4_n674 : std_logic;
  signal gen0_cnotr4_n675 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n680_o : std_logic_vector (14 downto 0);
  signal n681_o : std_logic;
  signal n682_o : std_logic_vector (15 downto 0);
  signal n683_o : std_logic;
  signal gen0_cnotr5_n684 : std_logic;
  signal gen0_cnotr5_n685 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n690_o : std_logic_vector (14 downto 0);
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (13 downto 0);
  signal n694_o : std_logic_vector (14 downto 0);
  signal add2_n695 : std_logic_vector (14 downto 0);
  signal add2_n696 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal cnotr6_n706 : std_logic;
  signal cnotr6_n707 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (13 downto 0);
  signal cnotr7_n714 : std_logic;
  signal cnotr7_n715 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n720_o : std_logic;
  signal alut1_n721 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n724 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n727_o : std_logic_vector (18 downto 0);
  signal n728_o : std_logic_vector (14 downto 0);
  signal n729_o : std_logic_vector (16 downto 0);
  signal n730_o : std_logic_vector (16 downto 0);
  signal n731_o : std_logic_vector (16 downto 0);
  signal n732_o : std_logic_vector (5 downto 0);
begin
  g <= n727_o;
  a_out <= add2_n696;
  c_out <= n728_o;
  x_out <= add1_n632;
  y_out <= addsub_n642;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n630; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n729_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n730_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n651; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n631; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n658; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n731_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n732_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n721; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n707; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n695; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n724; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n675; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n694_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n629_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n630 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n631 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n632 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n629_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n639_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n640 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n641 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n642 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n639_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n649_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n650 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n651 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n649_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n656_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n657 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n658 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n656_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n663_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n664_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n665 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n666 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n663_o,
    i => n664_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n671_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n672_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n673_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n674 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n675 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n672_o,
    i => n673_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n680_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n681_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n682_o <= n680_o & n681_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n683_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n684 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n685 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n683_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n690_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:49
  n691_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n692_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n693_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n694_o <= n692_o & n693_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n695 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n696 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n701_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n702_o <= not n701_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n703_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n704_o <= not n703_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n705_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n706 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n707 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n705_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n712_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n713_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n714 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n715 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n712_o,
    i => n713_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n720_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n721 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n724 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n727_o <= n691_o & addsub_n641 & cnotr7_n714;
  n728_o <= cnotr7_n715 & n720_o;
  n729_o <= gen0_cnotr5_n685 & gen0_cnotr5_n684 & n690_o;
  n730_o <= gen0_cnotr3_n666 & gen0_cnotr3_n665 & n671_o;
  n731_o <= gen0_cnotr4_n674 & n682_o;
  n732_o <= n704_o & addsub_n640 & cnotr6_n706 & n702_o & cnotr2_n657 & cnotr1_n650;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n550_o : std_logic_vector (16 downto 0);
  signal add1_n551 : std_logic_vector (16 downto 0);
  signal add1_n552 : std_logic_vector (16 downto 0);
  signal add1_n553 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n560_o : std_logic;
  signal addsub_n561 : std_logic;
  signal addsub_n562 : std_logic_vector (16 downto 0);
  signal addsub_n563 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n570_o : std_logic;
  signal cnotr1_n571 : std_logic;
  signal cnotr1_n572 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n577_o : std_logic;
  signal cnotr2_n578 : std_logic;
  signal cnotr2_n579 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (13 downto 0);
  signal n586_o : std_logic_vector (14 downto 0);
  signal add2_n587 : std_logic_vector (14 downto 0);
  signal add2_n588 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic;
  signal cnotr6_n598 : std_logic;
  signal cnotr6_n599 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic_vector (13 downto 0);
  signal cnotr7_n606 : std_logic;
  signal cnotr7_n607 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n612_o : std_logic;
  signal alut1_n613 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n616 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n619_o : std_logic_vector (17 downto 0);
  signal n620_o : std_logic_vector (14 downto 0);
  signal n621_o : std_logic_vector (5 downto 0);
begin
  g <= n619_o;
  a_out <= add2_n588;
  c_out <= n620_o;
  x_out <= add1_n553;
  y_out <= addsub_n563;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n551; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n572; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n552; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n579; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n621_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n613; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n599; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n587; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n616; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n586_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n550_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n551 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n552 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n553 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n550_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n560_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n561 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n562 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:95
  addsub_n563 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n560_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n570_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n571 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n572 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n570_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n577_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n578 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n579 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n577_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n584_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n585_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n586_o <= n584_o & n585_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n587 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n588 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n593_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n594_o <= not n593_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n595_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n596_o <= not n595_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n597_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n598 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n599 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n597_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n604_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n605_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n606 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n607 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n604_o,
    i => n605_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n612_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n613 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n616 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n619_o <= addsub_n562 & cnotr7_n606;
  n620_o <= cnotr7_n607 & n612_o;
  n621_o <= n596_o & addsub_n561 & cnotr6_n598 & n594_o & cnotr2_n578 & cnotr1_n571;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic_vector (1 downto 0);
begin
  o <= n544_o;
  -- vhdl_source/cnot.vhdl:24:17
  n540_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n541_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n542_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n543_o <= n541_o xor n542_o;
  n544_o <= n540_o & n543_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n403 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n411 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n419 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n427 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n430_o : std_logic;
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n435 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n438_o : std_logic;
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n443 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n451 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n459 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n467 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n475 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n483 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n491 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n499 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n507 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal n514_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n515 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n518_o : std_logic;
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n523 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic;
  signal n530_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n531 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic_vector (16 downto 0);
  signal n538_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n536_o;
  o <= n537_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n538_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n400_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n401_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n402_o <= n400_o & n401_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n403 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n402_o,
    o => gen1_n0_cnot0_o);
  n406_o <= gen1_n0_cnot0_n403 (1);
  n407_o <= gen1_n0_cnot0_n403 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n408_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n409_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n410_o <= n408_o & n409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n411 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n410_o,
    o => gen1_n1_cnot0_o);
  n414_o <= gen1_n1_cnot0_n411 (1);
  n415_o <= gen1_n1_cnot0_n411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n416_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n417_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n418_o <= n416_o & n417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n419 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n418_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n422_o <= gen1_n2_cnot0_n419 (1);
  n423_o <= gen1_n2_cnot0_n419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n424_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n425_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n426_o <= n424_o & n425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n427 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n426_o,
    o => gen1_n3_cnot0_o);
  n430_o <= gen1_n3_cnot0_n427 (1);
  n431_o <= gen1_n3_cnot0_n427 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n432_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n433_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n434_o <= n432_o & n433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n435 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n434_o,
    o => gen1_n4_cnot0_o);
  n438_o <= gen1_n4_cnot0_n435 (1);
  n439_o <= gen1_n4_cnot0_n435 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n440_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n441_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n442_o <= n440_o & n441_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n443 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n442_o,
    o => gen1_n5_cnot0_o);
  n446_o <= gen1_n5_cnot0_n443 (1);
  n447_o <= gen1_n5_cnot0_n443 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n448_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n449_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n450_o <= n448_o & n449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n451 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n450_o,
    o => gen1_n6_cnot0_o);
  n454_o <= gen1_n6_cnot0_n451 (1);
  n455_o <= gen1_n6_cnot0_n451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n456_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n457_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n458_o <= n456_o & n457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n459 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n458_o,
    o => gen1_n7_cnot0_o);
  n462_o <= gen1_n7_cnot0_n459 (1);
  n463_o <= gen1_n7_cnot0_n459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n464_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n465_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n466_o <= n464_o & n465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n467 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n466_o,
    o => gen1_n8_cnot0_o);
  n470_o <= gen1_n8_cnot0_n467 (1);
  n471_o <= gen1_n8_cnot0_n467 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n472_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n473_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n474_o <= n472_o & n473_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n475 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n474_o,
    o => gen1_n9_cnot0_o);
  n478_o <= gen1_n9_cnot0_n475 (1);
  n479_o <= gen1_n9_cnot0_n475 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n480_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n481_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n482_o <= n480_o & n481_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n483 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n482_o,
    o => gen1_n10_cnot0_o);
  n486_o <= gen1_n10_cnot0_n483 (1);
  n487_o <= gen1_n10_cnot0_n483 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n488_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n489_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n490_o <= n488_o & n489_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n491 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n490_o,
    o => gen1_n11_cnot0_o);
  n494_o <= gen1_n11_cnot0_n491 (1);
  n495_o <= gen1_n11_cnot0_n491 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n496_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n497_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n498_o <= n496_o & n497_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n499 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n498_o,
    o => gen1_n12_cnot0_o);
  n502_o <= gen1_n12_cnot0_n499 (1);
  n503_o <= gen1_n12_cnot0_n499 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n504_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n505_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n506_o <= n504_o & n505_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n507 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n506_o,
    o => gen1_n13_cnot0_o);
  n510_o <= gen1_n13_cnot0_n507 (1);
  n511_o <= gen1_n13_cnot0_n507 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n512_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n513_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n514_o <= n512_o & n513_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n515 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n514_o,
    o => gen1_n14_cnot0_o);
  n518_o <= gen1_n14_cnot0_n515 (1);
  n519_o <= gen1_n14_cnot0_n515 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n520_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n521_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n522_o <= n520_o & n521_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n523 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n522_o,
    o => gen1_n15_cnot0_o);
  n526_o <= gen1_n15_cnot0_n523 (1);
  n527_o <= gen1_n15_cnot0_n523 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n528_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n529_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n530_o <= n528_o & n529_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n531 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n530_o,
    o => gen1_n16_cnot0_o);
  n534_o <= gen1_n16_cnot0_n531 (1);
  n535_o <= gen1_n16_cnot0_n531 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n536_o <= ctrl_prop (17);
  n537_o <= n535_o & n527_o & n519_o & n511_o & n503_o & n495_o & n487_o & n479_o & n471_o & n463_o & n455_o & n447_o & n439_o & n431_o & n423_o & n415_o & n407_o;
  n538_o <= n534_o & n526_o & n518_o & n510_o & n502_o & n494_o & n486_o & n478_o & n470_o & n462_o & n454_o & n446_o & n438_o & n430_o & n422_o & n414_o & n406_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n286 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n294 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n302 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n310 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n318 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n326 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n334 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n342 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n350 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n358 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n366 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n374 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n382 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n390 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic_vector (13 downto 0);
  signal n397_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n395_o;
  o <= n396_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n397_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n283_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n284_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n285_o <= n283_o & n284_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n286 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n285_o,
    o => gen1_n0_cnot0_o);
  n289_o <= gen1_n0_cnot0_n286 (1);
  n290_o <= gen1_n0_cnot0_n286 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n291_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n292_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n293_o <= n291_o & n292_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n294 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n293_o,
    o => gen1_n1_cnot0_o);
  n297_o <= gen1_n1_cnot0_n294 (1);
  n298_o <= gen1_n1_cnot0_n294 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n299_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n300_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n301_o <= n299_o & n300_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n302 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n301_o,
    o => gen1_n2_cnot0_o);
  n305_o <= gen1_n2_cnot0_n302 (1);
  n306_o <= gen1_n2_cnot0_n302 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n307_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n308_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n309_o <= n307_o & n308_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n310 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n309_o,
    o => gen1_n3_cnot0_o);
  n313_o <= gen1_n3_cnot0_n310 (1);
  n314_o <= gen1_n3_cnot0_n310 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n315_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n316_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n317_o <= n315_o & n316_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n318 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n317_o,
    o => gen1_n4_cnot0_o);
  n321_o <= gen1_n4_cnot0_n318 (1);
  n322_o <= gen1_n4_cnot0_n318 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n323_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n324_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n325_o <= n323_o & n324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n326 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n325_o,
    o => gen1_n5_cnot0_o);
  n329_o <= gen1_n5_cnot0_n326 (1);
  n330_o <= gen1_n5_cnot0_n326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n331_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n332_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n333_o <= n331_o & n332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n334 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n333_o,
    o => gen1_n6_cnot0_o);
  n337_o <= gen1_n6_cnot0_n334 (1);
  n338_o <= gen1_n6_cnot0_n334 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n339_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n340_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n341_o <= n339_o & n340_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n342 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n341_o,
    o => gen1_n7_cnot0_o);
  n345_o <= gen1_n7_cnot0_n342 (1);
  n346_o <= gen1_n7_cnot0_n342 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n347_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n348_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n349_o <= n347_o & n348_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n350 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n349_o,
    o => gen1_n8_cnot0_o);
  n353_o <= gen1_n8_cnot0_n350 (1);
  n354_o <= gen1_n8_cnot0_n350 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n355_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n356_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n357_o <= n355_o & n356_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n358 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n357_o,
    o => gen1_n9_cnot0_o);
  -- vhdl_source/cordic.vhdl:20:16
  n361_o <= gen1_n9_cnot0_n358 (1);
  -- vhdl_source/cordic.vhdl:18:16
  n362_o <= gen1_n9_cnot0_n358 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n363_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n364_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n365_o <= n363_o & n364_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n366 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n365_o,
    o => gen1_n10_cnot0_o);
  n369_o <= gen1_n10_cnot0_n366 (1);
  n370_o <= gen1_n10_cnot0_n366 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n371_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n372_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n373_o <= n371_o & n372_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n374 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n373_o,
    o => gen1_n11_cnot0_o);
  n377_o <= gen1_n11_cnot0_n374 (1);
  n378_o <= gen1_n11_cnot0_n374 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n379_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n380_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n381_o <= n379_o & n380_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n382 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n381_o,
    o => gen1_n12_cnot0_o);
  n385_o <= gen1_n12_cnot0_n382 (1);
  n386_o <= gen1_n12_cnot0_n382 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n387_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n388_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n389_o <= n387_o & n388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n390 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n389_o,
    o => gen1_n13_cnot0_o);
  n393_o <= gen1_n13_cnot0_n390 (1);
  n394_o <= gen1_n13_cnot0_n390 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n395_o <= ctrl_prop (14);
  n396_o <= n394_o & n386_o & n378_o & n370_o & n362_o & n354_o & n346_o & n338_o & n330_o & n322_o & n314_o & n306_o & n298_o & n290_o;
  n397_o <= n393_o & n385_o & n377_o & n369_o & n361_o & n353_o & n345_o & n337_o & n329_o & n321_o & n313_o & n305_o & n297_o & n289_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_10 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_10;

architecture rtl of init_lookup_16_10 is
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic_vector (15 downto 0);
begin
  o <= n280_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n255_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:42:44
  n256_o <= not n255_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n257_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:44:45
  n258_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:42:49
  n259_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:42:44
  n260_o <= not n259_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n261_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:42:44
  n262_o <= not n261_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n263_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:42:49
  n264_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:42:44
  n265_o <= not n264_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n266_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:42:44
  n267_o <= not n266_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n268_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:42:49
  n269_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:42:44
  n270_o <= not n269_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n271_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:42:44
  n272_o <= not n271_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n273_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:42:44
  n274_o <= not n273_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n275_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:42:49
  n276_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:42:44
  n277_o <= not n276_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n278_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:44:45
  n279_o <= i (0);
  n280_o <= n256_o & n257_o & n258_o & n260_o & n262_o & n263_o & n265_o & n267_o & n268_o & n270_o & n272_o & n274_o & n275_o & n277_o & n278_o & n279_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (225 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (225 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (164 downto 0);
  signal as : std_logic_vector (164 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (186 downto 0);
  signal ys : std_logic_vector (186 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (25 downto 0);
  signal n203_o : std_logic_vector (14 downto 0);
  signal n204_o : std_logic_vector (14 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  signal n206_o : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (16 downto 0);
  signal n222_o : std_logic_vector (26 downto 0);
  signal n223_o : std_logic_vector (14 downto 0);
  signal n224_o : std_logic_vector (14 downto 0);
  signal n225_o : std_logic_vector (16 downto 0);
  signal n226_o : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n227 : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_n228 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n229 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n230 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n231 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (16 downto 0);
  signal n243_o : std_logic_vector (225 downto 0);
  signal n245_o : std_logic_vector (16 downto 0);
  constant n246_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n248_o : std_logic_vector (3 downto 0);
  signal n249_o : std_logic_vector (164 downto 0);
  signal n250_o : std_logic_vector (164 downto 0);
  signal n251_o : std_logic_vector (14 downto 0);
  signal n252_o : std_logic_vector (186 downto 0);
  signal n253_o : std_logic_vector (186 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n243_o;
  wrap_A_OUT <= n245_o;
  wrap_C_OUT <= n246_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n248_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n249_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n250_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n251_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n252_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n253_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_10 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (186 downto 170);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (186 downto 170);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (198 downto 173);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (134 downto 120);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (134 downto 120);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_16_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n222_o <= wrap_W (225 downto 199);
  -- vhdl_source/cordic.vhdl:122:79
  n223_o <= as (149 downto 135);
  -- vhdl_source/cordic.vhdl:122:91
  n224_o <= cs (149 downto 135);
  -- vhdl_source/cordic.vhdl:123:79
  n225_o <= xs (169 downto 153);
  -- vhdl_source/cordic.vhdl:123:91
  n226_o <= ys (169 downto 153);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n9_stagex_n227 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n9_stagex_n228 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n9_stagex_n229 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n9_stagex_n230 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n9_stagex_n231 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n9_stagex : entity work.cordic_stage_16_9 port map (
    w => n222_o,
    a => n223_o,
    c => n224_o,
    x => n225_o,
    y => n226_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  n243_o <= gen1_n9_stagex_n227 & gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n245_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n248_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n249_o <= gen1_n9_stagex_n229 & gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n250_o <= gen1_n9_stagex_n228 & gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n251_o <= n18_o & cnotr1_n13;
  n252_o <= gen1_n9_stagex_n230 & gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n253_o <= gen1_n9_stagex_n231 & gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
