<module name="MCU_ECC_AGGR1_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CBASS_ECC_REV" acronym="CBASS_ECC_REV" offset="0x0" width="32" description="Return to the . Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1C" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="CBASS_ECC_VECTOR" acronym="CBASS_ECC_VECTOR" offset="0x8" width="32" description="Return to the . ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="CBASS_ECC_STAT" acronym="CBASS_ECC_STAT" offset="0xC" width="32" description="Return to the . Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x57" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="CBASS_ECC_SEC_EOI_REG" acronym="CBASS_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="Return to the . EOI Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG0" acronym="CBASS_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Return to the . Interrupt Status Register 0">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_25__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_24__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_23__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_22__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_21__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_20__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_19__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_18__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_17__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_16__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_15__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_14__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_13__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_err_m4_mcu_cbass_cbass_LPSC_mcu_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_int_dmsc_scr_m4_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_BRIDGE_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG1" acronym="CBASS_ECC_SEC_STATUS_REG1" offset="0x44" width="32" description="Return to the . Interrupt Status Register 1">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_8_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_8_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_8_clk_edc_ctrl_cbass_int_mcu_sysclk0_8_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_2_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_2_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_1_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_0_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IMSRAM64KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM64KX64E_MCU_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Imsram64kx64e_mcu_0_cfg_p2p_bridge_Imsram64kx64e_mcu_0_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG2" acronym="CBASS_ECC_SEC_STATUS_REG2" offset="0x48" width="32" description="Return to the . Interrupt Status Register 2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_28__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_27__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_26__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK8_scr_m4_mcu_cbass_SCRP_32_PCLK8_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_8_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG0" acronym="CBASS_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Return to the . Interrupt Enable Set Register 0">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_25__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_24__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_23__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_22__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_21__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_20__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_19__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_18__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_17__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_16__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_15__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_14__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_13__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_err_m4_mcu_cbass_cbass_LPSC_mcu_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_int_dmsc_scr_m4_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG1" acronym="CBASS_ECC_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="Return to the . Interrupt Enable Set Register 1">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_8_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_8_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_8_clk_edc_ctrl_cbass_int_mcu_sysclk0_8_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_2_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_2_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_1_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_0_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IMSRAM64KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM64KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Imsram64kx64e_mcu_0_cfg_p2p_bridge_Imsram64kx64e_mcu_0_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG2" acronym="CBASS_ECC_SEC_ENABLE_SET_REG2" offset="0x88" width="32" description="Return to the . Interrupt Enable Set Register 2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_28__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_27__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_26__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK8_scr_m4_mcu_cbass_SCRP_32_PCLK8_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_8_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG0" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Return to the . Interrupt Enable Clear Register 0">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_25__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_24__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_23__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_22__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_21__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_20__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_19__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_18__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_17__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_16__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_15__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_14__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_13__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_err_m4_mcu_cbass_cbass_LPSC_mcu_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_int_dmsc_scr_m4_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG1" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="Return to the . Interrupt Enable Clear Register 1">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_8_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_8_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_8_clk_edc_ctrl_cbass_int_mcu_sysclk0_8_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_2_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_2_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_1_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_0_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IMSRAM64KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM64KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Imsram64kx64e_mcu_0_cfg_p2p_bridge_Imsram64kx64e_mcu_0_cfg_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG2" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG2" offset="0xC8" width="32" description="Return to the . Interrupt Enable Clear Register 2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_28__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_27__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_26__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK8_scr_m4_mcu_cbass_SCRP_32_PCLK8_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_8_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_EOI_REG" acronym="CBASS_ECC_DED_EOI_REG" offset="0x13C" width="32" description="Return to the . EOI Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG0" acronym="CBASS_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="Return to the . Interrupt Status Register 0">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_25__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_24__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_23__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_22__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_21__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_20__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_19__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_18__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_17__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_16__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_15__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_14__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_13__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_err_m4_mcu_cbass_cbass_LPSC_mcu_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_int_dmsc_scr_m4_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_BRIDGE_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG1" acronym="CBASS_ECC_DED_STATUS_REG1" offset="0x144" width="32" description="Return to the . Interrupt Status Register 1">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_8_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_8_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_8_clk_edc_ctrl_cbass_int_mcu_sysclk0_8_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_2_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_2_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_1_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_0_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IMSRAM64KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM64KX64E_MCU_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Imsram64kx64e_mcu_0_cfg_p2p_bridge_Imsram64kx64e_mcu_0_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG2" acronym="CBASS_ECC_DED_STATUS_REG2" offset="0x148" width="32" description="Return to the . Interrupt Status Register 2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_28__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_27__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_26__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK8_scr_m4_mcu_cbass_SCRP_32_PCLK8_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_8_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG0" acronym="CBASS_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Return to the . Interrupt Enable Set Register 0">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_25__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_24__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_23__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_22__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_21__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_20__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_19__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_18__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_17__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_16__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_15__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_14__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_13__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_err_m4_mcu_cbass_cbass_LPSC_mcu_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_int_dmsc_scr_m4_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG1" acronym="CBASS_ECC_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="Return to the . Interrupt Enable Set Register 1">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_8_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_8_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_8_clk_edc_ctrl_cbass_int_mcu_sysclk0_8_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_2_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_2_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_1_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_0_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IMSRAM64KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM64KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Imsram64kx64e_mcu_0_cfg_p2p_bridge_Imsram64kx64e_mcu_0_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG2" acronym="CBASS_ECC_DED_ENABLE_SET_REG2" offset="0x188" width="32" description="Return to the . Interrupt Enable Set Register 2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_28__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_27__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_26__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK8_scr_m4_mcu_cbass_SCRP_32_PCLK8_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_8_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG0" acronym="CBASS_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Return to the . Interrupt Enable Clear Register 0">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_25__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_24__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_23__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_22__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_21__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_20__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_19__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_18__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_17__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_16__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_15__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_14__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_13__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_err_m4_mcu_cbass_cbass_LPSC_mcu_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_M4_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_int_dmsc_scr_m4_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32B_PCLK2_PULSARCFG_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32b_PCLK2_Pulsarcfg_l0_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_PULSARCFG_TO_SCRP_32B_MCLK4_RTI_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_p2p_bridge_br_SCRP_32b_PCLK2_Pulsarcfg_to_SCRP_32b_MCLK4_rti_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK2_TO_SCRP_32_PCLK4_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_p2p_bridge_br_SCRP_32b_PCLK2_to_SCRP_32_PCLK4_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_P2P_BRIDGE_BR_SCRP_32_PCLK4_TO_SCRP_32_PCLK8_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_p2p_bridge_br_SCRP_32_PCLK4_to_SCRP_32_PCLK8_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK2_R5_TO_SCRP_32B_PCLK2_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_m2p_bridge_br_SCRM_64b_PCLK2_R5_to_SCRP_32b_PCLK2_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG1" acronym="CBASS_ECC_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="Return to the . Interrupt Enable Clear Register 1">
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_8_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_8_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_8_clk_edc_ctrl_cbass_int_mcu_sysclk0_8_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_2_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_2_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_1_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_0_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_mcu_sysclk0_2_clk_edc_ctrl_cbass_int_mcu_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_src0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_M4_MCU_CBASS_INAVSS_MCU_MCU_0_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_m4_mcu_cbass_Inavss_mcu_mcu_0_nav_mcu_dst0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IMSRAM64KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM64KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Imsram64kx64e_mcu_0_cfg_p2p_bridge_Imsram64kx64e_mcu_0_cfg_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Im4_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Im4_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusp_32b_slv_mcu_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_mcu_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_slv_mcu_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_M4_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_m4_mcu_cbass_Iexport_vbusm_32b_mst_mcu_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG2" acronym="CBASS_ECC_DED_ENABLE_CLR_REG2" offset="0x1C8" width="32" description="Return to the . Interrupt Enable Clear Register 2">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_28__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_27__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_PULSARCFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_m4_mcu_cbass_SCRP_32b_PCLK2_Pulsarcfg_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_M4_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_m4_mcu_cbass_cbass_LPSC_mcu_common_mmrs_edc_ctrl_busecc_26__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_M4_MCU_CBASS_SCRP_32B_PCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_PCLK2_scr_m4_mcu_cbass_SCRP_32b_PCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_M4_MCU_CBASS_SCRP_32B_MCLK4_RTI_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_m4_mcu_cbass_SCRP_32b_MCLK4_rti_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_M4_MCU_CBASS_SCRP_32_PCLK8_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK8_scr_m4_mcu_cbass_SCRP_32_PCLK8_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_M4_MCU_CBASS_SCRP_32_PCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRP_32_PCLK4_scr_m4_mcu_cbass_SCRP_32_PCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_8_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MCU_CBASS_MCU_0_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_M4_MCU_CBASS_SCRM_64B_PCLK2_R5_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_mcu_cbass_mcu_0_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_m4_mcu_cbass_SCRM_64b_PCLK2_R5_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_AGGR_ENABLE_SET" acronym="CBASS_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="Return to the . AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_AGGR_ENABLE_CLR" acronym="CBASS_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="Return to the . AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_AGGR_STATUS_SET" acronym="CBASS_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="Return to the . AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RW"/>
  </register>
  <register id="CBASS_ECC_AGGR_STATUS_CLR" acronym="CBASS_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="Return to the . AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RW"/>
  </register>
</module>
