\doxysection{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank2__3___type_def}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PMEM2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PATT2}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECCR2}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PMEM3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PATT3}
\item 
uint32\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECCR3}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

Definition at line 508 of file stm32f407xx.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{ECCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 

Definition at line 515 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{ECCR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 

Definition at line 523 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{PATT2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C 

Definition at line 513 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{PATT3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C 

Definition at line 521 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{PCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCR2}

NAND Flash control register 2, Address offset\+: 0x60 

Definition at line 510 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{PCR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCR3}

NAND Flash control register 3, Address offset\+: 0x80 

Definition at line 518 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{PMEM2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 

Definition at line 512 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{PMEM3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 

Definition at line 520 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x70 ~\newline
 

Definition at line 514 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x78 ~\newline
 

Definition at line 516 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x7C ~\newline
 

Definition at line 517 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, 0x90 ~\newline
 

Definition at line 522 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{SR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 

Definition at line 511 of file stm32f407xx.\+h.

\mbox{\label{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}} 
\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{SR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 

Definition at line 519 of file stm32f407xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\textbf{ stm32f407xx.\+h}\end{DoxyCompactItemize}
