/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 480 512)
	(text "pcie2ram" (rect 214 -1 250 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 496 20 508)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 176 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "hip_ctrl_test_in[31..0]" (rect 0 0 83 12)(font "Arial" (font_size 8)))
		(text "hip_ctrl_test_in[31..0]" (rect 4 101 142 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 176 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "hip_ctrl_simu_mode_pipe" (rect 0 0 102 12)(font "Arial" (font_size 8)))
		(text "hip_ctrl_simu_mode_pipe" (rect 4 117 142 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 176 128)(line_width 1))
	)
	(port
		(pt 0 168)
		(input)
		(text "hip_npor_npor" (rect 0 0 57 12)(font "Arial" (font_size 8)))
		(text "hip_npor_npor" (rect 4 157 82 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 176 168)(line_width 1))
	)
	(port
		(pt 0 184)
		(input)
		(text "hip_npor_pin_perst" (rect 0 0 76 12)(font "Arial" (font_size 8)))
		(text "hip_npor_pin_perst" (rect 4 173 112 184)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 176 184)(line_width 1))
	)
	(port
		(pt 0 224)
		(input)
		(text "hip_refclk_clk" (rect 0 0 55 12)(font "Arial" (font_size 8)))
		(text "hip_refclk_clk" (rect 4 213 88 224)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 176 224)(line_width 1))
	)
	(port
		(pt 480 112)
		(input)
		(text "hip_serial_rx_in0" (rect 0 0 67 12)(font "Arial" (font_size 8)))
		(text "hip_serial_rx_in0" (rect 393 101 495 112)(font "Arial" (font_size 8)))
		(line (pt 480 112)(pt 304 112)(line_width 1))
	)
	(port
		(pt 0 264)
		(input)
		(text "pcie_ram_bus_address[11..0]" (rect 0 0 118 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_address[11..0]" (rect 4 253 166 264)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 176 264)(line_width 3))
	)
	(port
		(pt 0 280)
		(input)
		(text "pcie_ram_bus_chipselect" (rect 0 0 101 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_chipselect" (rect 4 269 142 280)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 176 280)(line_width 1))
	)
	(port
		(pt 0 296)
		(input)
		(text "pcie_ram_bus_clken" (rect 0 0 83 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_clken" (rect 4 285 112 296)(font "Arial" (font_size 8)))
		(line (pt 0 296)(pt 176 296)(line_width 1))
	)
	(port
		(pt 0 312)
		(input)
		(text "pcie_ram_bus_write" (rect 0 0 81 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_write" (rect 4 301 112 312)(font "Arial" (font_size 8)))
		(line (pt 0 312)(pt 176 312)(line_width 1))
	)
	(port
		(pt 0 344)
		(input)
		(text "pcie_ram_bus_writedata[63..0]" (rect 0 0 122 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_writedata[63..0]" (rect 4 333 178 344)(font "Arial" (font_size 8)))
		(line (pt 0 344)(pt 176 344)(line_width 3))
	)
	(port
		(pt 0 360)
		(input)
		(text "pcie_ram_bus_byteenable[7..0]" (rect 0 0 126 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_byteenable[7..0]" (rect 4 349 178 360)(font "Arial" (font_size 8)))
		(line (pt 0 360)(pt 176 360)(line_width 3))
	)
	(port
		(pt 0 400)
		(input)
		(text "pcie_ram_clk_clk" (rect 0 0 70 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_clk_clk" (rect 4 389 100 400)(font "Arial" (font_size 8)))
		(line (pt 0 400)(pt 176 400)(line_width 1))
	)
	(port
		(pt 0 440)
		(input)
		(text "pcie_ram_reset_reset" (rect 0 0 89 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_reset_reset" (rect 4 429 124 440)(font "Arial" (font_size 8)))
		(line (pt 0 440)(pt 176 440)(line_width 1))
	)
	(port
		(pt 0 480)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 469 82 480)(font "Arial" (font_size 8)))
		(line (pt 0 480)(pt 176 480)(line_width 1))
	)
	(port
		(pt 480 72)
		(output)
		(text "clk_125_clk" (rect 0 0 46 12)(font "Arial" (font_size 8)))
		(text "clk_125_clk" (rect 422 61 488 72)(font "Arial" (font_size 8)))
		(line (pt 480 72)(pt 304 72)(line_width 1))
	)
	(port
		(pt 480 128)
		(output)
		(text "hip_serial_tx_out0" (rect 0 0 71 12)(font "Arial" (font_size 8)))
		(text "hip_serial_tx_out0" (rect 387 117 495 128)(font "Arial" (font_size 8)))
		(line (pt 480 128)(pt 304 128)(line_width 1))
	)
	(port
		(pt 0 328)
		(output)
		(text "pcie_ram_bus_readdata[63..0]" (rect 0 0 122 12)(font "Arial" (font_size 8)))
		(text "pcie_ram_bus_readdata[63..0]" (rect 4 317 172 328)(font "Arial" (font_size 8)))
		(line (pt 0 328)(pt 176 328)(line_width 3))
	)
	(drawing
		(text "clk" (rect 161 43 340 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 181 67 380 144)(font "Arial" (color 0 0 0)))
		(text "clk_125" (rect 305 43 652 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 289 67 596 144)(font "Arial" (color 0 0 0)))
		(text "hip_ctrl" (rect 134 83 316 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "test_in" (rect 181 107 404 224)(font "Arial" (color 0 0 0)))
		(text "simu_mode_pipe" (rect 181 123 446 256)(font "Arial" (color 0 0 0)))
		(text "hip_npor" (rect 126 139 300 291)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "npor" (rect 181 163 386 336)(font "Arial" (color 0 0 0)))
		(text "pin_perst" (rect 181 179 416 368)(font "Arial" (color 0 0 0)))
		(text "hip_refclk" (rect 119 195 298 403)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 181 219 380 448)(font "Arial" (color 0 0 0)))
		(text "hip_serial" (rect 305 83 670 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "rx_in0" (rect 274 107 584 224)(font "Arial" (color 0 0 0)))
		(text "tx_out0" (rect 269 123 580 256)(font "Arial" (color 0 0 0)))
		(text "pcie_ram_bus" (rect 94 235 260 483)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "address" (rect 181 259 404 528)(font "Arial" (color 0 0 0)))
		(text "chipselect" (rect 181 275 422 560)(font "Arial" (color 0 0 0)))
		(text "clken" (rect 181 291 392 592)(font "Arial" (color 0 0 0)))
		(text "write" (rect 181 307 392 624)(font "Arial" (color 0 0 0)))
		(text "readdata" (rect 181 323 410 656)(font "Arial" (color 0 0 0)))
		(text "writedata" (rect 181 339 416 688)(font "Arial" (color 0 0 0)))
		(text "byteenable" (rect 181 355 422 720)(font "Arial" (color 0 0 0)))
		(text "pcie_ram_clk" (rect 99 371 270 755)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 181 395 380 800)(font "Arial" (color 0 0 0)))
		(text "pcie_ram_reset" (rect 85 411 254 835)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 181 435 392 880)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 147 451 324 915)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 181 475 404 960)(font "Arial" (color 0 0 0)))
		(text " pcie2ram " (rect 438 496 936 1002)(font "Arial" ))
		(line (pt 176 32)(pt 304 32)(line_width 1))
		(line (pt 304 32)(pt 304 496)(line_width 1))
		(line (pt 176 496)(pt 304 496)(line_width 1))
		(line (pt 176 32)(pt 176 496)(line_width 1))
		(line (pt 177 52)(pt 177 76)(line_width 1))
		(line (pt 178 52)(pt 178 76)(line_width 1))
		(line (pt 303 52)(pt 303 76)(line_width 1))
		(line (pt 302 52)(pt 302 76)(line_width 1))
		(line (pt 177 92)(pt 177 132)(line_width 1))
		(line (pt 178 92)(pt 178 132)(line_width 1))
		(line (pt 177 148)(pt 177 188)(line_width 1))
		(line (pt 178 148)(pt 178 188)(line_width 1))
		(line (pt 177 204)(pt 177 228)(line_width 1))
		(line (pt 178 204)(pt 178 228)(line_width 1))
		(line (pt 303 92)(pt 303 132)(line_width 1))
		(line (pt 302 92)(pt 302 132)(line_width 1))
		(line (pt 177 244)(pt 177 364)(line_width 1))
		(line (pt 178 244)(pt 178 364)(line_width 1))
		(line (pt 177 380)(pt 177 404)(line_width 1))
		(line (pt 178 380)(pt 178 404)(line_width 1))
		(line (pt 177 420)(pt 177 444)(line_width 1))
		(line (pt 178 420)(pt 178 444)(line_width 1))
		(line (pt 177 460)(pt 177 484)(line_width 1))
		(line (pt 178 460)(pt 178 484)(line_width 1))
		(line (pt 0 0)(pt 480 0)(line_width 1))
		(line (pt 480 0)(pt 480 512)(line_width 1))
		(line (pt 0 512)(pt 480 512)(line_width 1))
		(line (pt 0 0)(pt 0 512)(line_width 1))
	)
)
