{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1701149217358 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217368 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217368 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217371 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217371 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217375 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217376 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217379 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701149217379 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218196 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218197 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218208 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218208 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218209 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218209 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218212 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218212 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218216 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218216 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h BindKernelMapper.sv(3) " "Verilog HDL info at BindKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218217 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv BindKernelMapper.sv(3) " "Verilog HDL info at BindKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218217 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h CosineSimilarity_F.sv(3) " "Verilog HDL info at CosineSimilarity_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701149218219 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv CosineSimilarity_F.sv(3) " "Verilog HDL info at CosineSimilarity_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701149218220 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "BB_acumulate CosineSimilarity_F.sv(252) " "Verilog HDL error at CosineSimilarity_F.sv(252): object \"BB_acumulate\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 252 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218221 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "AA_acumulate CosineSimilarity_F.sv(266) " "Verilog HDL error at CosineSimilarity_F.sv(266): object \"AA_acumulate\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 266 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218221 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "AB_acumulate CosineSimilarity_F.sv(279) " "Verilog HDL error at CosineSimilarity_F.sv(279): object \"AB_acumulate\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 279 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218221 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_S_SIM_0 CosineSimilarity_F.sv(282) " "Verilog HDL error at CosineSimilarity_F.sv(282): object \"S_S_SIM_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 282 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218221 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module CosineSimilarity_F CosineSimilarity_F.sv(363) " "Verilog HDL error at CosineSimilarity_F.sv(363): module \"CosineSimilarity_F\" ignored due to previous errors" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 363 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1701149218221 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "BundleLinearMapper_State.h SimilarityDirectMapper.sv(3) " "Verilog HDL error at SimilarityDirectMapper.sv(3): cannot open include file BundleLinearMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 3 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDEF_TOP_PORT" "mode SimilarityDirectMapper.sv(71) " "Verilog HDL Module Declaration error at SimilarityDirectMapper.sv(71): top module port \"mode\" is not found in the port list" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 71 0 0 0 } }  } 0 13445 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(100) " "Verilog HDL error at SimilarityDirectMapper.sv(100): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 100 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_2 SimilarityDirectMapper.sv(101) " "Verilog HDL error at SimilarityDirectMapper.sv(101): object \"S_MAPB_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 101 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_WRITE_0 SimilarityDirectMapper.sv(102) " "Verilog HDL error at SimilarityDirectMapper.sv(102): object \"S_WRITE_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 102 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(104) " "Verilog HDL error at SimilarityDirectMapper.sv(104): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 104 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_2 SimilarityDirectMapper.sv(106) " "Verilog HDL error at SimilarityDirectMapper.sv(106): object \"S_MAPB_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 106 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_WRITE_0 SimilarityDirectMapper.sv(107) " "Verilog HDL error at SimilarityDirectMapper.sv(107): object \"S_WRITE_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 107 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(109) " "Verilog HDL error at SimilarityDirectMapper.sv(109): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 109 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE SimilarityDirectMapper.sv(117) " "Verilog HDL error at SimilarityDirectMapper.sv(117): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 117 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "buff_loaded SimilarityDirectMapper.sv(128) " "Verilog HDL error at SimilarityDirectMapper.sv(128): object \"buff_loaded\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 128 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE SimilarityDirectMapper.sv(134) " "Verilog HDL error at SimilarityDirectMapper.sv(134): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 134 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "buf_loaded SimilarityDirectMapper.sv(137) " "Verilog HDL error at SimilarityDirectMapper.sv(137): object \"buf_loaded\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 137 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(145) " "Verilog HDL error at SimilarityDirectMapper.sv(145): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 145 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE SimilarityDirectMapper.sv(147) " "Verilog HDL error at SimilarityDirectMapper.sv(147): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 147 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_0 SimilarityDirectMapper.sv(152) " "Verilog HDL error at SimilarityDirectMapper.sv(152): object \"S_MAPB_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 152 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(160) " "Verilog HDL error at SimilarityDirectMapper.sv(160): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 160 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPA_2 SimilarityDirectMapper.sv(167) " "Verilog HDL error at SimilarityDirectMapper.sv(167): object \"S_MAPA_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 167 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_2 SimilarityDirectMapper.sv(171) " "Verilog HDL error at SimilarityDirectMapper.sv(171): object \"S_MAPB_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 171 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701149218232 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1701149218250 ""}
