[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Sat Sep 28 15:22:31 2019
[*]
[dumpfile] "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_sdram_test.vcd"
[dumpfile_mtime] "Sat Sep 28 15:20:24 2019"
[dumpfile_size] 26342
[savefile] "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_sdram_gtkwave_test.gtkw"
[timestart] 109
[size] 1873 1056
[pos] -1 -1
*-3.000000 131 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] sdram_controller_tb.
[sst_width] 225
[signals_width] 237
[sst_expanded] 1
[sst_vpaned_height] 320
@29
sdram_controller_tb.clk
@22
sdram_controller_tb.addr[11:0]
@28
sdram_controller_tb.bank_addr[1:0]
sdram_controller_tb.busy
sdram_controller_tb.cas_n
sdram_controller_tb.clock_enable
sdram_controller_tb.cs_n
@22
sdram_controller_tb.data[15:0]
sdram_controller_tb.data_input[15:0]
@28
sdram_controller_tb.data_mask_high
sdram_controller_tb.data_mask_low
@22
sdram_controller_tb.data_output[15:0]
sdram_controller_tb.data_r[15:0]
sdram_controller_tb.haddr[21:0]
@28
sdram_controller_tb.ras_n
sdram_controller_tb.rd_enable
sdram_controller_tb.rst_n
sdram_controller_tb.we_n
sdram_controller_tb.wr_enable
[pattern_trace] 1
[pattern_trace] 0
