Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Dec 22 22:14:05 2016
| Host             : Fermium running 64-bit Ubuntu 14.04.5 LTS
| Command          : 
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.756 |
| Dynamic (W)              | 1.614 |
| Device Static (W)        | 0.142 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.7  |
| Junction Temperature (C) | 45.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |       13 |       --- |             --- |
| Slice Logic             |     0.011 |     7397 |       --- |             --- |
|   LUT as Logic          |     0.009 |     2778 |     17600 |           15.78 |
|   CARRY4                |     0.001 |      330 |      4400 |            7.50 |
|   Register              |    <0.001 |     3127 |     35200 |            8.88 |
|   F7/F8 Muxes           |    <0.001 |       10 |     17600 |            0.06 |
|   LUT as Shift Register |    <0.001 |       63 |      6000 |            1.05 |
|   Others                |     0.000 |      220 |       --- |             --- |
| Signals                 |     0.018 |     6325 |       --- |             --- |
| Block RAM               |     0.083 |       48 |        60 |           80.00 |
| PLL                     |     0.097 |        1 |         2 |           50.00 |
| DSPs                    |     0.011 |       14 |        80 |           17.50 |
| I/O                     |     0.089 |       89 |       100 |           89.00 |
| XADC                    |    <0.001 |        1 |       --- |             --- |
| PS7                     |     1.288 |        1 |       --- |             --- |
| Static Power            |     0.142 |          |           |                 |
| Total                   |     1.756 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.146 |       0.137 |      0.009 |
| Vccaux    |       1.800 |     0.065 |       0.054 |      0.012 |
| Vcco33    |       3.300 |     0.027 |       0.026 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.007 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.705 |       0.674 |      0.031 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+-----------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                                | Constraint (ns) |
+----------------+-----------------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_p_i                                                           |             8.0 |
| clk_fb         | pll/clk_fb                                                            |             8.0 |
| clk_fpga_3     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |            40.0 |
| pll_adc_clk    | pll/clk_adc                                                           |             8.0 |
| pll_dac_clk_1x | pll/clk_dac_1x                                                        |             8.0 |
| pll_dac_clk_2p | pll/clk_dac_2p                                                        |             4.0 |
| pll_dac_clk_2x | pll/clk_dac_2x                                                        |             4.0 |
| rx_clk         | daisy_p_i[1]                                                          |             4.0 |
+----------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| red_pitaya_top                                                                   |     1.614 |
|   i_hk                                                                           |     0.001 |
|   i_iobufn[0]                                                                    |    <0.001 |
|   i_iobufn[1]                                                                    |    <0.001 |
|   i_iobufn[2]                                                                    |    <0.001 |
|   i_iobufn[3]                                                                    |    <0.001 |
|   i_iobufn[4]                                                                    |    <0.001 |
|   i_iobufn[5]                                                                    |    <0.001 |
|   i_iobufn[6]                                                                    |    <0.001 |
|   i_iobufn[7]                                                                    |    <0.001 |
|   i_iobufp[0]                                                                    |    <0.001 |
|   i_iobufp[1]                                                                    |    <0.001 |
|   i_iobufp[2]                                                                    |    <0.001 |
|   i_iobufp[3]                                                                    |    <0.001 |
|   i_iobufp[4]                                                                    |    <0.001 |
|   i_iobufp[5]                                                                    |    <0.001 |
|   i_iobufp[6]                                                                    |    <0.001 |
|   i_iobufp[7]                                                                    |    <0.001 |
|   i_ps                                                                           |     1.293 |
|     axi_slave_gp0                                                                |     0.002 |
|     system_i                                                                     |     1.291 |
|       system_i                                                                   |     1.291 |
|         axi_protocol_converter_0                                                 |     0.001 |
|           inst                                                                   |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                 |     0.001 |
|               MI_REG                                                             |     0.000 |
|                 ar_pipe                                                          |     0.000 |
|                 aw_pipe                                                          |     0.000 |
|                 axi_infrastructure_v1_1_0_axi2vector_0                           |     0.000 |
|                 axi_infrastructure_v1_1_0_vector2axi_0                           |     0.000 |
|                 b_pipe                                                           |     0.000 |
|                 r_pipe                                                           |     0.000 |
|                 w_pipe                                                           |     0.000 |
|               RD.ar_channel_0                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                     |    <0.001 |
|                 cmd_translator_0                                                 |    <0.001 |
|                   incr_cmd_0                                                     |    <0.001 |
|                   wrap_cmd_0                                                     |    <0.001 |
|               RD.r_channel_0                                                     |    <0.001 |
|                 rd_data_fifo_0                                                   |    <0.001 |
|                 transaction_fifo_0                                               |    <0.001 |
|               SI_REG                                                             |    <0.001 |
|                 ar_pipe                                                          |    <0.001 |
|                 aw_pipe                                                          |    <0.001 |
|                 axi_infrastructure_v1_1_0_axi2vector_0                           |     0.000 |
|                 axi_infrastructure_v1_1_0_vector2axi_0                           |     0.000 |
|                 b_pipe                                                           |    <0.001 |
|                 r_pipe                                                           |    <0.001 |
|                 w_pipe                                                           |     0.000 |
|               WR.aw_channel_0                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                     |    <0.001 |
|                 cmd_translator_0                                                 |    <0.001 |
|                   incr_cmd_0                                                     |    <0.001 |
|                   wrap_cmd_0                                                     |    <0.001 |
|               WR.b_channel_0                                                     |    <0.001 |
|                 bid_fifo_0                                                       |    <0.001 |
|                 bresp_fifo_0                                                     |    <0.001 |
|         proc_sys_reset                                                           |    <0.001 |
|           U0                                                                     |    <0.001 |
|             EXT_LPF                                                              |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                          |    <0.001 |
|             SEQ                                                                  |    <0.001 |
|               SEQ_COUNTER                                                        |    <0.001 |
|         processing_system7                                                       |     1.289 |
|           inst                                                                   |     1.289 |
|             xlnx_axi_wrshim_unwrap_inst_gp0                                      |     0.000 |
|             xlnx_axi_wrshim_unwrap_inst_gp1                                      |     0.000 |
|         xadc                                                                     |     0.001 |
|           inst                                                                   |     0.001 |
|             AXI_LITE_IPIF_I                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|                 I_DECODER                                                        |    <0.001 |
|                   MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|                   MEM_DECODE_GEN[2].GEN_FOR_MULTI_CS.MEM_SELECT_I                |    <0.001 |
|             AXI_XADC_CORE_I                                                      |    <0.001 |
|             INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                 |    <0.001 |
|             SOFT_RESET_I                                                         |    <0.001 |
|   i_scope                                                                        |     0.130 |
|     i_dfilt1_cha                                                                 |     0.009 |
|     i_dfilt1_chb                                                                 |     0.008 |
|     i_wr0                                                                        |     0.002 |
|     i_wr1                                                                        |     0.002 |
|   pll                                                                            |     0.097 |
+----------------------------------------------------------------------------------+-----------+


