<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://iverilog.icarus.com/" target="_blank">icarus</a></h3>
<pre class="test-passed">
description: Test
rc: 1 (means success: 0)
should_fail_because: For a macro with arguments, the parentheses are always required in the macro call, even if all the arguments have defaults.
tags: 22.5.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-22
top_module: 
type: preprocessing
mode: preprocessing
files: <a href="../../../tests/chapter-22/22.5.1--define-expansion_18.sv.html" target="file-frame">tests/chapter-22/22.5.1--define-expansion_18.sv</a>
time_elapsed: 0.000s
ram usage: 9564 KB
</pre>
<pre class="log">

sh scr.sh -g2012 -E -I/tmpfs/src/github/sv-tests/tests/chapter-22 <a href="../../../tests/chapter-22/22.5.1--define-expansion_18.sv.html" target="file-frame">tests/chapter-22/22.5.1--define-expansion_18.sv</a>
<a href="../../../tests/chapter-22/22.5.1--define-expansion_18.sv.html#l-11" target="file-frame">tests/chapter-22/22.5.1--define-expansion_18.sv:11</a>: error: missing argument list for `MACRO3.
errors preprocessing Verilog program.

</pre>
</body>