<stg><name>dpu_func_Pipeline_FUNC_CADDQ_LOOP1</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_p4_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p4_17"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %this_p3_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p3_17"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %this_p1_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p1_16"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:6 %p_read19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1

]]></Node>
<StgValue><ssdm name="addr1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast

]]></Node>
<StgValue><ssdm name="itr_cast_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:9 %p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3

]]></Node>
<StgValue><ssdm name="p_read36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:10 %p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2

]]></Node>
<StgValue><ssdm name="p_read25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:11 %p_read_13 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8192 %p_read_13, i8192 %this_p1_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8192 %p_read25, i8192 %this_p3_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8192 %p_read36, i8192 %this_p4_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i3 0, i3 %i_40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.body.i489

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i489:0 %i = load i3 %i_40

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i489:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i489:2 %icmp_ln270 = icmp_eq  i3 %i, i3 %itr_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln270"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i489:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i489:4 %i_71 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_71"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i489:5 %br_ln270 = br i1 %icmp_ln270, void %for.body.i489.split, void %if.end462.loopexit10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="3">
<![CDATA[
for.body.i489.split:3 %zext_ln272 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i489.split:4 %add_ln272 = add i8 %zext_ln272, i8 %addr1_read

]]></Node>
<StgValue><ssdm name="add_ln272"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.body.i489.split:5 %idxprom_i506 = zext i8 %add_ln272

]]></Node>
<StgValue><ssdm name="idxprom_i506"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i489.split:6 %this_pMem_addr_17 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i506

]]></Node>
<StgValue><ssdm name="this_pMem_addr_17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i489.split:7 %this_pMem_load_7 = load i8 %this_pMem_addr_17

]]></Node>
<StgValue><ssdm name="this_pMem_load_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i489.split:15 %store_ln270 = store i3 %i_71, i3 %i_40

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i489.split:0 %this_p4_17_load_1 = load i8192 %this_p4_17

]]></Node>
<StgValue><ssdm name="this_p4_17_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i489.split:1 %this_p3_17_load_1 = load i8192 %this_p3_17

]]></Node>
<StgValue><ssdm name="this_p3_17_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i489.split:7 %this_pMem_load_7 = load i8 %this_pMem_addr_17

]]></Node>
<StgValue><ssdm name="this_pMem_load_7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
for.body.i489.split:8 %call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load_7, i8192 %p_read19, i8192 %this_p3_17_load_1, i8192 %this_p4_17_load_1, i8 4

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.body.i489.split:12 %store_ln270 = store i8192 %this_pMem_load_7, i8192 %this_p1_16

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
if.end462.loopexit10.exitStub:0 %this_p4_17_load = load i8192 %this_p4_17

]]></Node>
<StgValue><ssdm name="this_p4_17_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
if.end462.loopexit10.exitStub:1 %this_p3_17_load = load i8192 %this_p3_17

]]></Node>
<StgValue><ssdm name="this_p3_17_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
if.end462.loopexit10.exitStub:2 %this_p1_16_load = load i8192 %this_p1_16

]]></Node>
<StgValue><ssdm name="this_p1_16_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
if.end462.loopexit10.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_16_out, i8192 %this_p1_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
if.end462.loopexit10.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_17_out, i8192 %this_p3_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
if.end462.loopexit10.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_17_out, i8192 %this_p4_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
if.end462.loopexit10.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
for.body.i489.split:8 %call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load_7, i8192 %p_read19, i8192 %this_p3_17_load_1, i8192 %this_p4_17_load_1, i8 4

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8192" op_0_bw="16384">
<![CDATA[
for.body.i489.split:9 %this_p3_ret3 = extractvalue i16384 %call_ret1

]]></Node>
<StgValue><ssdm name="this_p3_ret3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8192" op_0_bw="16384">
<![CDATA[
for.body.i489.split:10 %this_p4_ret3 = extractvalue i16384 %call_ret1

]]></Node>
<StgValue><ssdm name="this_p4_ret3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i489.split:2 %specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln270"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
for.body.i489.split:11 %store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_17, i8192 %this_p3_ret3, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i489.split:13 %store_ln270 = store i8192 %this_p3_ret3, i8192 %this_p3_17

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i489.split:14 %store_ln270 = store i8192 %this_p4_ret3, i8192 %this_p4_17

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.body.i489.split:16 %br_ln270 = br void %for.body.i489

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
