t deduct techniqu diagnosi bridg fault a deduct techniqu present use voltag test diagnosi singl bridg fault two gate input output line applic combin fullscan sequenti circuit defect class fault method accur construct make assumpt logiclevel wiredandor behavior pathtrac procedur start fail output deduc potenti line associ bridg elimin certain fault inform obtain pathtrac fail output combin use intersect graph make deduct intersect graph implicitli repres candid fault therebi obviat need enumer fault henc allow explor space fault procedur perform dynam reduc intersect graph maintain reduc memori simul time dictionari fault simul requir result provid larg isca benchmark circuit largest benchmark circuit procedur reduc space bridg fault order hundr fault averag second execut time b introduct bridg fault two line b circuit occur two line unintent short line b differ logic valu gate drive line engag drive fight logic content depend gate drive line b input valu resist bridg bridg line intermedi voltag valu va vb not well defin logic valu interpret logic fan bridg shown shade region figur a logic gate downstream bridg node variabl input logic threshold thu intermedi voltag bridg node may interpret differ differ gate known byzantin gener problem illustr figur b voltag node va interpret faulti valu gate good valu gate c thu differ branch singl fanout stem differ logic valu feasibl diagnosi scheme evalu use paramet accuraci precis storag requir comput complex accur simul bridg fault comput expens thu may feasibl perform bridg fault simul diagnosi further space bridg fault extrem larg exampl larg isca benchmark circuit order fault sever techniqu propos diagnosi bridg fault combin circuit use voltag test mill research support part defens advanc research project agenc darpa contract dabt c semiconductor research corpor src grant dp offic naval research onr grant n equip grant hewlettpackard man mccluskey acken present approach diagnos bridg fault use stuckat dictionari chess et al lavo et al improv techniqu techniqu enumer bridg fault henc constrain use reduc set bridg fault extract layout further construct storag requir fault dictionari may prohibit chakravarti gong describ voltagebas algorithm use wiredand wiredor model stuckat fault dictionari wiredand wiredor model work technolog one logic valu alway strongli driven other x x x a primari output b effect propag primari input threshold v threshold vbridg c bridg fault threshold v figur bridg fault effect propag paper present deduct techniqu requir fault dictionari explicitli simul fault either stuckat bridg further model wiredand wiredor assum logiclevel class bridg fault consid singl bridg fault two line circuit line could gate output gate input primari input defect class fault method accur defect guarante candid list fol low fail vector fail output refer vector primari output fail test tester not simul deduct techniqu consist two deduct procedur first pathtrac procedur start fail output use logic valu obtain logic simul good circuit fail vector use deduc line potenti associ bridg fault second procedur intersect graph construct inform obtain pathtrac fail output pathtrac intersect graph construct process dynam diagnosi intersect graph implicitli repres candid bridg fault consider therebi allow process entir space bridg fault implicit man ner diagnosi reduc version graph maintain retain diagnost inform reduc memori usag simul time sinc techniqu use logic simul explicitli simul fault fast techniqu output list candid fault resolut the size candid list adequ diagnosi complet otherwis either candid list simul bridg fault simul techniqu use improv resolut pathtrac procedur pathtrac procedur deduc line circuit potenti associ bridg fault potenti sourc error respect fail output defin follow potenti sourc error respect fail output line circuit exist sensit path fail output applic correspond fail vector note distinct potenti sourc error actual sourc error associ defect follow actual sourc error simpli refer sourc error pathtrac procedur similar critic path trace star algorithm howev import differ procedur develop singl stuckat fault henc one line circuit assum faulti howev bridg fault due byzantin gener problem line could sourc fault effect further effect may reconverg lead effect multiplepath sensit shown figur b voltag line va b vb interpret faulti gate e fault effect reconverg gate f howev assumpt singl bridg fault two line ensur two line circuit sourc error logicvalu gate input said control determin gate output valu regardless input valu pathtrac procedur proce follow start fail output process line circuit revers topolog order input gate output reach observ input valu input noncontrol valu continu trace input one input control valu continu trace one control input fanout branch reach continu trace stem choic select control valu exploit explain later first consid case singl line sourc error fail output consid case line bridg fault sourc error fail output consid singl line sourc error fail vector reconverg fanout exist follow situat could occur figur a effect error stem c propag output howev path differ pariti cancel reconverg refer self mask figur b show exampl multipl path sensit bold line indic error propag error line c propag two path reconverg propag output ah f e f e c propag a error stem c propag b multiplepath sensit c figur reconverg fanout singl sourc error lemma fail vector pathtrac procedur includ potenti sourc error respect fail out put assum singl sourc error proof pathtrac reach fanout branch continu stem henc stem sourc error would includ gate multipl control valu input fault effect propag gate exist stem error reconverg gate collect chang control valu pathtrac reach gate continu along one line control val ue henc includ stem lemma interpret follow defect caus singl line faulti fail vector fault effect propag fail output pathtrac includ line sensit fail output pathtrac procedur conserv respect singl sourc error line pathtrac may potenti sourc error exampl line h figur b potenti sourc error would includ pathtrac howev conserv approach necessari line bridg fault could sourc error respect fail output note singl sourc error potenti sourc error critic line circuit next consid case line bridg fault sourc error fail vector exist least one path line bridg fault bridg fault creat one feedback loop fault refer feedback bridg fault path exist line bridg fault call nonfeedback bridg fault feedback bridg fault may caus oscil occur input vector creat sensit path one line bridg fault path odd invers pariti oscil detect tester use addit fail output pathtrac pro cedur follow lemma theorem corollari applic feedback nonfeedback bridg fault symbol ab use repres bridg fault lemma bridg fault ab caus fault effect propag output due reconverg bridg fault effect line bridg fault pathtrac procedur start fail output includ least one line bridg fault proof reconverg gate exist one control input valu pathtrac continu one line control input valu thu one line bridg fault cover pathtrac case lemma illustr figur output gate e fail pathtrac start output proce input sinc gate e two control input trace continu one them node b part bridg fault ab cover pathtrac x x e bridg fault ei f g node test vector po primari output figur pathtrac node set node set n ij defin set line lie pathtrac start fail output po applic testvector j theorem neither line line b bridg fault ab node set n ij fault ab could caus output po fail test vector j proof by contradict assum bridg fault ab caus output po fail testvector j impli exist sensit path a b interact fault effect b primari output po applic testvector j neither line line b due lemma exist sensit path po lead contradict corollari defect singl bridg fault ab node set n ij must contain least one line b proof follow directli theorem note theorem corollari conserv make assumpt resist bridg fault gate feed bridg fault input valu logic input threshold gate downstream bridg fault assumpt made presenc singl bridg fault inform group node set use make deduct perform use concept intersect graph intersect graph process given group node set fn ij g intersect graph defin follow definit intersect graph simpl undirect graph no loop multipl edg node setg edg j l figur show intersect graph vertic correspond node set shown within curli bracket intersect graph similar structur initi graph propos chakravarti gong howev import differ initi graph construct use structur inform intersect graph construct use logic inform exploit pathtrac procedur initi graph creat static diagnosi process howev intersect graph updat process dynam diagnosi reduct procedur maintain reduc version graph without lose diagnost in format intersect graph interest structur properti use perform deduct maintain reduc graph help reduc memori requir simul time g v g figur intersect graph properti structur properti properti gi two vertic v v set vertic partit three set v ei v v proof let n ij n ij node set correspond v v corollari n ij n ij contain least one line bridg fault ab sinc v v contain one line b say a impli n contain line b consid arbitrari vertex vg corollari follow node set correspond v contain least one line b thu v adjac least one v v impli one follow three condit hold v adjac v adjac v v adjac v adjac v v adjac v v three set obtain properti cliqu proof corollari properti follow node set correspond everi v v fvg contain one one b say a node set correspond everi contain line b thu v cliqu figur illustr properti intersect graph reduc maintain properti reduc number vertic edg further also reduc number node set need maintain size thu reduct process done dynam diagnosi help reduc memori simul time follow follow properti use reduct process corollari intersect graph cliqu subgraph induc v fvg v fvg respect use properti node set v contain one line b bridg node set v contain line intersect graph process corollari use procedur shown figur reduc intersect graph irreduc intersect graph either complet graph follow characterist ei v v set empti exampl reduct procedur shown figur initi intersect intersect graph vertex correspond node set n ij possibl find v v sinc gi cliqu reduc reduc reduc reduc edg incid v v figur procedur reduc intersect graph graph reduc two time obtain irreduc graph two disjoint vertic dynam process gi proce fol low node set n ij obtain updat gi reduc intersect graph irreduc graph obtain node set process irreduc intersect graph obtain contain candid bridg fault candid list c obtain irreduc graph gir use follow rule gir two disconnect compon one vertex let n ij n ij node set associ two vertic g gir one compon complet graph v ij n ij node set associ v v g gir complet graph let g reduc intersect graph compact way implicitli repres space candid bridg fault further reduct procedur prune space candid bridg fault without lose diagnost inform defect guarante candid list construct candid list includ fault logic equival diagnost equival respect test set better test set may distinguish fault therebi increas diagnost re olut whengir complet graph one line bridg determin certainti result partial diagnosi experiment result indic partial diagnosi occur often implement issu complex major oper perform gi process reduc tion basic oper need reduct procedur set intersect further node set need store vertex g gvvg a initi intersect graph b reduc intersect graph figur exampl intersect graph reduct gi node set repres bitvector valu indic presenc node indic absenc one n line circuit size node set dne byte bit vector represent allow effici set intersect use bitwis oper result dynam process gi size grow shrink henc data structur chosen repres gi twodimension link list gi jvi j vertic assum byte pointer vertex indic worstcas memori requir gi associ node set jvi j theta dnejvi j jvi j byte sinc jvi j typic much smaller n worstcas space complex ojvi j theta n worstcas size jvi j n fail n fail total number fail output fail vector reduct procedur result jvi j much smaller nfail therebi reduc memori requir reduct procedur comput v v set base corollari explor edg ei typic jei j small edg ei reduct procedur comput v intersect oper node set two vertic gi reduc number vertic gi thu maximum number intersect possibl procedur reduc intersect graph jvi thu worstcas time complex procedur reduc intersect graph ojvi intersect again reduct procedur result small jvi j valu therebi reduc simul time heurist improv resolut pathtrac procedur reach gate multipl control input one chosen choic input impact size result node set element henc impact diagnost resolut smaller size node set smaller intersect node set greater likelihood reduc intersect graph two condit check select control input manner size result node set reduc first base fanout pathtrac reach stem continu stem uncondit control input branch stem one whose branch chosen input select sinc stem select anyway second condit involv check control line scoap control measur use easili control input check control logic valu line viceversa like give smallest node set gate reach two differ applic pathtrac choic control input exist select differ input two run potenti result smaller intersect two result node set dirti bit set pathtrac choos control input input avoid futur invoc pathtrac procedur base condit three heurist defin be low heurist choos control input randomli heurist choos control input check fanout follow con trollabl heurist choos control input check dirti bit follow fanout control overal diagnosi procedur shown figur test vector output simul fail output po j pathtrac fail output po j figur diagnosi procedur experiment result diagnosi procedur implement c experi perform sun sparcstat mb memori fullscan version isca sequenti benchmark circuit practic fail respons use input diagnosi procedur would obtain test fail circuit tester diagnosi experi fail respons gener use accur bridg fault simul eproof ensur diagnost experi realist possibl cell librari circuit gener manual test vector use compact test gener target stuckat fault ideal diagnost test set bridg fault would best choic larg isca benchmark circuit consid benchmark circuit random sampl singl twolin bridg fault inject one time one fault fail respons obtain perform bridg fault simul given test set use eproof fault produc fail output drop rest fault fail respons use perform di agnosi diagnosi result summar tabl averag minimum maximum size candid list shown tabl three differ heurist averag size candid list hundr fault signific reduct space fault further expect heurist improv diagnost resolut heurist reduct signific exampl s averag size candid list reduc factor note case method uniqu identifi fault reso lution best resolut indic bold averag size node set intersect graph shown figur expect heurist best term node set size heurist heurist better heurist term averag size intersect graph averag valu execut time number fail output percentag fault partial diagnos given heurist interest observ made tabl note averag size set small appear independ circuit size further order magnitud smaller total number line circuit therebi suggest pathtrac procedur ef ficient averag size intersect graph jvi j quarter total number fail output indic graph reduct procedur use expect heurist best term averag size node set heurist best term averag size intersect graph jvi j note procedur accur construct is defect guarante candid list distribut size candid list shown figur s trend observ circuit well fault resolut adequ less candid consid diagnosi complet fault resolut between candid list small enough accur simul use bridg fault simul postprocess step case diagnosi partial is one line bridg determin certainti case resolut larg bridg fault simul cannot perform diagnosi procedur follow techniqu use candid list improv resolu tion note resolut obtain use compact stuckat test set expect would better resolut better test set tabl diagnost resolut circuit candid list size ave min max ave min max ave min max diagnosi procedur requir small execut time seen column tabl procedur requir logic simul fail vector pathtrac procedur fail output procedur linear size circuit further graph reduct procedur linear size vertex set jvi j techniqu use requir either storag stuckat fault dictionari simul stuckat fault diagnosi seen column tabl storag requir dictionari larg simul time order magnitud larger requir diagnosi procedur expect sinc fault simul greater linear complex size circuit further fault simul without fault drop need perform techniqu use also need enumer bridg fault henc constrain use small set realist fault tradeoff resolut complex suggest diagnosi procedur space timeeffici could attempt first complement procedur greater resolut requir tabl diagnosi result comparison techniqu use stuckat fault inform circuit averag size averag averag valu stuckat fault node set jv j heurist inform heu heu heu heu heu heu exec fail partial storag exec time z time sf sf g sf g full fault dictionari matrix format z wo fault drop candid list size normal ratio figur distribut candid list size conclus futur work deduct procedur diagnosi bridg fault accur experiment shown space time effici describ inform obtain pathtrac procedur fail output combin use intersect graph construct process dynam make deduct intersect graph provid implicit mean repres process space candid bridg fault without use dictionari explicit fault simul procedur assum singl bridg fault two line defect involv multipl fault short multipl line properti gi may violat extens multipl fault short multipl line requir look larger size cliqu kn n graph gi interest applic work area design error locat design error multipl diagnosi procedur use without modif higher multipl error requir extens r bridg stuckat fault fault model evolut diagno si accuraci vs precis bias vote method simul cmo bridg fault presenc variabl gate logic threshold eproof cmo bridg fault simul diagnos cmo bridg fault stuckat fault dictionari diagnos realist bridg fault stuckat inform beyond byzantin gen eral unexpect behavior bridg fault diagnosi an algorithm diagnos twolin bridg fault cmo combin circuit script critic path trace algorithm synchron sequenti circuit whi less inform logic simul use fault simul digit system test testabl design combin profil sequenti benchmark circuit cost effect gener minim test set stuckat fault combin logic circuit tr algorithm diagnos twolin bridg fault combin circuit diagnosi realist bridg fault singl stuckat inform eproof beyond byzantin gener bias vote ctr srikanth venkataraman scott bradi drummond poirot applic logic fault diagnosi tool ieee design test v n p januari yushen yang andrea veneri paul thadikaran srikanth venkataraman extract error model autom model debug highperform low power custom design proceed confer design autom test europ p march andrea veneri jiang brandon liu increment design debug logic synthesi environ journal electron test theori applic v n p octob