

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3'
================================================================
* Date:           Mon Mar 25 12:40:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_3  |        ?|        ?|        26|         25|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|     538|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     262|    -|
|Register         |        -|     -|     331|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     331|     800|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+---------------------------------+----------------+
    |              Instance              |              Module             |   Expression   |
    +------------------------------------+---------------------------------+----------------+
    |am_addmul_15s_17s_14ns_32_4_1_U4    |am_addmul_15s_17s_14ns_32_4_1    |  (i0 + i1) * i2|
    |mac_muladd_16ns_14ns_32s_32_4_1_U6  |mac_muladd_16ns_14ns_32s_32_4_1  |    i0 + i1 * i2|
    |mul_mul_16s_14ns_16_4_1_U5          |mul_mul_16s_14ns_16_4_1          |         i0 * i1|
    +------------------------------------+---------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln168_fu_197_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln169_1_fu_235_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln169_fu_222_p2                 |         +|   0|  0|  70|          63|          63|
    |add_ln171_fu_290_p2                 |         +|   0|  0|  24|          17|          15|
    |add_ln173_1_fu_314_p2               |         +|   0|  0|  16|          16|          16|
    |add_ln173_fu_326_p2                 |         +|   0|  0|  16|          16|          16|
    |add_ln187_fu_389_p2                 |         +|   0|  0|  23|          16|          16|
    |j_2_fu_260_p2                       |         +|   0|  0|  71|          64|           1|
    |tmp1_fu_300_p2                      |         +|   0|  0|  25|          18|          18|
    |tmp2_2_fu_367_p2                    |         +|   0|  0|  24|          17|          15|
    |tmp1_1_fu_280_p2                    |         -|   0|  0|  24|          17|          17|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage17_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln165_fu_182_p2                |      icmp|   0|  0|  29|          64|          64|
    |grp_fu_395_p00                      |    select|   0|  0|  14|           1|          14|
    |select_ln173_fu_318_p3              |    select|   0|  0|  15|           1|           1|
    |select_ln187_fu_381_p3              |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 538|         454|         401|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  130|         26|    1|         26|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |gmem0_blk_n_AR               |    9|          2|    1|          2|
    |gmem0_blk_n_AW               |    9|          2|    1|          2|
    |gmem0_blk_n_B                |    9|          2|    1|          2|
    |gmem0_blk_n_R                |    9|          2|    1|          2|
    |gmem0_blk_n_W                |    9|          2|    1|          2|
    |j_fu_92                      |    9|          2|   64|        128|
    |m_axi_gmem0_ARADDR           |   14|          3|   64|        192|
    |m_axi_gmem0_AWADDR           |   14|          3|   64|        192|
    |m_axi_gmem0_WDATA            |   14|          3|   16|         48|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  262|         55|  218|        604|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln173_reg_477            |  16|   0|   16|          0|
    |add_ln187_reg_497            |  16|   0|   16|          0|
    |ap_CS_fsm                    |  25|   0|   25|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem0_addr_1_reg_457         |  64|   0|   64|          0|
    |gmem0_addr_reg_450           |  64|   0|   64|          0|
    |icmp_ln165_reg_446           |   1|   0|    1|          0|
    |j_fu_92                      |  64|   0|   64|          0|
    |tmp2_reg_482                 |  32|   0|   32|          0|
    |u_reg_464                    |  16|   0|   16|          0|
    |v_reg_470                    |  16|   0|   16|          0|
    |zext_ln164_1_cast_reg_441    |  14|   0|   32|         18|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 331|   0|  349|         18|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   16|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   16|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   10|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                 gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                 gmem0|       pointer|
|j1_2                  |   in|   64|     ap_none|                                                  j1_2|        scalar|
|indvars_iv_i          |   in|   64|     ap_none|                                          indvars_iv_i|        scalar|
|a_load                |   in|   64|     ap_none|                                                a_load|        scalar|
|tmp                   |   in|   63|     ap_none|                                                   tmp|        scalar|
|zext_ln164_1          |   in|   14|     ap_none|                                          zext_ln164_1|        scalar|
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 25, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln164_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln164_1"   --->   Operation 30 'read' 'zext_ln164_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %tmp"   --->   Operation 31 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_load"   --->   Operation 32 'read' 'a_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv_i"   --->   Operation 33 'read' 'indvars_iv_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j1_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %j1_2"   --->   Operation 34 'read' 'j1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln164_1_cast = zext i14 %zext_ln164_1_read"   --->   Operation 35 'zext' 'zext_ln164_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %j1_2_read, i64 %j"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [hls_source/my_intt.c:168]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln165 = icmp_ult  i64 %j_1, i64 %indvars_iv_i_read" [hls_source/my_intt.c:165]   --->   Operation 41 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc36.loopexit.i.exitStub, void %for.inc.split.i" [hls_source/my_intt.c:165]   --->   Operation 42 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %j_1" [hls_source/my_intt.c:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln168)   --->   "%shl_ln168 = shl i64 %j_1, i64 1" [hls_source/my_intt.c:168]   --->   Operation 44 'shl' 'shl_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln168 = add i64 %a_load_read, i64 %shl_ln168" [hls_source/my_intt.c:168]   --->   Operation 45 'add' 'add_ln168' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln168, i32 1, i32 63" [hls_source/my_intt.c:168]   --->   Operation 46 'partselect' 'trunc_ln4' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i63 %trunc_ln4" [hls_source/my_intt.c:168]   --->   Operation 47 'sext' 'sext_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln168" [hls_source/my_intt.c:168]   --->   Operation 48 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln169 = add i63 %trunc_ln168, i63 %tmp_read" [hls_source/my_intt.c:169]   --->   Operation 49 'add' 'add_ln169' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln169, i1 0" [hls_source/my_intt.c:169]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.08ns)   --->   "%add_ln169_1 = add i64 %a_load_read, i64 %shl_ln1" [hls_source/my_intt.c:169]   --->   Operation 51 'add' 'add_ln169_1' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln169_1, i32 1, i32 63" [hls_source/my_intt.c:169]   --->   Operation 52 'partselect' 'trunc_ln169_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i63 %trunc_ln169_2" [hls_source/my_intt.c:169]   --->   Operation 53 'sext' 'sext_ln169' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i16 %gmem0, i64 %sext_ln169" [hls_source/my_intt.c:169]   --->   Operation 54 'getelementptr' 'gmem0_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%j_2 = add i64 %j_1, i64 1" [hls_source/my_intt.c:165]   --->   Operation 55 'add' 'j_2' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln165 = store i64 %j_2, i64 %j" [hls_source/my_intt.c:165]   --->   Operation 56 'store' 'store_ln165' <Predicate = (icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [7/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 57 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 58 [6/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 58 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [7/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 59 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [5/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 60 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [6/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 61 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [4/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 62 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 63 [5/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 63 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 64 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 65 [4/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 65 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 66 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [3/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 67 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 68 [1/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 68 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [2/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 69 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%u = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem0_addr" [hls_source/my_intt.c:168]   --->   Operation 70 'read' 'u' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 71 [1/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 71 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 72 [1/1] (7.30ns)   --->   "%v = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem0_addr_1" [hls_source/my_intt.c:169]   --->   Operation 72 'read' 'v' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i16 %u" [hls_source/my_intt.c:166]   --->   Operation 73 'zext' 'zext_ln166' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i16 %v" [hls_source/my_intt.c:166]   --->   Operation 74 'zext' 'zext_ln166_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i16 %v" [hls_source/my_intt.c:166]   --->   Operation 75 'zext' 'zext_ln166_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.85ns)   --->   "%tmp1_1 = sub i17 %zext_ln166, i17 %zext_ln166_2" [hls_source/my_intt.c:176]   --->   Operation 76 'sub' 'tmp1_1' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i17 %tmp1_1" [hls_source/my_intt.c:149]   --->   Operation 77 'sext' 'sext_ln149' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.85ns)   --->   "%add_ln171 = add i17 %zext_ln166, i17 118783" [hls_source/my_intt.c:171]   --->   Operation 78 'add' 'add_ln171' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i17 %add_ln171" [hls_source/my_intt.c:171]   --->   Operation 79 'sext' 'sext_ln171' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.86ns)   --->   "%tmp1 = add i18 %sext_ln171, i18 %zext_ln166_1" [hls_source/my_intt.c:171]   --->   Operation 80 'add' 'tmp1' <Predicate = (icmp_ln165)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tmp1, i32 17" [hls_source/my_intt.c:172]   --->   Operation 81 'bitselect' 'tmp_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln173_1 = add i16 %u, i16 %v" [hls_source/my_intt.c:173]   --->   Operation 82 'add' 'add_ln173_1' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 83 [1/1] (0.29ns)   --->   "%select_ln173 = select i1 %tmp_1, i16 0, i16 53247" [hls_source/my_intt.c:173]   --->   Operation 83 'select' 'select_ln173' <Predicate = (icmp_ln165)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln173 = add i16 %select_ln173, i16 %add_ln173_1" [hls_source/my_intt.c:173]   --->   Operation 84 'add' 'add_ln173' <Predicate = (icmp_ln165)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 85 [1/1] (7.30ns)   --->   "%gmem0_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i64 %gmem0_addr, i32 1" [hls_source/my_intt.c:173]   --->   Operation 85 'writereq' 'gmem0_addr_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp1_1, i32 16" [hls_source/my_intt.c:177]   --->   Operation 86 'bitselect' 'tmp_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.29ns)   --->   "%select_ln177 = select i1 %tmp_2, i18 12289, i18 0" [hls_source/my_intt.c:177]   --->   Operation 87 'select' 'select_ln177' <Predicate = (icmp_ln165)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.39ns) (grouped into DSP with root node tmp2)   --->   "%tmp1_4 = add i18 %select_ln177, i18 %sext_ln149" [hls_source/my_intt.c:177]   --->   Operation 88 'add' 'tmp1_4' <Predicate = (icmp_ln165)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%sext_ln149_1 = sext i18 %tmp1_4" [hls_source/my_intt.c:149]   --->   Operation 89 'sext' 'sext_ln149_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 90 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 90 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 91 [1/1] (7.30ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.m_axi.i16P1A, i64 %gmem0_addr, i16 %add_ln173, i2 3" [hls_source/my_intt.c:173]   --->   Operation 91 'write' 'write_ln173' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 92 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 92 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 93 [5/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 93 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 94 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 94 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 95 [4/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 95 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 96 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 96 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i32 %tmp2" [hls_source/my_intt.c:183]   --->   Operation 97 'trunc' 'trunc_ln183' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_15 : Operation 98 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 98 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 99 [3/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 99 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 100 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 100 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 101 [2/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 101 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 102 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 102 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 103 [1/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 103 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 104 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i16 %mul_ln183" [hls_source/my_intt.c:183]   --->   Operation 105 'zext' 'zext_ln183' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 106 [3/3] (0.99ns) (grouped into DSP with root node add_ln184)   --->   "%tmp1_3 = mul i30 %zext_ln183, i30 12289" [hls_source/my_intt.c:183]   --->   Operation 106 'mul' 'tmp1_3' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.99>
ST_19 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node add_ln184)   --->   "%tmp1_3 = mul i30 %zext_ln183, i30 12289" [hls_source/my_intt.c:183]   --->   Operation 107 'mul' 'tmp1_3' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 0.64>
ST_20 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln184)   --->   "%tmp1_3 = mul i30 %zext_ln183, i30 12289" [hls_source/my_intt.c:183]   --->   Operation 108 'mul' 'tmp1_3' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln184)   --->   "%zext_ln149 = zext i30 %tmp1_3" [hls_source/my_intt.c:149]   --->   Operation 109 'zext' 'zext_ln149' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_20 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln184 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:184]   --->   Operation 110 'add' 'add_ln184' <Predicate = (icmp_ln165)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln184 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:184]   --->   Operation 111 'add' 'add_ln184' <Predicate = (icmp_ln165)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln184, i32 16, i32 31" [hls_source/my_intt.c:149]   --->   Operation 112 'partselect' 'trunc_ln8' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i16 %trunc_ln8" [hls_source/my_intt.c:149]   --->   Operation 113 'zext' 'zext_ln149_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.85ns)   --->   "%tmp2_2 = add i17 %zext_ln149_1, i17 118783" [hls_source/my_intt.c:185]   --->   Operation 114 'add' 'tmp2_2' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln187)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_2, i32 16" [hls_source/my_intt.c:186]   --->   Operation 115 'bitselect' 'tmp_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln187)   --->   "%select_ln187 = select i1 %tmp_3, i16 0, i16 53247" [hls_source/my_intt.c:187]   --->   Operation 116 'select' 'select_ln187' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln187 = add i16 %select_ln187, i16 %trunc_ln8" [hls_source/my_intt.c:187]   --->   Operation 117 'add' 'add_ln187' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [1/1] (7.30ns)   --->   "%gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i64 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:187]   --->   Operation 118 'writereq' 'gmem0_addr_1_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 119 [1/1] (7.30ns)   --->   "%write_ln187 = write void @_ssdm_op_Write.m_axi.i16P1A, i64 %gmem0_addr_1, i16 %add_ln187, i2 3" [hls_source/my_intt.c:187]   --->   Operation 119 'write' 'write_ln187' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 120 [5/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 120 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 121 [4/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 121 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 122 [3/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 122 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 123 [2/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 123 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hls_source/my_intt.c:160]   --->   Operation 124 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 125 [1/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i64 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 125 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc.i" [hls_source/my_intt.c:165]   --->   Operation 126 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ j1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln164_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca        ) [ 0110000000000000000000000000]
zext_ln164_1_read  (read          ) [ 0000000000000000000000000000]
tmp_read           (read          ) [ 0010000000000000000000000000]
a_load_read        (read          ) [ 0010000000000000000000000000]
indvars_iv_i_read  (read          ) [ 0010000000000000000000000000]
j1_2_read          (read          ) [ 0000000000000000000000000000]
zext_ln164_1_cast  (zext          ) [ 0011111111111111000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000]
store_ln0          (store         ) [ 0000000000000000000000000000]
br_ln0             (br            ) [ 0000000000000000000000000000]
j_1                (load          ) [ 0000000000000000000000000000]
specpipeline_ln0   (specpipeline  ) [ 0000000000000000000000000000]
icmp_ln165         (icmp          ) [ 0111111111111111111111111110]
br_ln165           (br            ) [ 0000000000000000000000000000]
trunc_ln168        (trunc         ) [ 0000000000000000000000000000]
shl_ln168          (shl           ) [ 0000000000000000000000000000]
add_ln168          (add           ) [ 0000000000000000000000000000]
trunc_ln4          (partselect    ) [ 0000000000000000000000000000]
sext_ln168         (sext          ) [ 0000000000000000000000000000]
gmem0_addr         (getelementptr ) [ 0001111111111111111000000000]
add_ln169          (add           ) [ 0000000000000000000000000000]
shl_ln1            (bitconcatenate) [ 0000000000000000000000000000]
add_ln169_1        (add           ) [ 0000000000000000000000000000]
trunc_ln169_2      (partselect    ) [ 0000000000000000000000000000]
sext_ln169         (sext          ) [ 0000000000000000000000000000]
gmem0_addr_1       (getelementptr ) [ 0111111111111111111111111111]
j_2                (add           ) [ 0000000000000000000000000000]
store_ln165        (store         ) [ 0000000000000000000000000000]
u_req              (readreq       ) [ 0000000000000000000000000000]
u                  (read          ) [ 0000000000011000000000000000]
v_req              (readreq       ) [ 0000000000000000000000000000]
v                  (read          ) [ 0000000000001000000000000000]
zext_ln166         (zext          ) [ 0000000000000000000000000000]
zext_ln166_1       (zext          ) [ 0000000000000000000000000000]
zext_ln166_2       (zext          ) [ 0000000000000000000000000000]
tmp1_1             (sub           ) [ 0000000000000000000000000000]
sext_ln149         (sext          ) [ 0000000000000000000000000000]
add_ln171          (add           ) [ 0000000000000000000000000000]
sext_ln171         (sext          ) [ 0000000000000000000000000000]
tmp1               (add           ) [ 0000000000000000000000000000]
tmp_1              (bitselect     ) [ 0000000000000000000000000000]
add_ln173_1        (add           ) [ 0000000000000000000000000000]
select_ln173       (select        ) [ 0000000000000000000000000000]
add_ln173          (add           ) [ 0000000000000100000000000000]
gmem0_addr_req     (writereq      ) [ 0000000000000000000000000000]
tmp_2              (bitselect     ) [ 0000000000000000000000000000]
select_ln177       (select        ) [ 0000000000000000000000000000]
tmp1_4             (add           ) [ 0000000000000000000000000000]
sext_ln149_1       (sext          ) [ 0000000000000111000000000000]
write_ln173        (write         ) [ 0000000000000000000000000000]
tmp2               (mul           ) [ 0000000000000000111111000000]
trunc_ln183        (trunc         ) [ 0000000000000000111000000000]
gmem0_addr_resp    (writeresp     ) [ 0000000000000000000000000000]
mul_ln183          (mul           ) [ 0000000000000000000000000000]
zext_ln183         (zext          ) [ 0000000000000000000110000000]
tmp1_3             (mul           ) [ 0000000000000000000000000000]
zext_ln149         (zext          ) [ 0000000000000000000001000000]
add_ln184          (add           ) [ 0000000000000000000000000000]
trunc_ln8          (partselect    ) [ 0000000000000000000000000000]
zext_ln149_1       (zext          ) [ 0000000000000000000000000000]
tmp2_2             (add           ) [ 0000000000000000000000000000]
tmp_3              (bitselect     ) [ 0000000000000000000000000000]
select_ln187       (select        ) [ 0000000000000000000000000000]
add_ln187          (add           ) [ 0000000000000000000000100000]
gmem0_addr_1_req   (writereq      ) [ 0000000000000000000000000000]
write_ln187        (write         ) [ 0000000000000000000000000000]
specloopname_ln160 (specloopname  ) [ 0000000000000000000000000000]
gmem0_addr_1_resp  (writeresp     ) [ 0000000000000000000000000000]
br_ln165           (br            ) [ 0000000000000000000000000000]
ret_ln0            (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="j1_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j1_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indvars_iv_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln164_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln164_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln164_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="63" slack="0"/>
<pin id="104" dir="0" index="1" bw="63" slack="0"/>
<pin id="105" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_load_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_load_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvars_iv_i_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_i_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j1_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j1_2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_writeresp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="1"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="u_req/3 gmem0_addr_req/12 gmem0_addr_resp/14 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_writeresp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="2"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="v_req/4 gmem0_addr_1_req/21 gmem0_addr_1_resp/23 "/>
</bind>
</comp>

<comp id="140" class="1004" name="u_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="8"/>
<pin id="143" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="v_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="9"/>
<pin id="148" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln173_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="11"/>
<pin id="154" dir="0" index="2" bw="16" slack="1"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/13 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln187_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="20"/>
<pin id="164" dir="0" index="2" bw="16" slack="1"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln187/22 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln164_1_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln165_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln168_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln168_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln168/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln168_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="63" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln168_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="63" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem0_addr_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln169_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="63" slack="0"/>
<pin id="224" dir="0" index="1" bw="63" slack="1"/>
<pin id="225" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="63" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln169_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln169_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="63" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="7" slack="0"/>
<pin id="245" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln169_2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln169_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="63" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="gmem0_addr_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="j_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln165_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln166_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="2"/>
<pin id="273" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln166_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_1/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln166_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_2/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp1_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp1_1/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln149_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln171_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="15" slack="0"/>
<pin id="293" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln171_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="17" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="18" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln173_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="2"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln173_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln173_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="17" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln177_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="18" slack="0"/>
<pin id="343" dir="0" index="2" bw="18" slack="0"/>
<pin id="344" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln183_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/15 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln183_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/18 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/21 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln149_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149_1/21 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp2_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="15" slack="0"/>
<pin id="370" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_2/21 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/21 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln187_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187/21 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln187_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/21 "/>
</bind>
</comp>

<comp id="395" class="1007" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="17" slack="0"/>
<pin id="398" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp1_4/12 sext_ln149_1/12 tmp2/12 "/>
</bind>
</comp>

<comp id="403" class="1007" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="14" slack="0"/>
<pin id="406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln183/15 "/>
</bind>
</comp>

<comp id="410" class="1007" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="14" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp1_3/18 zext_ln149/20 add_ln184/20 "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_read_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="63" slack="1"/>
<pin id="427" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="a_load_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_load_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="indvars_iv_i_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_i_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="zext_ln164_1_cast_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="11"/>
<pin id="443" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln164_1_cast "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln165_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="450" class="1005" name="gmem0_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="gmem0_addr_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="2"/>
<pin id="459" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="u_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="2"/>
<pin id="466" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="470" class="1005" name="v_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="477" class="1005" name="add_ln173_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln173 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="5"/>
<pin id="484" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="trunc_ln183_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln183 "/>
</bind>
</comp>

<comp id="492" class="1005" name="zext_ln183_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="30" slack="1"/>
<pin id="494" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln183 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln187_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="159"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="169"><net_src comp="78" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="173"><net_src comp="96" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="120" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="179" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="187" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="179" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="271" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="274" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="323"><net_src comp="306" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="280" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="366"><net_src comp="354" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="354" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="340" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="286" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="395" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="407"><net_src comp="348" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="415"><net_src comp="351" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="421"><net_src comp="92" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="428"><net_src comp="102" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="433"><net_src comp="108" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="439"><net_src comp="114" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="444"><net_src comp="170" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="449"><net_src comp="182" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="216" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="460"><net_src comp="254" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="467"><net_src comp="140" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="473"><net_src comp="145" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="480"><net_src comp="326" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="485"><net_src comp="395" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="490"><net_src comp="348" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="495"><net_src comp="351" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="500"><net_src comp="389" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {12 13 14 15 16 17 18 21 22 23 24 25 26 27 }
 - Input state : 
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 : j1_2 | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 : indvars_iv_i | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 : a_load | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 : gmem0 | {3 4 5 6 7 8 9 10 11 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 : tmp | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 : zext_ln164_1 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln165 : 1
		br_ln165 : 2
		trunc_ln168 : 1
		shl_ln168 : 1
		add_ln168 : 1
		trunc_ln4 : 2
		sext_ln168 : 3
		gmem0_addr : 4
		add_ln169 : 2
		shl_ln1 : 3
		add_ln169_1 : 4
		trunc_ln169_2 : 5
		sext_ln169 : 6
		gmem0_addr_1 : 7
		j_2 : 1
		store_ln165 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp1_1 : 1
		sext_ln149 : 2
		add_ln171 : 1
		sext_ln171 : 2
		tmp1 : 3
		tmp_1 : 4
		select_ln173 : 5
		add_ln173 : 6
		tmp_2 : 2
		select_ln177 : 3
		tmp1_4 : 4
		sext_ln149_1 : 5
		tmp2 : 6
	State 13
	State 14
	State 15
		trunc_ln183 : 1
		mul_ln183 : 2
	State 16
	State 17
	State 18
		zext_ln183 : 1
		tmp1_3 : 2
	State 19
	State 20
		zext_ln149 : 1
		add_ln184 : 2
	State 21
		trunc_ln8 : 1
		zext_ln149_1 : 2
		tmp2_2 : 3
		tmp_3 : 4
		select_ln187 : 5
		add_ln187 : 6
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln168_fu_197       |    0    |    0    |    71   |
|          |        add_ln169_fu_222       |    0    |    0    |    70   |
|          |       add_ln169_1_fu_235      |    0    |    0    |    71   |
|          |           j_2_fu_260          |    0    |    0    |    71   |
|    add   |        add_ln171_fu_290       |    0    |    0    |    23   |
|          |          tmp1_fu_300          |    0    |    0    |    24   |
|          |       add_ln173_1_fu_314      |    0    |    0    |    16   |
|          |        add_ln173_fu_326       |    0    |    0    |    16   |
|          |         tmp2_2_fu_367         |    0    |    0    |    23   |
|          |        add_ln187_fu_389       |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln173_fu_318      |    0    |    0    |    16   |
|  select  |      select_ln177_fu_340      |    0    |    0    |    17   |
|          |      select_ln187_fu_381      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln165_fu_182       |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp1_1_fu_280         |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|  addmul  |           grp_fu_395          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_403          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_410          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  zext_ln164_1_read_read_fu_96 |    0    |    0    |    0    |
|          |      tmp_read_read_fu_102     |    0    |    0    |    0    |
|          |    a_load_read_read_fu_108    |    0    |    0    |    0    |
|   read   | indvars_iv_i_read_read_fu_114 |    0    |    0    |    0    |
|          |     j1_2_read_read_fu_120     |    0    |    0    |    0    |
|          |         u_read_fu_140         |    0    |    0    |    0    |
|          |         v_read_fu_145         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_126     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_133     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln173_write_fu_151   |    0    |    0    |    0    |
|          |    write_ln187_write_fu_161   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    zext_ln164_1_cast_fu_170   |    0    |    0    |    0    |
|          |       zext_ln166_fu_271       |    0    |    0    |    0    |
|   zext   |      zext_ln166_1_fu_274      |    0    |    0    |    0    |
|          |      zext_ln166_2_fu_277      |    0    |    0    |    0    |
|          |       zext_ln183_fu_351       |    0    |    0    |    0    |
|          |      zext_ln149_1_fu_363      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln168_fu_187      |    0    |    0    |    0    |
|          |       trunc_ln183_fu_348      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln168_fu_191       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln4_fu_202       |    0    |    0    |    0    |
|partselect|      trunc_ln169_2_fu_240     |    0    |    0    |    0    |
|          |        trunc_ln8_fu_354       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln168_fu_212       |    0    |    0    |    0    |
|   sext   |       sext_ln169_fu_250       |    0    |    0    |    0    |
|          |       sext_ln149_fu_286       |    0    |    0    |    0    |
|          |       sext_ln171_fu_296       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln1_fu_227        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_306         |    0    |    0    |    0    |
| bitselect|          tmp_2_fu_332         |    0    |    0    |    0    |
|          |          tmp_3_fu_373         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   509   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   a_load_read_reg_430   |   64   |
|    add_ln173_reg_477    |   16   |
|    add_ln187_reg_497    |   16   |
|   gmem0_addr_1_reg_457  |   16   |
|    gmem0_addr_reg_450   |   16   |
|    icmp_ln165_reg_446   |    1   |
|indvars_iv_i_read_reg_436|   64   |
|        j_reg_418        |   64   |
|       tmp2_reg_482      |   32   |
|     tmp_read_reg_425    |   63   |
|   trunc_ln183_reg_487   |   16   |
|        u_reg_464        |   16   |
|        v_reg_470        |   16   |
|zext_ln164_1_cast_reg_441|   32   |
|    zext_ln183_reg_492   |   30   |
+-------------------------+--------+
|          Total          |   462  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_126 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_133 |  p0  |   3  |   1  |    3   |
|      grp_fu_395      |  p1  |   2  |  17  |   34   ||    9    |
|      grp_fu_403      |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_410      |  p0  |   3  |  16  |   48   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   120  ||  2.282  ||    32   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   509  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   32   |
|  Register |    -   |    -   |   462  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   462  |   541  |
+-----------+--------+--------+--------+--------+
