{
  "Top": "example",
  "RtlTop": "example",
  "RtlPrefix": "",
  "RtlSubPrefix": "example_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_symbols": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "input_symbols",
          "name": "input_symbols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "report": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<251>&",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "report_r",
          "name": "report_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "report_r_ap_vld",
          "name": "report_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top example -name example",
      "set_directive_top example -name example"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "example"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "1.25",
    "Uncertainty": "0.3375",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 1.250 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "example",
    "Version": "1.0",
    "DisplayName": "Example",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_example_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/ultrascan.cpp",
      "..\/..\/ultrascan.json",
      "..\/..\/example.cpp"
    ],
    "Verilog": [
      "impl\/verilog\/automata.sv",
      "impl\/verilog\/stage0.v",
      "impl\/verilog\/ste.v",
      "impl\/verilog\/ultrascan.sv",
      "impl\/verilog\/vasim_0.sv",
      "impl\/verilog\/vasim_1.sv",
      "impl\/verilog\/vasim_2.sv",
      "impl\/verilog\/vasim_3.sv",
      "impl\/verilog\/vasim_4.sv",
      "impl\/verilog\/vasim_5.sv",
      "impl\/verilog\/vasim_6.sv",
      "impl\/verilog\/vasim_7.sv",
      "impl\/verilog\/vasim_8.sv",
      "impl\/verilog\/vasim_9.sv",
      "impl\/verilog\/vasim_10.sv",
      "impl\/verilog\/vasim_11.sv",
      "impl\/verilog\/vasim_12.sv",
      "impl\/verilog\/vasim_13.sv",
      "impl\/verilog\/vasim_14.sv",
      "impl\/verilog\/vasim_15.sv",
      "impl\/verilog\/vasim_16.sv",
      "impl\/verilog\/vasim_17.sv",
      "impl\/verilog\/vasim_18.sv",
      "impl\/verilog\/vasim_19.sv",
      "impl\/verilog\/vasim_20.sv",
      "impl\/verilog\/vasim_21.sv",
      "impl\/verilog\/vasim_22.sv",
      "impl\/verilog\/vasim_23.sv",
      "impl\/verilog\/vasim_24.sv",
      "impl\/verilog\/vasim_25.sv",
      "impl\/verilog\/vasim_26.sv",
      "impl\/verilog\/vasim_27.sv",
      "impl\/verilog\/vasim_28.sv",
      "impl\/verilog\/vasim_29.sv",
      "impl\/verilog\/vasim_30.sv",
      "impl\/verilog\/vasim_31.sv",
      "impl\/verilog\/vasim_32.sv",
      "impl\/verilog\/vasim_33.sv",
      "impl\/verilog\/vasim_34.sv",
      "impl\/verilog\/vasim_35.sv",
      "impl\/verilog\/vasim_36.sv",
      "impl\/verilog\/vasim_37.sv",
      "impl\/verilog\/vasim_38.sv",
      "impl\/verilog\/vasim_39.sv",
      "impl\/verilog\/vasim_40.sv",
      "impl\/verilog\/vasim_41.sv",
      "impl\/verilog\/vasim_42.sv",
      "impl\/verilog\/vasim_43.sv",
      "impl\/verilog\/vasim_44.sv",
      "impl\/verilog\/vasim_45.sv",
      "impl\/verilog\/vasim_46.sv",
      "impl\/verilog\/vasim_47.sv",
      "impl\/verilog\/vasim_48.sv",
      "impl\/verilog\/vasim_49.sv",
      "impl\/verilog\/vasim_50.sv",
      "impl\/verilog\/vasim_51.sv",
      "impl\/verilog\/vasim_52.sv",
      "impl\/verilog\/vasim_53.sv",
      "impl\/verilog\/vasim_54.sv",
      "impl\/verilog\/vasim_55.sv",
      "impl\/verilog\/vasim_56.sv",
      "impl\/verilog\/vasim_57.sv",
      "impl\/verilog\/vasim_58.sv",
      "impl\/verilog\/vasim_59.sv",
      "impl\/verilog\/vasim_60.sv",
      "impl\/verilog\/vasim_61.sv",
      "impl\/verilog\/vasim_62.sv",
      "impl\/verilog\/vasim_63.sv",
      "impl\/verilog\/vasim_64.sv",
      "impl\/verilog\/vasim_65.sv",
      "impl\/verilog\/vasim_66.sv",
      "impl\/verilog\/vasim_67.sv",
      "impl\/verilog\/vasim_68.sv",
      "impl\/verilog\/vasim_69.sv",
      "impl\/verilog\/vasim_70.sv",
      "impl\/verilog\/vasim_71.sv",
      "impl\/verilog\/vasim_72.sv",
      "impl\/verilog\/vasim_73.sv",
      "impl\/verilog\/vasim_74.sv",
      "impl\/verilog\/vasim_75.sv",
      "impl\/verilog\/vasim_76.sv",
      "impl\/verilog\/vasim_77.sv",
      "impl\/verilog\/vasim_78.sv",
      "impl\/verilog\/vasim_79.sv",
      "impl\/verilog\/vasim_80.sv",
      "impl\/verilog\/vasim_81.sv",
      "impl\/verilog\/vasim_82.sv",
      "impl\/verilog\/vasim_83.sv",
      "impl\/verilog\/vasim_84.sv",
      "impl\/verilog\/vasim_85.sv",
      "impl\/verilog\/vasim_86.sv",
      "impl\/verilog\/vasim_87.sv",
      "impl\/verilog\/vasim_88.sv",
      "impl\/verilog\/vasim_89.sv",
      "impl\/verilog\/vasim_90.sv",
      "impl\/verilog\/vasim_91.sv",
      "impl\/verilog\/vasim_92.sv",
      "impl\/verilog\/vasim_93.sv",
      "impl\/verilog\/vasim_94.sv",
      "impl\/verilog\/vasim_95.sv",
      "impl\/verilog\/vasim_96.sv",
      "impl\/verilog\/vasim_97.sv",
      "impl\/verilog\/vasim_98.sv",
      "impl\/verilog\/vasim_99.sv",
      "impl\/verilog\/example.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/example.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_symbols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"input_symbols": "DATA"},
      "ports": ["input_symbols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_symbols"
        }]
    },
    "report_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "251",
      "portMap": {"report_r": "DATA"},
      "ports": ["report_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "report"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_symbols": {
      "dir": "in",
      "width": "8"
    },
    "report_r": {
      "dir": "out",
      "width": "251"
    },
    "report_r_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "example",
      "Instances": [{
          "ModuleName": "ultrascan",
          "InstanceName": "grp_ultrascan_fu_43"
        }]
    },
    "Info": {
      "ultrascan": {
        "FunctionProtocol": "ap_hs_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "example": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ultrascan": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "1.25",
          "Uncertainty": "0.34",
          "Estimate": "2.500"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "example": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "1.25",
          "Uncertainty": "0.34",
          "Estimate": "2.500"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "260",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "26",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-22 09:04:30 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
