$date
	Mon Sep  1 15:54:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_test_bench $end
$var wire 8 ! cpu_output [7:0] $end
$var parameter 32 " MAX_MACHINE_CODE_LENGTH $end
$var reg 1 # clock $end
$var reg 32 $ current_instruction [31:0] $end
$scope module main_cpu $end
$var wire 1 # clock_in $end
$var wire 32 % current_instruction [31:0] $end
$var wire 8 & source_register2 [7:0] $end
$var wire 8 ' source_register1 [7:0] $end
$var wire 8 ( destination_register [7:0] $end
$var wire 1 ) alu_output $end
$var wire 3 * alu_opcode [2:0] $end
$var reg 8 + cpu_output [7:0] $end
$scope module main_alu $end
$var wire 8 , alu_input1 [7:0] $end
$var wire 8 - alu_input2 [7:0] $end
$var wire 1 # clock_in $end
$var wire 1 . enable_in $end
$var wire 3 / opcode_in [2:0] $end
$var wire 1 0 reset_in $end
$var parameter 3 1 ADD $end
$var parameter 3 2 EQUALS $end
$var parameter 3 3 GREATER_THAN $end
$var parameter 3 4 MULTIPLY $end
$var parameter 3 5 SUBTRACT $end
$var reg 8 6 alu_output [7:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 7 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 5
b10 4
b100 3
b11 2
b0 1
b1 "
$end
#0
$dumpvars
b101101 7
bx 6
00
b101 /
1.
b0z -
b0z ,
bx +
b101 *
x)
b10000 (
b1110000 '
b110000 &
b11100000110000001000000010000101 %
b11100000110000001000000010000101 $
0#
bx !
$end
