
uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002c0  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000454  08000454  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000454  08000454  0000200c  2**0
                  CONTENTS
  4 .ARM          00000000  08000454  08000454  0000200c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000454  08000454  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000454  08000454  00001454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000458  08000458  00001458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800045c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  2000000c  08000468  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000468  00002028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000389  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000109  00000000  00000000  000023c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  000024d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000004b  00000000  00000000  00002540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000ad5  00000000  00000000  0000258b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000205  00000000  00000000  00003060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00002fba  00000000  00000000  00003265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000621f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000f8  00000000  00000000  00006264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0000635c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800043c 	.word	0x0800043c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	0800043c 	.word	0x0800043c

080001d4 <main>:

#include "arm.h"  /* this header file for all register inside there. using for structure is user-defined data type */

/* main function */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	/* function call */
    rcc_config();
 80001d8:	f000 f80c 	bl	80001f4 <rcc_config>
    peripheral_bus_config();
 80001dc:	f000 f83c 	bl	8000258 <peripheral_bus_config>
    gpioa_moder_config();
 80001e0:	f000 f854 	bl	800028c <gpioa_moder_config>
    uart_tx_config();
 80001e4:	f000 f874 	bl	80002d0 <uart_tx_config>
//    while(1)
//    {
    	uart_tx();
 80001e8:	f000 f8bc 	bl	8000364 <uart_tx>
 80001ec:	2300      	movs	r3, #0
//    }
//    while(1);
}
 80001ee:	4618      	mov	r0, r3
 80001f0:	bd80      	pop	{r7, pc}
	...

080001f4 <rcc_config>:

/* function definition */
void rcc_config(void)
{
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0
	/* select HSI internal clock for 16 MHz ---> Mega hertz. Mega means 10^6 */

	/* Reset clock control register (RCC_CR) */

	/* set and clear for HSION bit */
	RCC->CR &= ~(1 << 0);
 80001f8:	4b16      	ldr	r3, [pc, #88]	@ (8000254 <rcc_config+0x60>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	681a      	ldr	r2, [r3, #0]
 80001fe:	4b15      	ldr	r3, [pc, #84]	@ (8000254 <rcc_config+0x60>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f022 0201 	bic.w	r2, r2, #1
 8000206:	601a      	str	r2, [r3, #0]

	/* HSION : Internal high-speed clock enable. 0th bit set 1. 1 : HSI oscillator ON */
	RCC->CR |= (1 << 0);
 8000208:	4b12      	ldr	r3, [pc, #72]	@ (8000254 <rcc_config+0x60>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	681a      	ldr	r2, [r3, #0]
 800020e:	4b11      	ldr	r3, [pc, #68]	@ (8000254 <rcc_config+0x60>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f042 0201 	orr.w	r2, r2, #1
 8000216:	601a      	str	r2, [r3, #0]

	/* HSIRDY : Internal high-speed clock ready flag. 1st bit set 1. 1 : HSI oscillator ready */
	while(!(RCC->CR & (1 << 1)));
 8000218:	bf00      	nop
 800021a:	4b0e      	ldr	r3, [pc, #56]	@ (8000254 <rcc_config+0x60>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	f003 0302 	and.w	r3, r3, #2
 8000224:	2b00      	cmp	r3, #0
 8000226:	d0f8      	beq.n	800021a <rcc_config+0x26>

	/* SW : System clock switch. 00 : HSI oscillator selected as system clock. 0th bit and 1st bit. set 00 */
	RCC->CFGR &= ~(3 << 0);
 8000228:	4b0a      	ldr	r3, [pc, #40]	@ (8000254 <rcc_config+0x60>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	689a      	ldr	r2, [r3, #8]
 800022e:	4b09      	ldr	r3, [pc, #36]	@ (8000254 <rcc_config+0x60>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f022 0203 	bic.w	r2, r2, #3
 8000236:	609a      	str	r2, [r3, #8]

	/* SWS : System clock switch status. 00 : HSI oscillator used as the system clock. 2nd bit and 3rd bit. set 00  */
	while((RCC->CFGR & (3 << 2)) != (0 << 2));
 8000238:	bf00      	nop
 800023a:	4b06      	ldr	r3, [pc, #24]	@ (8000254 <rcc_config+0x60>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	f003 030c 	and.w	r3, r3, #12
 8000244:	2b00      	cmp	r3, #0
 8000246:	d1f8      	bne.n	800023a <rcc_config+0x46>
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	46bd      	mov	sp, r7
 800024e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000252:	4770      	bx	lr
 8000254:	20000000 	.word	0x20000000

08000258 <peripheral_bus_config>:

void peripheral_bus_config(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
	/* Advanced High Bus 1. peripheral clock enable register (RCC_AHB1ENR) */

	/* GPIOAEN : port A clock enable */
	RCC->AHB1ENR |= (1 << 0);
 800025c:	4b0a      	ldr	r3, [pc, #40]	@ (8000288 <peripheral_bus_config+0x30>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000262:	4b09      	ldr	r3, [pc, #36]	@ (8000288 <peripheral_bus_config+0x30>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	f042 0201 	orr.w	r2, r2, #1
 800026a:	631a      	str	r2, [r3, #48]	@ 0x30

	/* Advanced peripheral Bus 2. peripheral clock enable register (RCC_APB2ENR) */

	/* APB2ENR UART1EN : UART1 clock enable */
	RCC->APB2ENR |= (1 << 4);
 800026c:	4b06      	ldr	r3, [pc, #24]	@ (8000288 <peripheral_bus_config+0x30>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000272:	4b05      	ldr	r3, [pc, #20]	@ (8000288 <peripheral_bus_config+0x30>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	f042 0210 	orr.w	r2, r2, #16
 800027a:	645a      	str	r2, [r3, #68]	@ 0x44
}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	20000000 	.word	0x20000000

0800028c <gpioa_moder_config>:

void gpioa_moder_config(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
	/* General purpose input and output (GPIO) */
	/* GPIO port mode register (GPIOA_MODER) */

	/* PORT A MODER9. I select for port A 9th pin for USART 1 */
	GPIOA->MODER |= (1 << 19);
 8000290:	4b0e      	ldr	r3, [pc, #56]	@ (80002cc <gpioa_moder_config+0x40>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	4b0d      	ldr	r3, [pc, #52]	@ (80002cc <gpioa_moder_config+0x40>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800029e:	601a      	str	r2, [r3, #0]

	/* output speed register (GPIOB_OSPEEDR) */
	GPIOA->OSPEEDR |= (1 << 19); // 10 : High speed
 80002a0:	4b0a      	ldr	r3, [pc, #40]	@ (80002cc <gpioa_moder_config+0x40>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	689a      	ldr	r2, [r3, #8]
 80002a6:	4b09      	ldr	r3, [pc, #36]	@ (80002cc <gpioa_moder_config+0x40>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80002ae:	609a      	str	r2, [r3, #8]

	/* alternate function high register (GPIOB_AFRH) */
	GPIOA->AFRH |= (7 << 4); // 0111 : AF7  UART1 pin. PORTA 9th pin for USART1
 80002b0:	4b06      	ldr	r3, [pc, #24]	@ (80002cc <gpioa_moder_config+0x40>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80002b6:	4b05      	ldr	r3, [pc, #20]	@ (80002cc <gpioa_moder_config+0x40>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 80002be:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	20000004 	.word	0x20000004

080002d0 <uart_tx_config>:

void uart_tx_config(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
	/* USART Universal Synchronous Asynchronous Receiver and Transmitter */

	/* control register 1 (USART_CR1) */

	/* M : word length. 12th bit set 0. 0 : 1 start bit 8 data bits, n stop bit */
		USART->CR1 &= ~(1 << 12);
 80002d4:	4b22      	ldr	r3, [pc, #136]	@ (8000360 <uart_tx_config+0x90>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	68da      	ldr	r2, [r3, #12]
 80002da:	4b21      	ldr	r3, [pc, #132]	@ (8000360 <uart_tx_config+0x90>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80002e2:	60da      	str	r2, [r3, #12]

	/* UE : USART enable, 13th bit set 1. 1 : USART enabled  */
	USART->CR1 |= (1 << 13);
 80002e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000360 <uart_tx_config+0x90>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	68da      	ldr	r2, [r3, #12]
 80002ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000360 <uart_tx_config+0x90>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80002f2:	60da      	str	r2, [r3, #12]
	/* control register 2 (USART_CR2) */

	/* STOP : STOP bits. 12th bit set 00. 00 : 1 Stop bit */
	USART->CR2 &= ~(3 << 12);
 80002f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000360 <uart_tx_config+0x90>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	691a      	ldr	r2, [r3, #16]
 80002fa:	4b19      	ldr	r3, [pc, #100]	@ (8000360 <uart_tx_config+0x90>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8000302:	611a      	str	r2, [r3, #16]

	/* Baud rate register (USART_BRR) */
	/* fraction of USARTDIV for 0 to 3rd bit, [3:0] 4bit define the fraction. set fraction value 4 */
	USART->BRR |= 4;  // fraction value
 8000304:	4b16      	ldr	r3, [pc, #88]	@ (8000360 <uart_tx_config+0x90>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	689a      	ldr	r2, [r3, #8]
 800030a:	4b15      	ldr	r3, [pc, #84]	@ (8000360 <uart_tx_config+0x90>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f042 0204 	orr.w	r2, r2, #4
 8000312:	609a      	str	r2, [r3, #8]

	/* mantissa of USARTDIV for 4 to 15th bit. [15:4] 12bit define the mantissa. set mantissa value 104. I select 9600bps bps --> bit per seconds */
	USART->BRR |= (103 << 4);  // mantissa value
 8000314:	4b12      	ldr	r3, [pc, #72]	@ (8000360 <uart_tx_config+0x90>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	689a      	ldr	r2, [r3, #8]
 800031a:	4b11      	ldr	r3, [pc, #68]	@ (8000360 <uart_tx_config+0x90>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	f442 62ce 	orr.w	r2, r2, #1648	@ 0x670
 8000322:	609a      	str	r2, [r3, #8]

	/* TE : Transmitter enable. 3rd bit set 1. 1 : transmitter enable */
	USART->CR1 |= (1 << 3);
 8000324:	4b0e      	ldr	r3, [pc, #56]	@ (8000360 <uart_tx_config+0x90>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	68da      	ldr	r2, [r3, #12]
 800032a:	4b0d      	ldr	r3, [pc, #52]	@ (8000360 <uart_tx_config+0x90>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f042 0208 	orr.w	r2, r2, #8
 8000332:	60da      	str	r2, [r3, #12]

	/* Status register (USART_SR) */

	/* TXE : Transmit data register empty. 7th bit set 1. 1 : Data is transferred to the shift register */
	while(!(USART->SR & (1 << 7)));
 8000334:	bf00      	nop
 8000336:	4b0a      	ldr	r3, [pc, #40]	@ (8000360 <uart_tx_config+0x90>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000340:	2b00      	cmp	r3, #0
 8000342:	d0f8      	beq.n	8000336 <uart_tx_config+0x66>

	/* clear the TXE. 0 : data is not transferred to the shift register */
	USART->SR &= ~(1 << 7);
 8000344:	4b06      	ldr	r3, [pc, #24]	@ (8000360 <uart_tx_config+0x90>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	4b05      	ldr	r3, [pc, #20]	@ (8000360 <uart_tx_config+0x90>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000352:	601a      	str	r2, [r3, #0]
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	20000008 	.word	0x20000008

08000364 <uart_tx>:

void uart_tx(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
	/* Data register (USART_DR) */

	/* TX data send */
	USART->DR = 'M';   // single data transmitter
 8000368:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <uart_tx+0x38>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	224d      	movs	r2, #77	@ 0x4d
 800036e:	605a      	str	r2, [r3, #4]

	/* Status register (USART_SR) */

	/* TC : Transmission complete. An interrupt is generated if TCIE=1 in the USART_CR1 register. The TC bit can also be cleared by writing a '0' to it
	 * 0 : Transmission is not complete */
	while(!(USART->SR & (1 << 6)));
 8000370:	bf00      	nop
 8000372:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <uart_tx+0x38>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0f8      	beq.n	8000372 <uart_tx+0xe>

	/* TC : Transmission complete. 6th bit set 1. 1 : transmission is complete */
	USART->SR |= (1 << 6);
 8000380:	4b06      	ldr	r3, [pc, #24]	@ (800039c <uart_tx+0x38>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	681a      	ldr	r2, [r3, #0]
 8000386:	4b05      	ldr	r3, [pc, #20]	@ (800039c <uart_tx+0x38>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800038e:	601a      	str	r2, [r3, #0]
	{
		USART->DR = arr[i];
		while(!(USART->SR & (1 << 6)));
		USART->SR |= (1 << 6);
	} */
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	20000008 	.word	0x20000008

080003a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003a0:	480d      	ldr	r0, [pc, #52]	@ (80003d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003a2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003a4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a8:	480c      	ldr	r0, [pc, #48]	@ (80003dc <LoopForever+0x6>)
  ldr r1, =_edata
 80003aa:	490d      	ldr	r1, [pc, #52]	@ (80003e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003ac:	4a0d      	ldr	r2, [pc, #52]	@ (80003e4 <LoopForever+0xe>)
  movs r3, #0
 80003ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003b0:	e002      	b.n	80003b8 <LoopCopyDataInit>

080003b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003b6:	3304      	adds	r3, #4

080003b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003bc:	d3f9      	bcc.n	80003b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003be:	4a0a      	ldr	r2, [pc, #40]	@ (80003e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003c0:	4c0a      	ldr	r4, [pc, #40]	@ (80003ec <LoopForever+0x16>)
  movs r3, #0
 80003c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003c4:	e001      	b.n	80003ca <LoopFillZerobss>

080003c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c8:	3204      	adds	r2, #4

080003ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003cc:	d3fb      	bcc.n	80003c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003ce:	f000 f811 	bl	80003f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003d2:	f7ff feff 	bl	80001d4 <main>

080003d6 <LoopForever>:

LoopForever:
  b LoopForever
 80003d6:	e7fe      	b.n	80003d6 <LoopForever>
  ldr   r0, =_estack
 80003d8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80003dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003e4:	0800045c 	.word	0x0800045c
  ldr r2, =_sbss
 80003e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003ec:	20000028 	.word	0x20000028

080003f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f0:	e7fe      	b.n	80003f0 <ADC_IRQHandler>
	...

080003f4 <__libc_init_array>:
 80003f4:	b570      	push	{r4, r5, r6, lr}
 80003f6:	4d0d      	ldr	r5, [pc, #52]	@ (800042c <__libc_init_array+0x38>)
 80003f8:	4c0d      	ldr	r4, [pc, #52]	@ (8000430 <__libc_init_array+0x3c>)
 80003fa:	1b64      	subs	r4, r4, r5
 80003fc:	10a4      	asrs	r4, r4, #2
 80003fe:	2600      	movs	r6, #0
 8000400:	42a6      	cmp	r6, r4
 8000402:	d109      	bne.n	8000418 <__libc_init_array+0x24>
 8000404:	4d0b      	ldr	r5, [pc, #44]	@ (8000434 <__libc_init_array+0x40>)
 8000406:	4c0c      	ldr	r4, [pc, #48]	@ (8000438 <__libc_init_array+0x44>)
 8000408:	f000 f818 	bl	800043c <_init>
 800040c:	1b64      	subs	r4, r4, r5
 800040e:	10a4      	asrs	r4, r4, #2
 8000410:	2600      	movs	r6, #0
 8000412:	42a6      	cmp	r6, r4
 8000414:	d105      	bne.n	8000422 <__libc_init_array+0x2e>
 8000416:	bd70      	pop	{r4, r5, r6, pc}
 8000418:	f855 3b04 	ldr.w	r3, [r5], #4
 800041c:	4798      	blx	r3
 800041e:	3601      	adds	r6, #1
 8000420:	e7ee      	b.n	8000400 <__libc_init_array+0xc>
 8000422:	f855 3b04 	ldr.w	r3, [r5], #4
 8000426:	4798      	blx	r3
 8000428:	3601      	adds	r6, #1
 800042a:	e7f2      	b.n	8000412 <__libc_init_array+0x1e>
 800042c:	08000454 	.word	0x08000454
 8000430:	08000454 	.word	0x08000454
 8000434:	08000454 	.word	0x08000454
 8000438:	08000458 	.word	0x08000458

0800043c <_init>:
 800043c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043e:	bf00      	nop
 8000440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000442:	bc08      	pop	{r3}
 8000444:	469e      	mov	lr, r3
 8000446:	4770      	bx	lr

08000448 <_fini>:
 8000448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800044a:	bf00      	nop
 800044c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044e:	bc08      	pop	{r3}
 8000450:	469e      	mov	lr, r3
 8000452:	4770      	bx	lr
