#use-added-syntax(jitx)
defpackage ocdb/tutorial :
  import core
  import collections
  import jitx
  import jitx/commands
  import ocdb/tests/default-harness
  import ocdb/generic-components
  
pcb-module my-design :
  inst r : chip-resistor(1.0e3)

make-default-board(my-design, 4, 100.0, 75.0)
set-export-board?(true)
set-export-schematic?(true)
export-cad()
