{"vcs1":{"timestamp_begin":1734949605.446314911, "rt":1.60, "ut":0.61, "st":0.31}}
{"vcselab":{"timestamp_begin":1734949607.122319002, "rt":0.97, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1734949608.180605753, "rt":0.35, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734949604.656737049}
{"VCS_COMP_START_TIME": 1734949604.656737049}
{"VCS_COMP_END_TIME": 1734949610.425179576}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331448}}
{"stitch_vcselab": {"peak_mem": 223360}}
