Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jan 14 13:35:30 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Interfaccia_seriale_control_sets_placed.rpt
| Design       : Interfaccia_seriale
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |              25 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
| ~a_sys/uart/stbeCur[1] |                                      |                                      |                1 |              1 |         1.00 |
|  b_sys/uart/rClk       |                                      | b_sys/ff/Ytemp_reg_0                 |                1 |              1 |         1.00 |
|  b_sys/uart/rClk       |                                      |                                      |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG         |                                      |                                      |                3 |              3 |         1.00 |
|  a_sys/uart/tClk       |                                      |                                      |                2 |              4 |         2.00 |
|  a_sys/uart/tClk       |                                      | a_sys/uart/tClkRST                   |                1 |              4 |         4.00 |
|  a_sys/uart/rClk       |                                      |                                      |                1 |              4 |         4.00 |
|  b_sys/uart/rClk       |                                      | b_sys/uart/ctRst                     |                2 |              4 |         2.00 |
|  b_sys/uart/rClk       | b_sys/uart/dataIncr                  | b_sys/uart/dataCtr[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG         |                                      | RST_IBUF                             |                3 |              6 |         2.00 |
|  b_sys/uart/rClk       | b_sys/uart/rdReg[7]_i_1_n_0          |                                      |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG         | b_sys/uart/E[0]                      | RST_IBUF                             |                1 |              8 |         8.00 |
|  a_sys/uart/tClk       | a_sys/uart/tfSReg[8]_i_1_n_0         |                                      |                2 |              9 |         4.50 |
|  b_sys/uart/rClk       | b_sys/uart/dataIncr                  |                                      |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG         |                                      | a_sys/uart/clear                     |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG         |                                      | b_sys/uart/clkDiv[8]_i_1__0_n_0      |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG         | a_sys/db_write/deb.count[31]_i_2_n_0 | a_sys/db_write/deb.count[19]_i_1_n_0 |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG         | a_sys/db_write/deb.count[31]_i_2_n_0 | a_sys/db_write/deb.count[31]_i_1_n_0 |                7 |             20 |         2.86 |
+------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


