
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 379.188 ; gain = 62.625
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18704
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/Elisabeth/Downloads/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.344 ; gain = 407.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_1' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_8' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_8' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_9' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_9' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_1' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_Beta_2' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_Beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_CU_v2_10' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_CU_v2_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_v2_10' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_CU_v2_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfile_v2_11' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_regfile_v2_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_regfile_v2_11.v:34]
INFO: [Synth 8-6155] done synthesizing module 'game_regfile_v2_11' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_regfile_v2_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_12' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/alu16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder16_16' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/adder16_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier16_22' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multiplier16_22.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multiplier16_22.v:29]
INFO: [Synth 8-6155] done synthesizing module 'multiplier16_22' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multiplier16_22.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/adder16_16.v:42]
INFO: [Synth 8-6155] done synthesizing module 'adder16_16' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/adder16_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean16_17' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/boolean16_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean16_17' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/boolean16_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter16_18' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/shifter16_18.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/shifter16_18.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shifter16_18' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/shifter16_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator16_19' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/comparator16_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/comparator16_19.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/comparator16_19.v:19]
INFO: [Synth 8-6155] done synthesizing module 'comparator16_19' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/comparator16_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/alu16_12.v:72]
INFO: [Synth 8-6155] done synthesizing module 'alu16_12' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/alu16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'level_generator_13' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/level_generator_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_rom_20' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/led_rom_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'led_rom_20' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/led_rom_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'clocked_address_21' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/clocked_address_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_23' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_23' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/clocked_address_21.v:38]
INFO: [Synth 8-6155] done synthesizing module 'clocked_address_21' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/clocked_address_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'level_generator_13' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/level_generator_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_Beta_2.v:144]
INFO: [Synth 8-6155] done synthesizing module 'game_Beta_2' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_Beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_6' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_15' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/decimal_counter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_15' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/decimal_counter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_6' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-7129] Port alufn[5] in module comparator16_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module comparator16_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module comparator16_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[15] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[14] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[13] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[12] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[11] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[10] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[9] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[8] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter16_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean16_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean16_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module multiplier16_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module multiplier16_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module multiplier16_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module multiplier16_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module adder16_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module adder16_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1279.984 ; gain = 501.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1279.984 ; gain = 501.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1279.984 ; gain = 501.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1279.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1336.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1336.973 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/Elisabeth/Downloads/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1336.973 ; gain = 558.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1336.973 ; gain = 558.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1336.973 ; gain = 558.801
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_v2_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm |                     000000000001 |                             0000
           IDLE_game_fsm |                     000000000010 |                             0001
CHECKVALID_INPUT_game_fsm |                     000000000100 |                             0010
CORRECT_ANS_CHECK_game_fsm |                     000000001000 |                             0011
 INCREASE_SCORE_game_fsm |                     000000010000 |                             0100
       SCORE_10_game_fsm |                     000000100000 |                             0111
      GAME_CONT_game_fsm |                     000001000000 |                             0101
       GAMEOVER_game_fsm |                     000010000000 |                             0110
    RESET_SCORE_game_fsm |                     000100000000 |                             1000
RESET_BUTTON_IN_game_fsm |                     001000000000 |                             1001
    RESET_LEVEL_game_fsm |                     010000000000 |                             1010
     RESET_TEMP_game_fsm |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_CU_v2_10'
WARNING: [Synth 8-327] inferring latch for variable 'data_goto_reg_reg' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/game_CU_v2_10.v:88]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/multiplier16_22.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/shifter16_18.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.srcs/sources_1/imports/verilog/comparator16_19.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1336.973 ; gain = 558.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 9     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	  12 Input   15 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP game/game_alu/addormul16/multiplier16/s0, operation Mode is: A*B.
DSP Report: operator game/game_alu/addormul16/multiplier16/s0 is absorbed into DSP game/game_alu/addormul16/multiplier16/s0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-7129] Port out[2] in module led_rom_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out[1] in module led_rom_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out[0] in module led_rom_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (game/game_controlunit/data_goto_reg_reg[3]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[15]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[14]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[13]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[12]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[11]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[10]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[9]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[8]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[7]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[6]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[5]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[4]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[3]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[2]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[1]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/shifter16/result_reg[0]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[15]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[14]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[13]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[12]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[11]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[10]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[9]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[8]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[7]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[6]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[5]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[4]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[3]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[2]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[1]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (game/game_alu/comparator16/result_reg[0]) is unused and will be removed from module au_top_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1336.973 ; gain = 558.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier16_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:15 . Memory (MB): peak = 1336.973 ; gain = 558.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/i_133/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/i_133/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/i_134/O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:19 . Memory (MB): peak = 1371.105 ; gain = 592.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1379.941 ; gain = 601.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:33 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:33 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier16_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   129|
|3     |DSP48E1 |     1|
|4     |LUT1    |    28|
|5     |LUT2    |    32|
|6     |LUT3    |    57|
|7     |LUT4    |   128|
|8     |LUT5    |    48|
|9     |LUT6    |   572|
|10    |MUXF7   |    48|
|11    |MUXF8   |    12|
|12    |FDRE    |   232|
|13    |FDSE    |     5|
|14    |LD      |    19|
|15    |IBUF    |     8|
|16    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:33 . Memory (MB): peak = 1383.801 ; gain = 605.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:27 . Memory (MB): peak = 1383.801 ; gain = 548.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:33 . Memory (MB): peak = 1383.801 ; gain = 605.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1395.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1401.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 3 instances
  LD => LDCE (inverted pins: G): 16 instances

Synth Design complete, checksum: c4d58c22
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:58 . Memory (MB): peak = 1401.453 ; gain = 1022.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elisabeth/Downloads/DeezNotes/DeezNotes/DeezNotes/work/vivado/DeezNotes/DeezNotes.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 17:04:47 2023...
