// Seed: 4231644520
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output reg id_3,
    input id_4,
    output reg id_5,
    output id_6
);
  assign id_0 = 1;
  logic id_7;
  logic id_8;
  type_18(
      1, 1, id_3, id_5
  );
  assign id_2 = id_8;
  reg id_9 = id_4;
  type_20(
      1 / 1, id_8
  );
  `define pp_7 0
  logic id_11;
  always begin
    id_9 = 1;
    id_3 <= id_4;
  end
  logic id_12;
  assign id_9 = id_9;
endmodule
