/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 296 192)
	(text "mem_read_control_v2" (rect 5 0 98 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" ))
		(text "clock" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "start_read_pulse" (rect 0 0 67 12)(font "Arial" ))
		(text "start_read_pulse" (rect 21 59 88 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "event_size[10..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "event_size[10..0]" (rect 21 75 87 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "FIFO_in_dly[3..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "FIFO_in_dly[3..0]" (rect 21 91 91 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "ram_upper_limit[14..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "ram_upper_limit[14..0]" (rect 21 107 110 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "es_rd_req" (rect 0 0 42 12)(font "Arial" ))
		(text "es_rd_req" (rect 217 27 259 39)(font "Arial" ))
		(line (pt 280 32)(pt 264 32)(line_width 1))
	)
	(port
		(pt 280 48)
		(output)
		(text "es_rd_addr[7..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "es_rd_addr[7..0]" (rect 192 43 259 55)(font "Arial" ))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "data_rd_req_a" (rect 0 0 60 12)(font "Arial" ))
		(text "data_rd_req_a" (rect 199 59 259 71)(font "Arial" ))
		(line (pt 280 64)(pt 264 64)(line_width 1))
	)
	(port
		(pt 280 80)
		(output)
		(text "data_rd_addr_a[14..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "data_rd_addr_a[14..0]" (rect 170 75 259 87)(font "Arial" ))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "data_rd_req_b" (rect 0 0 60 12)(font "Arial" ))
		(text "data_rd_req_b" (rect 199 91 259 103)(font "Arial" ))
		(line (pt 280 96)(pt 264 96)(line_width 1))
	)
	(port
		(pt 280 112)
		(output)
		(text "data_rd_addr_b[14..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "data_rd_addr_b[14..0]" (rect 170 107 259 119)(font "Arial" ))
		(line (pt 280 112)(pt 264 112)(line_width 3))
	)
	(port
		(pt 280 128)
		(output)
		(text "error" (rect 0 0 20 12)(font "Arial" ))
		(text "error" (rect 239 123 259 135)(font "Arial" ))
		(line (pt 280 128)(pt 264 128)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 264 160)(line_width 1))
	)
)
