<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
                      "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
<HEAD>
<LINK REL="stylesheet" HREF="x86.css">
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<META NAME="Author" CONTENT="Walter H.">
<META NAME="Generator" CONTENT="Microsoft Word 6.0 f. WinNT">
<TITLE>Intel 80x86 Assembly Language OpCodes</TITLE>
</HEAD>
<BODY>
<H2>Intel 80x86 Assembly Language OpCodes</H2>

<DIV>
The following table provides a list of x86-Assembler mnemonics, that is not complete. Most of them can be found, for others see at <A HREF="http://www.intel.com/" TARGET="_blank">www.intel.com</A>
</DIV>

<OL>
<LI VALUE="0"><A HREF="#abrev">Notations and Format used in this Document</A></LI>
<LI VALUE="1"><A HREF="#aaa">AAA</A> - Ascii Adjust for Addition</LI>
<LI><A HREF="#aad">AAD</A> - Ascii Adjust for Division</LI>
<LI><A HREF="#aam">AAM</A> - Ascii Adjust for Multiplication</LI>
<LI><A HREF="#aas">AAS</A> - Ascii Adjust for Subtraction</LI>
<LI><A HREF="#adc">ADC</A> - Add With Carry</LI>
<LI><A HREF="#add">ADD</A> - Arithmetic Addition</LI>
<LI><A HREF="#and">AND</A> - Logical And</LI>
<LI><A HREF="#arpl">ARPL</A> - Adjusted Requested Privilege Level of Selector</LI>
<LI><A HREF="#bound">BOUND</A> - Array Index Bound Check</LI>
<LI><A HREF="#bsf">BSF</A> - Bit Scan Forward</LI>
<LI><A HREF="#bsr">BSR</A> - Bit Scan Reverse</LI>
<LI><A HREF="#bswap">BSWAP</A> - Byte Swap </LI>
<LI><A HREF="#bt">BT</A> - Bit Test </LI>
<LI><A HREF="#btc">BTC</A> - Bit Test with Compliment  </LI>
<LI><A HREF="#btr">BTR</A> - Bit Test with Reset  </LI>
<LI><A HREF="#bts">BTS</A> - Bit Test and Set  </LI>
<LI><A HREF="#call">CALL</A> - Procedure Call</LI>
<LI><A HREF="#cbw">CBW</A> - Convert Byte to Word</LI>
<LI><A HREF="#cdq">CDQ</A> - Convert Double to Quad</LI>
<LI><A HREF="#clc">CLC</A> - Clear Carry</LI>
<LI><A HREF="#cld">CLD</A> - Clear Direction Flag</LI>
<LI><A HREF="#cli">CLI</A> - Clear Interrupt Flag</LI>
<LI><A HREF="#clts">CLTS</A> - Clear Task Switched Flag</LI>
<LI><A HREF="#cmc">CMC</A> - Complement Carry Flag</LI>
<LI><A HREF="#cmp">CMP</A> - Compare</LI>
<LI><A HREF="#cmps">CMPS</A> - Compare String </LI>
<LI><A HREF="#cmpxchg">CMPXCHG</A> - Compare and Exchange</LI>
<LI><A HREF="#cwd">CWD</A> - Convert Word to Doubleword</LI>
<LI><A HREF="#cwde">CWDE</A> - Convert Word to Extended Doubleword</LI>
<LI><A HREF="#daa">DAA</A> - Decimal Adjust for Addition</LI>
<LI><A HREF="#das">DAS</A> - Decimal Adjust for Subtraction</LI>
<LI><A HREF="#dec">DEC</A> - Decrement</LI>
<LI><A HREF="#div">DIV</A> - Divide</LI>
<LI><A HREF="#enter">ENTER</A> - Make Stack Frame</LI>
<LI><A HREF="#esc">ESC</A> - Escape</LI>
<LI><A HREF="#float">Floating point instuctions</A> - no descriptions</LI>
<LI><A HREF="#hlt">HLT</A> - Halt CPU</LI>
<LI><A HREF="#idiv">IDIV</A> - Signed Integer Division</LI>
<LI><A HREF="#imul">IMUL</A> - Signed Multiply</LI>
<LI><A HREF="#in">IN</A> - Input Byte or Word From Port</LI>
<LI><A HREF="#inc">INC</A> - Increment</LI>
<LI><A HREF="#ins">INS</A> - Input String from Port</LI>
<LI><A HREF="#int">INT</A> - Interrupt</LI>
<LI><A HREF="#into">INTO</A> - Interrupt on Overflow</LI>
<LI><A HREF="#invd">INVD</A> - Invalidate Cache  </LI>
<LI><A HREF="#invlpg">INVLPG</A> - Invalidate Translation Look-Aside Buffer Entry</LI>
<LI><A HREF="#iret">IRET/IRETD</A> - Interrupt Return</LI>
<LI><A HREF="#ja">JA/JNBE</A> - Jump Above / Jump Not Below or Equal</LI>
<LI><A HREF="#jae">JAE/JNB</A> - Jump Above or Equal / Jump on Not Below</LI>
<LI><A HREF="#jb">JB/JNAE</A> - Jump Below / Jump Not Above or Equal</LI>
<LI><A HREF="#jbe">JBE/JNA</A> - Jump Below or Equal / Jump Not Above</LI>
<LI><A HREF="#jc">JC</A> - Jump on Carry</LI>
<LI><A HREF="#jcxz">JCXZ/JECXZ</A> - Jump if Register (E)CX is Zero</LI>
<LI><A HREF="#je">JE/JZ</A> - Jump Equal / Jump Zero</LI>
<LI><A HREF="#jg">JG/JNLE</A> - Jump Greater / Jump Not Less or Equal</LI>
<LI><A HREF="#jge">JGE/JNL</A> - Jump Greater or Equal / Jump Not Less</LI>
<LI><A HREF="#jl">JL/JNGE</A> - Jump Less / Jump Not Greater or Equal</LI>
<LI><A HREF="#jle">JLE/JNG</A> - Jump Less or Equal / Jump Not Greater</LI>
<LI><A HREF="#jmp">JMP</A> - Unconditional Jump</LI>
<LI><A HREF="#jnc">JNC</A> - Jump Not Carry</LI>
<LI><A HREF="#jne">JNE/JNZ</A> - Jump Not Equal / Jump Not Zero</LI>
<LI><A HREF="#jno">JNO</A> - Jump Not Overflow</LI>
<LI><A HREF="#jns">JNS</A> - Jump Not Signed</LI>
<LI><A HREF="#jnp">JNP/JPO</A> - Jump Not Parity / Jump Parity Odd</LI>
<LI><A HREF="#jo">JO</A> - Jump on Overflow</LI>
<LI><A HREF="#jp">JP/JPE</A> - Jump on Parity / Jump on Parity Even</LI>
<LI><A HREF="#js">JS</A> - Jump Signed</LI>
<LI><A HREF="#lahf">LAHF</A> - Load Register AH From Flags</LI>
<LI><A HREF="#lar">LAR</A> - Load Access Rights</LI>
<LI><A HREF="#lds">LDS</A> - Load Pointer Using DS</LI>
<LI><A HREF="#lea">LEA</A> - Load Effective Address</LI>
<LI><A HREF="#leave">LEAVE</A> - Restore Stack for Procedure Exit</LI>
<LI><A HREF="#les">LES</A> - Load Pointer Using ES</LI>
<LI><A HREF="#lfs">LFS</A> - Load Pointer Using FS</LI>
<LI><A HREF="#lgdt">LGDT</A> - Load Global Descriptor Table</LI>
<LI><A HREF="#lidt">LIDT</A> - Load Interrupt Descriptor Table </LI>
<LI><A HREF="#lgs">LGS</A> - Load Pointer Using GS </LI>
<LI><A HREF="#lldt">LLDT</A> - Load Local Descriptor Table</LI>
<LI><A HREF="#lmsw">LMSW</A> - Load Machine Status Word </LI>
<LI><A HREF="#lock">LOCK</A> - Lock Bus</LI>
<LI><A HREF="#lods">LODS</A> - Load String</LI>
<LI><A HREF="#loop">LOOP</A> - Decrement CX and Loop if CX Not Zero</LI>
<LI><A HREF="#loope">LOOPE/LOOPZ</A> - Loop While Equal / Loop While Zero</LI>
<LI><A HREF="#loopnz">LOOPNZ/LOOPNE</A> - Loop While Not Zero / Loop While Not Equal</LI>
<LI><A HREF="#lsl">LSL</A> - Load Segment Limit </LI>
<LI><A HREF="#lss">LSS</A> - Load Pointer Using SS</LI>
<LI><A HREF="#ltr">LTR</A> - Load Task Register  </LI>
<LI><A HREF="#mov">MOV</A> - Move Byte or Word</LI>
<LI><A HREF="#movs">MOVS</A> - Move String </LI>
<LI><A HREF="#movsx">MOVSX</A> - Move with Sign Extend </LI>
<LI><A HREF="#movzx">MOVZX</A> - Move with Zero Extend</LI>
<LI><A HREF="#mul">MUL</A> - Unsigned Multiply</LI>
<LI><A HREF="#neg">NEG</A> - Two's Complement Negation</LI>
<LI><A HREF="#nop">NOP</A> - No Operation </LI>
<LI><A HREF="#not">NOT</A> - One's Compliment Negation</LI>
<LI><A HREF="#or">OR</A> - Inclusive Logical OR</LI>
<LI><A HREF="#out">OUT</A> - Output Data to Port</LI>
<LI><A HREF="#outs">OUTS</A> - Output String to Port</LI>
<LI><A HREF="#pop">POP</A> - Pop Word off Stack</LI>
<LI><A HREF="#popa">POPA/POPAD</A> - Pop All Registers onto Stack</LI>
<LI><A HREF="#popf">POPF/POPFD</A> - Pop Flags off Stack</LI>
<LI><A HREF="#push">PUSH</A> - Push Word onto Stack</LI>
<LI><A HREF="#pusha">PUSHA/PUSHAD</A> - Push All Registers onto Stack</LI>
<LI><A HREF="#pushf">PUSHF/PUSHFD</A> - Push Flags onto Stack</LI>
<LI><A HREF="#rcl">RCL</A> - Rotate Through Carry Left</LI>
<LI><A HREF="#rcr">RCR</A> - Rotate Through Carry Right</LI>
<LI><A HREF="#rep">REP</A> - Repeat String Operation</LI>
<LI><A HREF="#repe">REPE/REPZ</A> - Repeat Equal / Repeat Zero</LI>
<LI><A HREF="#repne">REPNE/REPNZ</A> - Repeat Not Equal / Repeat Not Zero</LI>
<LI><A HREF="#ret">RET/RETF</A> - Return From Procedure</LI>
<LI><A HREF="#rol">ROL</A> - Rotate Left</LI>
<LI><A HREF="#ror">ROR</A> - Rotate Right</LI>
<LI><A HREF="#sahf">SAHF</A> - Store AH Register into FLAGS</LI>
<LI><A HREF="#sal">SAL/SHL</A> - Shift Arithmetic Left / Shift Logical Left</LI>
<LI><A HREF="#sar">SAR</A> - Shift Arithmetic Right</LI>
<LI><A HREF="#sbb">SBB</A> - Subtract with Borrow</LI>
<LI><A HREF="#scas">SCAS</A> - Scan String </LI>
<LI><A HREF="#setae">SETAE/SETNB</A> - Set if Above or Equal / Set if Not Below</LI>
<LI><A HREF="#setb">SETB/SETNAE</A> - Set if Below / Set if Not Above or Equal</LI>
<LI><A HREF="#setbe">SETBE/SETNA</A> - Set if Below or Equal / Set if Not Above</LI>
<LI><A HREF="#sete">SETE/SETZ</A> - Set if Equal / Set if Zero</LI>
<LI><A HREF="#setne">SETNE/SETNZ</A> - Set if Not Equal / Set if Not Zero</LI>
<LI><A HREF="#setl">SETL/SETNGE</A> - Set if Less / Set if Not Greater or Equal</LI> 
<LI><A HREF="#setge">SETGE/SETNL</A> - Set if Greater or Equal / Set if Not Less</LI>
<LI><A HREF="#setle">SETLE/SETNG</A> - Set if Less or Equal / Set if Not greater or Equal</LI>
<LI><A HREF="#setg">SETG/SETNLE</A> - Set if Greater / Set if Not Less or Equal</LI>
<LI><A HREF="#sets">SETS</A> - Set if Signed</LI>
<LI><A HREF="#setns">SETNS</A> - Set if Not Signed</LI>
<LI><A HREF="#setc">SETC</A> - Set if Carry</LI>
<LI><A HREF="#setnc">SETNC</A> - Set if Not Carry</LI>
<LI><A HREF="#seto">SETO</A> - Set if Overflow</LI>
<LI><A HREF="#setno">SETNO</A> - Set if Not Overflow</LI>
<LI><A HREF="#setp">SETP/SETPE</A> - Set if Parity / Set if Parity Even</LI>
<LI><A HREF="#setnp">SETNP/SETPO</A> - Set if No Parity / Set if Parity Odd</LI>
<LI><A HREF="#sgdt">SGDT</A> - Store Global Descriptor Table</LI>
<LI><A HREF="#sidt">SIDT</A> - Store Interrupt Descriptor Table</LI>
<LI><A HREF="#shr">SHR</A> - Shift Logical Right</LI>
<LI><A HREF="#shld">SHLD/SHRD</A> - Double Precision Shift</LI>
<LI><A HREF="#sldt">SLDT</A> - Store Local Descriptor Table</LI>
<LI><A HREF="#smsw">SMSW</A> - Store Machine Status Word</LI>
<LI><A HREF="#stc">STC</A> - Set Carry</LI>
<LI><A HREF="#std">STD</A> - Set Direction Flag</LI>
<LI><A HREF="#sti">STI</A> - Set Interrupt Flag</LI>
<LI><A HREF="#stos">STOS</A> - Store String </LI>
<LI><A HREF="#str">STR</A> - Store Task Register</LI>
<LI><A HREF="#sub">SUB</A> - Subtract</LI>
<LI><A HREF="#test">TEST</A> - Test For Bit Pattern</LI>
<LI><A HREF="#verr">VERR</A> - Verify Read</LI>
<LI><A HREF="#verw">VERW</A> - Verify Write</LI>
<LI><A HREF="#wait">WAIT/FWAIT</A> - Event Wait</LI>
<LI><A HREF="#wbinvd">WBINVD</A> - Write-Back and Invalidate Cache</LI>
<LI><A HREF="#xchg">XCHG</A> - Exchange</LI>
<LI><A HREF="#xlat">XLAT/XLATB</A> - Translate</LI>
<LI><A HREF="#xor">XOR</A> - Exclusive OR</LI>
</OL>

<H3><A NAME="abrev">Notations and Format used in this Document</A></H3>

<H4>Notation</H4>

<DL>
<DT>mnemonics<DT><DD>Instruction syntax</DD>
<DT>op</DT><DD>Instruction OpCode</DD>
<DT>xx</DT><DD>Additional Code bytes</DD>
<DT>s</DT><DD>Sign Bit<UL><LI>E: Sign-extended 8-bit immediate data</LI><LI>N: Non</LI></UL></DD>
<DT>w</DT><DD>Word/byte Bit<UL><LI>W: 16-bit operanrs</LI><LI>B: 8-bit operanrs</LI></UL></DD>
<DT>len</DT><DD>Instruction length</DD>
<DT>flags</DT><DD><UL><LI><TT>--------c</TT> - Carry flag</LI>
<LI><TT>-------p-</TT> - Parity flag</LI>
<LI><TT>------a--</TT> - Auxiliary flag</LI>
<LI><TT>-----z---</TT> - Zero flag</LI>
<LI><TT>----s----</TT> - Sign flag</LI>
<LI><TT>---t-----</TT> - Trap flag</LI>
<LI><TT>--i------</TT> - Interrupt flag</LI>
<LI><TT>-d-------</TT> - Direction flag</LI>
<LI><TT>o--------</TT> - Overflow flag</LI></UL></DD>
</DL>

<DL>
<DT><TT>mr</TT></DT><DD>Addressing mode Byte = MODRM(mod-reg-r/m)</DD>
<DT><TT>/0~7</TT></DT><DD>2nd or 3rd Opcode (MODRM bits 5,4,3 from reg field)</DD>
<DT><TT>d0 d1</TT></DT><DD>Displacement [Low-byte High-byte]</DD>
<DT><TT>i0 i1</TT></DT><DD>Immediate word value</DD>
<DT><TT>o0 o1</TT></DT><DD>Offset value</DD>
<DT><TT>s0 s1</TT></DT><DD>Segment value</DD>
</DL>

<DL>
<DT><TT>r0</TT></DT><DD>Relative Short Displacement to label 'sl' (-128/+127 bytes)</DD>
<DT><TT>r0 r1</TT></DT><DD>Relative Long  Displacement to label 'll' (-32768/+32767 bytes)</DD>
</DL>

<H4>Mnemonic Notation</H4>

<TABLE BORDER="0" CELLPADDING="4" CELLSPACING="0">
<TBODY>
<TR VALIGN="top">
<TD>
<DL>
<DT><TT>mb</TT></DT><DD>memory byte</DD>
<DT><TT>mw</TT></DT><DD>memory word</DD>
<DT><TT>md</TT></DT><DD>memory double word</DD>
<DT><TT>mq</TT></DT><DD>memory quad word</DD>
</DL>
</TD>
<TD>
<DL>
<DT><TT>rb</TT></DT><DD>register byte</DD>
<DT><TT>rw</TT></DT><DD>register word</DD>
<DT><TT>rd</TT></DT><DD>register double word</DD>
</DL>
</TD>
<TD>
<DL>
<DT><TT>rmb</TT></DT><DD>register or memory byte</DD>
<DT><TT>rmw</TT></DT><DD>register or memory word</DD>
</DL>
</TD>
</TR>
<TR VALIGN="top">
<TD>
<DL>
<DT><TT>sl</TT></DT><DD>short label</DD>
<DT><TT>ll</TT></DT><DD>long label</DD>
</DL>
<DL>
<DT><TT>np</TT></DT><DD>near pointer</DD>
<DT><TT>fp</TT></DT><DD>far pointer</DD>
</DL>
</TD>
<TD>
<DL>
<DT><TT>ib</TT></DT><DD>immediate byte</DD>
<DT><TT>iw</TT></DT><DD>immediate word</DD>
</DL>
</TD>
<TD>
<DL>
<DT><TT>mwr</TT></DT><DD>memory word real</DD>
<DT><TT>mdr</TT></DT><DD>memory double word real</DD>
<DT><TT>mqr</TT></DT><DD>memory quad word real</DD>
<DT><TT>mtr</TT></DT><DD>memory ten byte real</DD>
</DL>
</TD>
</TR>
<TR VALIGN="top">
<TD>
<DL>
<DT><TT>cr</TT></DT><DD>control register</DD>
</DL>
</TD>
<TD>
<DL>
<DT><TT>dr</TT></DT><DD>debug register</DD>
</DL>
</TD>
<TD>
<DL>
<DT><TT>tr</TT></DT><DD>test register</DD>
</DL>
</TD>
</TR>
<TR>
<TD ALIGN="center" COLSPAN="3">

<TABLE BORDER="1" CELLPADDING="2" CELLSPACING="0">
<CAPTION>Instruction General Format</CAPTION>
<COLGROUP>
<COL WIDTH="20%">
<COL WIDTH="20%">
<COL WIDTH="20%">
<COL WIDTH="20%">
<COL WIDTH="20%">
</COLGROUP>
<TBODY>
<TR>
<TD>PreFix</TD>
<TD>OpCode</TD>
<TD>modRM</TD>
<TD>Disp</TD>
<TD>Imm</TD>
</TR>
</TBODY>
</TABLE>

</TD>
</TR>
</TBODY>
</TABLE>

<HR>

<H4><A NAME="aaa">AAA - Ascii Adjust for Addition</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>AAA</TT></TD><TD><TT>37</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>------a-</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>AAA</TT></DD>
<DT>Modifies flags</DT><DD>AF CF (OF,PF,SF,ZF undefined)</DD>
</DL>
<P>
Changes contents of AL to valid unpacked decimal.<BR>
The high order nibble is zeroed.
</DIV>

<H4><A NAME="aad">AAD - Ascii Adjust for Division</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>AAD</TT></TD><TD><TT>D5 0A</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>----sz-p</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>AAD</TT></DD>
<DT>Modifies flags</DT><DD>SF ZF PF (AF,CF,OF undefined)</DD>
</DL>
<P>
Used before dividing unpacked decimal numbers.<BR>
Multiplies AH by 10 and the adds result into AL.  Sets AH to zero.<BR>
This instruction is also known to have an undocumented behavior.
</DIV>

<H4><A NAME="aam">AAM - Ascii Adjust for Multiplication</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>AAM</TT></TD><TD><TT>D4 0A</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>----sz-p</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>AAM</TT></DD>
<DT>Modifies flags</DT><DD>PF SF ZF (AF,CF,OF undefined)</DD>
</DL>
<P>
Used after multiplication of two unpacked decimal numbers, this<BR>
instruction adjusts an unpacked decimal number.  The high order<BR>
nibble of each byte must be zeroed before using this instruction.<BR>
This instruction is also known to have an undocumented behavior.
</DIV>

<H4><A NAME="aas">AAS - Ascii Adjust for Subtraction</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>AAS</TT></TD><TD><TT>3F</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>------a-</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>AAS</TT></DD>
<DT>Modifies flags</DT><DD>AF CF (OF,PF,SF,ZF undefined)</DD>
</DL>
<P>
Corrects result of a previous unpacked decimal subtraction in AL.<BR>
High order nibble is zeroed.<BR>
</DIV>

<H4><A NAME="adc">ADC - Add With Carry</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>14 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>15 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>12 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>13 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /2 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /2 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /2 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>10 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>11 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ADC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>AF CF OF SF PF ZF</DD>
</DL>
<P>
Sums two binary operands placing the result in the destination.<BR>
If CF is set, a 1 is added to the destination.
<BR>
</DIV>

<H4><A NAME="add">ADD - Arithmetic Addition</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>04 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>05 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>02 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>03 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /0 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /0 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /0 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>00 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>01 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ADD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Adds "src" to "dest" and replacing the original contents of "dest".<BR>
Both operands are binary.
<BR>
</DIV>

<H4><A NAME="and">AND - Logical And</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>24 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>25 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>22 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>23 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /4 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /4 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /4 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>20 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
<TR><TD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>21 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---sz-p</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>AND&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Performs a logical AND of the two operands replacing the destination with the result.
</DIV>

<H4><A NAME="arpl">ARPL - Adjusted Requested Privilege Level of Selector  (286+ protected mode)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ARPL&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>63 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ARPL&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
Compares the RPL bits of "dest" against "src".  If the RPL bits<BR>
of "dest" are less than "src", the destination RPL bits are set<BR>
equal to the source RPL bits and the Zero Flag is set.  Otherwise<BR>
the Zero Flag is cleared.
</DIV>

<H4><A NAME="bound">BOUND - Array Index Bound Check (80188+)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BOUND&nbsp;&nbsp;&nbsp;rw,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>62 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BOUND&nbsp;&nbsp;&nbsp;src,limit</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Array index in source register is checked against upper and lower<BR>
bounds in memory source.  The first word located at "limit" is<BR>
the lower boundary and the word at "limit+2" is the upper array bound.<BR>
Interrupt 5 occurs if the source value is less than or higher than<BR>
the source.
</DIV>

<H4><A NAME="bsf">BSF - Bit Scan Forward  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BSF&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BC mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BSF&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
Scans source operand for first bit set.  Sets ZF if a bit is found<BR>
set and loads the destination with an index to first set bit.  Clears<BR>
ZF is no bits are found set.  BSF scans forward across bit pattern<BR>
(0-n) while BSR scans in reverse (n-0).
</DIV>

<H4><A NAME="bsr">BSR - Bit Scan Reverse  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BSR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BD mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BSR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
Scans source operand for first bit set.  Sets ZF if a bit is found<BR>
set and loads the destination with an index to first set bit.  Clears<BR>
ZF is no bits are found set.  BSF scans forward across bit pattern<BR>
(0-n) while BSR scans in reverse (n-0).
</DIV>

<H4><A NAME="bswap">BSWAP - Byte Swap  (486+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;eax&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F C8</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;ecx&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F C9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;edx&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F CA</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;ebx&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F CB</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;esp&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F CC</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;ebp&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F CD</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;esi&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F CE</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BSWAP&nbsp;&nbsp;&nbsp;edi&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F CF</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BSWAP&nbsp;&nbsp;&nbsp;reg32</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Changes the byte order of a 32 bit register from big endian to<BR>
little endian or vice versa.   Result left in destination register<BR>
is undefined if the operand is a 16 bit register.
</DIV>

<H4><A NAME="bt">BT - Bit Test  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BA /4 d0 d1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4~6</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A3 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
The destination bit indexed by the source value is copied into the Carry Flag.
</DIV>

<H4><A NAME="btc">BTC - Bit Test with Compliment  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BTC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BA /7 d0 d1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4~6</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BTC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BB mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BTC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
The destination bit indexed by the source value is copied into the<BR>
Carry Flag after being complimented (inverted).
</DIV>

<H4><A NAME="btr">BTR - Bit Test with Reset  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BTR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BA /6 d0 d1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4~6</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BTR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F B3 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BTR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
The destination bit indexed by the source value is copied into the<BR>
Carry Flag and then cleared in the destination.
</DIV>

<H4><A NAME="bts">BTS - Bit Test and Set  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>BTS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BA /5 d0 d1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4~6</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>BTS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F AB mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>BTS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
The destination bit indexed by the source value is copied into the<BR>
Carry Flag and then set in the destination.
</DIV>

<H4><A NAME="call">CALL - Procedure Call</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CALL&nbsp;&nbsp;&nbsp;&nbsp;np</TT></TD><TD><TT>E8 o0 o1</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>CALL&nbsp;&nbsp;&nbsp;&nbsp;rw</TT></TD><TD><TT>FF /2 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>CALL&nbsp;&nbsp;&nbsp;&nbsp;DWORD&nbsp;PTR[rw]</TT></TD><TD><TT>FF /3 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>CALL&nbsp;&nbsp;&nbsp;&nbsp;FAR&nbsp;PTR&nbsp;fp</TT></TD><TD><TT>9A o0 o1 sl sh</TT></TD><TD>&nbsp;</TD><TD><TT>5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CALL&nbsp;&nbsp;&nbsp;&nbsp;destination</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Pushes Instruction Pointer (and Code Segment for far calls) onto<BR>
stack and loads Instruction Pointer with the address of proc-name.<BR>
Code continues with execution at CS:IP.
</DIV>

<H4><A NAME="cbw">CBW - Convert Byte to Word</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CBW</TT></TD><TD><TT>98</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CBW</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Converts byte in AL to word Value in AX by extending sign of AL throughout register AH.
</DIV>

<H4><A NAME="cdq">CDQ - Convert Double to Quad  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CDQ&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 99</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CDQ</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Converts signed DWORD in EAX to a signed quad word in EDX:EAX by<BR>
extending the high order bit of EAX throughout EDX
</DIV>

<H4><A NAME="clc">CLC - Clear Carry</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CLC</TT></TD><TD><TT>F8</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CLC</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
Clears the Carry Flag.
</DIV>

<H4><A NAME="cld">CLD - Clear Direction Flag</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CLD</TT></TD><TD><TT>FC</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>-0------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CLD</TT></DD>
<DT>Modifies flags</DT><DD>DF</DD>
</DL>
<P>
Clears the Direction Flag causing string instructions to increment the SI and DI index registers.
</DIV>

<H4><A NAME="cli">CLI - Clear Interrupt Flag (Disable Interrupts)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CLI</TT></TD><TD><TT>FA</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--0-----</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CLI</TT></DD>
<DT>Modifies flags</DT><DD>IF</DD>
</DL>
<P>
Disables the maskable hardware interrupts by clearing the Interrupt<BR>
flag.  NMI's and software interrupts are not inhibited.
</DIV>

<H4><A NAME="clts">CLTS - Clear Task Switched Flag  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CLTS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 06</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CLTS</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Clears the Task Switched Flag in the Machine Status Register.  This<BR>
is a privileged operation and is generally used only by operating system code.
</DIV>

<H4><A NAME="cmc">CMC - Complement Carry Flag</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CMC</TT></TD><TD><TT>F5</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CMC</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
Toggles (inverts) the Carry Flag
</DIV>

<H4><A NAME="cmp">CMP - Compare</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>3C i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>3D i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>3A mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>3B mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /7 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /7 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /7 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>38 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>39 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Subtracts source from destination and updates the flags but does<BR>
not save result.  Flags can subsequently be checked for conditions.
</DIV>

<H4><A NAME="cmps">CMPS - Compare String (Byte, Word or Doubleword)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CMPSB</TT></TD><TD><TT>A6</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>od--szap</TT></TD></TR>
<TR><TD><TT>CMPSW</TT></TD><TD><TT>A7</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>od--szap</TT></TD></TR>
<TR><TD><TT>CMPSD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| A7</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>od--szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CMPS&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT><BR>
<TT>CMPSB</TT>
<BR>
<TT>CMPSW</TT>
<BR>
<TT>CMPSD&nbsp;&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Subtracts destination value from source without saving results.<BR>
Updates flags based on the subtraction and  the index registers<BR>
(E)SI and (E)DI are incremented or decremented depending on the<BR>
state of the Direction Flag.  CMPSB inc/decrements the index<BR>
registers by 1, CMPSW inc/decrements by 2, while CMPSD increments<BR>
or decrements by 4.  The REP prefixes can be used to process<BR>
entire data items.
</DIV>

<H4><A NAME="cmpxchg">CMPXCHG/CMPXCHG8B - Compare and Exchange</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CMPXCHG&nbsp;rmb,rb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F A6 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMPXCHG&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F A7 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMPXCHG&nbsp;rmb,rb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F B0 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMPXCHG&nbsp;rmw,rw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F B1 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>CMPXCHG8B&nbsp;rmq,rd&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[P5]</TT></TD><TD><TT>0F C7 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CMPXCHG&nbsp;dest,src&nbsp;&nbsp;(486+)</TT><BR>
<TT>CMPXCHG8B&nbsp;dest,&nbsp;src&nbsp;(P5+)</TT>
</DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Compares the accumulator (8-32 bits) with "dest".  If equal the<BR>
"dest" is loaded with "src", otherwise the accumulator is loaded<BR>
with "dest".
</DIV>

<H4><A NAME="cwd">CWD - Convert Word to Doubleword</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CWD</TT></TD><TD><TT>99</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CWD</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Extends sign of word in register AX throughout register DX forming<BR>
a doubleword quantity in DX:AX.
</DIV>

<H4><A NAME="cwde">CWDE - Convert Word to Extended Doubleword  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>CWDE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 98</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>CWDE</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Converts a signed word in AX to a signed doubleword in EAX by<BR>
extending the sign bit of AX throughout EAX.
</DIV>

<H4><A NAME="daa">DAA - Decimal Adjust for Addition</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>DAA</TT></TD><TD><TT>27</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>----szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>DAA</TT></DD>
<DT>Modifies flags</DT><DD>AF CF PF SF ZF (OF undefined)</DD>
</DL>
<P>
Corrects result (in AL) of a previous BCD addition operation.<BR>
Contents of AL are changed to a pair of packed decimal digits.
</DIV>

<H4><A NAME="das">DAS - Decimal Adjust for Subtraction</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>DAS</TT></TD><TD><TT>2F</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>----szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>DAS</TT></DD>
<DT>Modifies flags</DT><DD>AF CF PF SF ZF (OF undefined)</DD>
</DL>
<P>
Corrects result (in AL) of a previous BCD subtraction operation.<BR>
Contents of AL are changed to a pair of packed decimal digits.
</DIV>

<H4><A NAME="dec">DEC - Decrement</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX</TT></TD><TD><TT>48</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BP</TT></TD><TD><TT>4C</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BX</TT></TD><TD><TT>4A</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CX</TT></TD><TD><TT>49</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DI</TT></TD><TD><TT>4F</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DX</TT></TD><TD><TT>49</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>FE /1 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>FF /1 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SI</TT></TD><TD><TT>4D</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SP</TT></TD><TD><TT>4B</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>DEC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>AF OF PF SF ZF</DD>
</DL>
<P>
Unsigned binary subtraction of one from the destination.
</DIV>

<H4><A NAME="div">DIV - Divide</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>DIV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>F6 /6 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>DIV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>F7 /6 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>DIV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>(AF,CF,OF,PF,SF,ZF undefined)</DD>
</DL>
<P>
Unsigned binary division of accumulator by source.  If the source<BR>
divisor is a byte value then AX is divided by "src" and the quotient<BR>
is placed in AL and the remainder in AH.  If source operand is a word<BR>
value, then DX:AX is divided by "src" and the quotient is stored in AX<BR>
and the remainder in DX.
</DIV>

<H4><A NAME="enter">ENTER - Make Stack Frame  (80188+)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ENTER&nbsp;&nbsp;&nbsp;iw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C8 i0 i1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ENTER&nbsp;&nbsp;&nbsp;locals,level</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Modifies stack for entry to procedure for high level language.<BR>
Operand "locals" specifies the amount of storage to be allocated<BR>
on the stack.   "Level" specifies the nesting level of the routine.<BR>
Paired with the LEAVE instruction, this is an efficient method of<BR>
entry and exit to procedures.
</DIV>

<H4><A NAME="float">A description of the floating point instructions is not available at yet.</A></H4>
The following table has been provided for op-codes:<BR>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>F2XM1</TT></TD><TD><TT>D9 F0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FABS</TT></TD><TD><TT>D9 E1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FADD</TT></TD><TD><TT>DE C1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FADD&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /0 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FADD&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /0 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FADD&nbsp;&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DC C0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FADD&nbsp;&nbsp;&nbsp;&nbsp;st,st(i)</TT></TD><TD><TT>D8 C0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FADDP&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DE C0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FBLD&nbsp;&nbsp;&nbsp;&nbsp;mtr</TT></TD><TD><TT>DF /4 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FBSTP&nbsp;&nbsp;&nbsp;mtr</TT></TD><TD><TT>DF /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FCHS</TT></TD><TD><TT>D9 E0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FCLEX</TT></TD><TD><TT>9B DB E2</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FCOM</TT></TD><TD><TT>D8 D1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOM&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /2 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOM&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /2 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOM&nbsp;&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>D8 D0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOMP</TT></TD><TD><TT>D8 D9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOMP&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /3 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOMP&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /3 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOMP&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>D8 D8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOMPP</TT></TD><TD><TT>DE D9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FCOS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>D9 FF</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDECSTP</TT></TD><TD><TT>D9 F6</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDISI</TT></TD><TD><TT>9B DB E1</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIV&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /6 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIV&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /6 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIV&nbsp;&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DC F8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIV&nbsp;&nbsp;&nbsp;&nbsp;st,st(i)</TT></TD><TD><TT>DC F0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVP</TT></TD><TD><TT>DE F9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVP&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DE F8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVR&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /7 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVR&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /7 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVR&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DC F0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVR&nbsp;&nbsp;&nbsp;st,st(i)</TT></TD><TD><TT>DC F8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVRP</TT></TD><TD><TT>DE F1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FDIVRP&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DE F0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FENI</TT></TD><TD><TT>9B DB E0</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FFREE&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>DD C0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIADD&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DE /0 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIADD&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DA /0 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FICOM&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>DE /2 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FICOM&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DA /2 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FICOMP&nbsp;&nbsp;md</TT></TD><TD><TT>DE /3 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FICOMP&nbsp;&nbsp;mq</TT></TD><TD><TT>DA /3 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FIDIV&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DE /6 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIDIV&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DA /6 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIDIVR&nbsp;&nbsp;mw</TT></TD><TD><TT>DE /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIDIVR&nbsp;&nbsp;md</TT></TD><TD><TT>DA /7 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FILD&nbsp;&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DF /0 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FILD&nbsp;&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DB /0 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FILD&nbsp;&nbsp;&nbsp;&nbsp;mq</TT></TD><TD><TT>DF /5 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIMUL&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DE /1 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIMUL&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DA /1 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FINCSTP</TT></TD><TD><TT>D9 F7</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FINIT</TT></TD><TD><TT>9B DB E3</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIST&nbsp;&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DF /2 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FIST&nbsp;&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DB /2 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISTP&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DF /3 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISTP&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DB /3 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISTP&nbsp;&nbsp;&nbsp;mq</TT></TD><TD><TT>DF /7 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISUB&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>DE /4 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISUB&nbsp;&nbsp;&nbsp;md</TT></TD><TD><TT>DA /4 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISUBR&nbsp;&nbsp;mw</TT></TD><TD><TT>DE /5 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FISUBR&nbsp;&nbsp;md</TT></TD><TD><TT>DA /5 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D9 /0 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DD /0 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mtr</TT></TD><TD><TT>DB /5 d0 d1</TT></TD><TD><TT>&nbsp;T</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>D9 C0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLD1</TT></TD><TD><TT>D9 E8</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDCW&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>D9 /5 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDENV&nbsp;&nbsp;m14</TT></TD><TD><TT>D9 /4 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDL2E</TT></TD><TD><TT>D9 EA</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDL2T</TT></TD><TD><TT>D9 E9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDLG2</TT></TD><TD><TT>D9 EC</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDLN2</TT></TD><TD><TT>D9 ED</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDPI</TT></TD><TD><TT>D9 EB</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FLDZ</TT></TD><TD><TT>D9 EE</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FMUL</TT></TD><TD><TT>DE C9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FMUL&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /1 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FMUL&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /1 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FMUL&nbsp;&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DC C8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FMUL&nbsp;&nbsp;&nbsp;&nbsp;st,st(i)</TT></TD><TD><TT>D8 C8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FMULP&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DE C8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNCLEX</TT></TD><TD><TT>DB E2</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNDISI</TT></TD><TD><TT>DB E1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNENI</TT></TD><TD><TT>DB E0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNINIT</TT></TD><TD><TT>DB E3</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNOP</TT></TD><TD><TT>D9 D0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNSAVE&nbsp;&nbsp;m94</TT></TD><TD><TT>DD /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNSTCW&nbsp;&nbsp;mw</TT></TD><TD><TT>D9 /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNSTENV&nbsp;m14</TT></TD><TD><TT>D9 /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNSTSW&nbsp;&nbsp;ax</TT></TD><TD><TT>DF E0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FNSTSW&nbsp;&nbsp;mw</TT></TD><TD><TT>DD /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FPATAN</TT></TD><TD><TT>D9 F3</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FPREM</TT></TD><TD><TT>D9 F8</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FPREM1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>D9 F5</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FPTAN</TT></TD><TD><TT>D9 F2</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FRNDINT</TT></TD><TD><TT>D9 FC</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FRSTOR&nbsp;&nbsp;m94</TT></TD><TD><TT>DD /4 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSAVE&nbsp;&nbsp;&nbsp;m94</TT></TD><TD><TT>9B DD /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSCALE</TT></TD><TD><TT>D9 FD</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSETPM</TT></TD><TD><TT>DB E4</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSIN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>D9 FE</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSINCOS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>D9 FB</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSQRT</TT></TD><TD><TT>D9 FA</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FST&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D9 /2 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FST&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DD /2 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FST&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>DD D0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTCW&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>9B D9 /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTENV&nbsp;&nbsp;m14</TT></TD><TD><TT>9B D9 /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTP&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D9 /3 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTP&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DD /3 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTP&nbsp;&nbsp;&nbsp;&nbsp;mtr</TT></TD><TD><TT>DB /7 d0 d1</TT></TD><TD><TT>&nbsp;T</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTP&nbsp;&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>DD D8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTSW&nbsp;&nbsp;&nbsp;ax</TT></TD><TD><TT>9B DF E0</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSTSW&nbsp;&nbsp;&nbsp;mw</TT></TD><TD><TT>9B DD /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUB&nbsp;&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /4 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUB&nbsp;&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /4 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUB&nbsp;&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DC E8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUB&nbsp;&nbsp;&nbsp;&nbsp;st,st(i)</TT></TD><TD><TT>D8 E0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBP</TT></TD><TD><TT>DE E9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBP&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DE E8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBR</TT></TD><TD><TT>DE E1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBR&nbsp;&nbsp;&nbsp;mdr</TT></TD><TD><TT>D8 /5 d0 d1</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBR&nbsp;&nbsp;&nbsp;mqr</TT></TD><TD><TT>DC /5 d0 d1</TT></TD><TD><TT>&nbsp;Q</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBR&nbsp;&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DC E0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBR&nbsp;&nbsp;&nbsp;st,st(i)</TT></TD><TD><TT>D8 E8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FSUBRP&nbsp;&nbsp;st(i),st</TT></TD><TD><TT>DE E0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FTST</TT></TD><TD><TT>D9 E4</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FUCOM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>DD E1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FUCOM&nbsp;&nbsp;&nbsp;st(i)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>DD E0+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FUCOMP&nbsp;&nbsp;st(i)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>DD E8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FUCOMPP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[387]</TT></TD><TD><TT>DA E9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>-----z-p</TT></TD></TR>
<TR><TD><TT>FXAM</TT></TD><TD><TT>D9 E5</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FXCH</TT></TD><TD><TT>D9 C9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FXCH&nbsp;&nbsp;&nbsp;&nbsp;st(i)</TT></TD><TD><TT>D9 C8+i</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FXTRACT</TT></TD><TD><TT>D9 F4</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FYL2X</TT></TD><TD><TT>D9 F1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>FYL2XP1</TT></TD><TD><TT>D9 F9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>

<H4><A NAME="esc">ESC - Escape</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ESC</TT></TD><TD><TT>?</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ESC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;immed,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Provides access to the data bus for other resident processors.<BR>
The CPU treats it as a NOP but places memory operand on bus.
</DIV>

<H4><A NAME="hlt">HLT - Halt CPU</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>HLT</TT></TD><TD><TT>F4</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>HLT</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Halts CPU until RESET line is activated, NMI or maskable interrupt<BR>
received.  The CPU becomes dormant but retains the current CS:IP<BR>
for later restart.
</DIV>

<H4><A NAME="idiv">IDIV - Signed Integer Division</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>IDIV&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>F6 /7 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IDIV&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>F7 /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>IDIV&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>(AF,CF,OF,PF,SF,ZF undefined)</DD>
</DL>
<P>
Signed binary division of accumulator by source.  If source is a<BR>
byte value, AX is divided by "src" and the quotient is stored in<BR>
AL and the remainder in AH.  If source is a word value, DX:AX is<BR>
divided by "src", and the quotient is stored in AL and the<BR>
remainder in DX.
</DIV>

<H4><A NAME="imul">IMUL - Signed Multiply</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F AF mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rd,ib</TT></TD><TD><TT>6B mr i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rd,id</TT></TD><TD><TT>69 mr i0 i1 i2 i3</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rd,rmd,ib</TT></TD><TD><TT>6B mr d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rd,rmd,id</TT></TD><TD><TT>69 mr d0 d1 i0~i3</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>6~8</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>F6 /5 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>F7 /5 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rw,ib</TT></TD><TD><TT>6B mr i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rw,iw</TT></TD><TD><TT>69 mr i0 i1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F AF mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw,ib</TT></TD><TD><TT>6B mr d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw,iw</TT></TD><TD><TT>69 mr d0 d1 i0 i1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;src</TT><BR>
<TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;src,immed&nbsp;&nbsp;(286+&nbsp;only)</TT>
<BR>
<TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;dest,src,immed8&nbsp;&nbsp;(286+&nbsp;only)</TT>
<BR>
<TT>IMUL&nbsp;&nbsp;&nbsp;&nbsp;dest,src&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>CF OF (AF,PF,SF,ZF undefined)</DD>
</DL>
<P>
Signed multiplication of accumulator by "src" with result placed<BR>
in the accumulator.  If the source operand is a byte value, it<BR>
is multiplied by AL and the result stored in AX.  If the source<BR>
operand is a word value it is multiplied by AX and the result is<BR>
stored in DX:AX.  Other variations of this instruction allow<BR>
specification of source and destination registers as well as a<BR>
third immediate factor.
</DIV>

<H4><A NAME="in">IN - Input Byte or Word From Port</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>IN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>E4 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>IN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,DX</TT></TD><TD><TT>EC</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>IN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,ib</TT></TD><TD><TT>E5 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>IN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,DX</TT></TD><TD><TT>ED</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>IN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;accum,port</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
A byte, word or dword is read from "port" and placed in AL, AX or<BR>
EAX respectively.  If the port number is in the range of 0-255<BR>
it can be specified as an immediate, otherwise the port number<BR>
must be specified in DX.  Valid port ranges on the PC are 0-1024,<BR>
though values through 65535 may be specified and recognized by<BR>
third party vendors and PS/2's.
</DIV>

<H4><A NAME="inc">INC - Increment</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX</TT></TD><TD><TT>40</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CX</TT></TD><TD><TT>41</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DX</TT></TD><TD><TT>42</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BX</TT></TD><TD><TT>43</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SP</TT></TD><TD><TT>44</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BP</TT></TD><TD><TT>45</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SI</TT></TD><TD><TT>46</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DI</TT></TD><TD><TT>47</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>FE /0 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>FF /0 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>INC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>AF OF PF SF ZF</DD>
</DL>
<P>
Adds one to destination unsigned binary operand.
</DIV>

<H4><A NAME="ins">INS - Input String from Port  (80188+)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>INSB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>6C</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>INSW&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>6D</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>INSD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 6D</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>INS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,port</TT><BR>
<TT>INSB</TT>
<BR>
<TT>INSW</TT>
<BR>
<TT>INSD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads data from port to the destination ES:(E)DI (even if a<BR>
destination operand is supplied). (E)DI is adjusted by the size<BR>
of the operand and increased if the Direction Flag is cleared and<BR>
decreased if the Direction Flag is set.  For INSB, INSW, INSD no<BR>
operands are allowed and the size is determined by the mnemonic.
</DIV>

<H4><A NAME="int">INT - Interrupt</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>INT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</TT></TD><TD><TT>CC</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--00----</TT></TD></TR>
<TR><TD><TT>INT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ib</TT></TD><TD><TT>CD i0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--00----</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>INT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num</TT></DD>
<DT>Modifies flags</DT><DD>TF IF</DD>
</DL>
<P>
Initiates a software interrupt by pushing the flags, clearing the<BR>
Trap and Interrupt Flags, pushing CS followed by IP and loading<BR>
CS:IP with the value found in the interrupt vector table.  Execution<BR>
then begins at the location addressed by the new CS:IP
</DIV>

<H4><A NAME="into">INTO - Interrupt on Overflow</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>INTO</TT></TD><TD><TT>CE</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--00----</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>INTO</TT></DD>
<DT>Modifies flags</DT><DD>IF TF</DD>
</DL>
<P>
If the Overflow Flag is set this instruction generates an INT 4<BR>
which causes the code addressed by 0000:0010 to be executed.
</DIV>

<H4><A NAME="invd">INVD - Invalidate Cache  (486+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>INVD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F 08</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>INVD</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Flushes CPU internal cache.  Issues special function bus cycle<BR>
which indicates to flush external caches.   Data in write-back<BR>
external caches is lost.
<BR>
</DIV>

<H4><A NAME="invlpg">INVLPG - Invalidate Translation Look-Aside Buffer Entry  (486+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>INVLPG&nbsp;&nbsp;m&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F 01 /7</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>INVLPG</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Invalidates a single page table entry in the Translation<BR>
Look-Aside Buffer.  Intel warns that this instruction may be<BR>
implemented differently on future processors.
</DIV>

<H4><A NAME="iret">IRET/IRETD - Interrupt Return</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>IRET</TT></TD><TD><TT>CF</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>oditszap</TT></TD></TR>
<TR><TD><TT>IRETD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| CF</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>oditszap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>IRET</TT><BR>
<TT>IRETD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>AF CF DF IF PF SF TF ZF</DD>
</DL>
<P>
Returns control to point of interruption by popping IP, CS<BR>
and then the Flags from the stack and continues execution at<BR>
this location.  CPU exception interrupts will return to the<BR>
instruction that cause the exception because the CS:IP placed<BR>
on the stack during the interrupt is the address of the offending<BR>
instruction.
</DIV>

<H4><A NAME="ja">JA/JNBE - Jump Above / Jump Not Below or Equal</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 87 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>77 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNBE&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Carry Flag and Zero Flag<BR>
are both clear.  Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JA/JNBE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jae">JAE/JNB - Jump Above or Equal / Jump on Not Below</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JAE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 83 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JAE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>73 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JAE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Carry Flag is clear.<BR>
Functionally similar to JNC.  Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JAE/JNB are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jb">JB/JNAE - Jump Below / Jump Not Above or Equal</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 82 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>72 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNAE&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Carry Flag is set.<BR>
Functionally similar to JC.  Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JB/JNAE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jbe">JBE/JNA - Jump Below or Equal / Jump Not Above</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JBE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 86 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JBE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>76 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JBE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Carry Flag or<BR>
the Zero Flag is set.   Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JBE/JNA are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jc">JC - Jump on Carry</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 82 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>72 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Carry Flag is set.<BR>
Functionally similar to JB and JNAE.  Unsigned comparison.
</DIV>

<H4><A NAME="jcxz">JCXZ/JECXZ - Jump if Register (E)CX is Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JCXZ&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>E3 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JECXZ&nbsp;&nbsp;&nbsp;sl&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>67| E3 r0</TT></TD><TD>&nbsp;</TD><TD><TT>1+2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JCXZ&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JECXZ&nbsp;&nbsp;&nbsp;label&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if register CX is zero.  Uses unsigned comparison.
</DIV>

<H4><A NAME="je">JE/JZ - Jump Equal / Jump Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 84 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>74 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JZ&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Zero Flag is set.  Uses unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JE/JZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jg">JG/JNLE - Jump Greater / Jump Not Less or Equal</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 8F r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>7F r0</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNLE&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Zero Flag is clear or<BR>
the Sign Flag equals the Overflow Flag.  Signed comparison.
<P>
<SUP>*)</SUP>&nbsp;JG/JNLE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jge">JGE/JNL - Jump Greater or Equal / Jump Not Less</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JGE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 8D r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JGE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>7D r0</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JGE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Sign Flag equals<BR>
the Overflow Flag.  Signed comparison.
<P>
<SUP>*)</SUP>&nbsp;JGE/JNL are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jl">JL/JNGE - Jump Less / Jump Not Greater or Equal</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 8C r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>7C r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNGE&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Sign Flag is not equal<BR>
to Overflow Flag.  Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JL/JNGE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jle">JLE/JNG - Jump Less or Equal / Jump Not Greater</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JLE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 8E r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JLE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>7E r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JLE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Zero Flag is set or the<BR>
Sign Flag is not equal to the Overflow Flag.  Signed comparison.
<P>
<SUP>*)</SUP>&nbsp;JLE/JNG are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jmp">JMP - Unconditional Jump</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHORT&nbsp;sl</TT></TD><TD><TT>EB r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;np</TT></TD><TD><TT>E9 o0 o1</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>FF /4 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DWORD&nbsp;PTR&nbsp;[rmw]</TT></TD><TD><TT>FF /5 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FAR&nbsp;PTR&nbsp;fp</TT></TD><TD><TT>EA o0 o1 s0 s1</TT></TD><TD>&nbsp;</TD><TD><TT>5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JMP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Unconditionally transfers control to "label".  Jumps by default<BR>
are within -32768 to 32767 bytes from the instruction following<BR>
the jump.  NEAR and SHORT jumps cause the IP to be updated while FAR<BR>
jumps cause CS and IP to be updated.
</DIV>

<H4><A NAME="jnc">JNC - Jump Not Carry</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JNC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 83 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JNC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>73 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JNC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Carry Flag is clear.<BR>
Functionally similar to JAE or JNB.  Unsigned comparison.
</DIV>

<H4><A NAME="jne">JNE/JNZ - Jump Not Equal / Jump Not Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JNE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 85 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JNE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>75 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JNE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JNZ&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Zero Flag is clear. Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JNE/JNZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jno">JNO - Jump Not Overflow</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JNO&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 81 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JNO&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>71 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JNO&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Overflow Flag is clear. Signed comparison.
<BR>
</DIV>

<H4><A NAME="jns">JNS - Jump Not Signed</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JNS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 89 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JNS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>79 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JNS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Sign Flag is clear. Signed comparison.
</DIV>

<H4><A NAME="jnp">JNP/JPO - Jump Not Parity / Jump Parity Odd</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JNP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 8B r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JNP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>7B r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JNP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JPO&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Parity Flag is clear. Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JNE/JPO are different mnemonics for the same instruction
</DIV>

<H4><A NAME="jo">JO - Jump on Overflow</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JO&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 80 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JO&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>70 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JO&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Overflow Flag is set. Signed comparison.
</DIV>

<H4><A NAME="jp">JP/JPE - Jump on Parity / Jump on Parity Even</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 8A r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>7A r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>JPE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Parity Flag is set. Unsigned comparison.
<P>
<SUP>*)</SUP>&nbsp;JP/JPE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="js">JS - Jump Signed</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>JS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ll&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 88 r0 r1</TT></TD><TD>&nbsp;</TD><TD><TT>4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>JS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>78 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>JS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Causes execution to branch to "label" if the Sign Flag is set. Signed comparison.
</DIV>

<H4><A NAME="lahf">LAHF - Load Register AH From Flags</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LAHF</TT></TD><TD><TT>9F</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LAHF</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Copies bits 0-7 of the flags register into AH.  This includes flags<BR>
AF, CF, PF, SF and ZF other bits are undefined.
</DIV>

<H4><A NAME="lar">LAR - Load Access Rights  (286+ protected)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 02 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
The high byte of the of the destination register is overwritten by<BR>
the value of the access rights byte and the low order byte is zeroed<BR>
depending on the selection in the source operand.  The Zero Flag is<BR>
set if the load operation is successful.
</DIV>

<H4><A NAME="lds">LDS - Load Pointer Using DS</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LDS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,md</TT></TD><TD><TT>C5 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LDS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads 32-bit pointer from memory source to destination register<BR>
and DS.  The offset is placed in the destination register and the<BR>
segment is placed in DS.  To use this instruction the word at the<BR>
lower memory address must contain the offset and the word at the<BR>
higher address must contain the segment.  This simplifies the loading<BR>
of far pointers from the stack and the interrupt vector table.
</DIV>

<H4><A NAME="lea">LEA - Load Effective Address</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LEA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,mw</TT></TD><TD><TT>8D mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LEA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers offset address of "src" to the destination register.
</DIV>

<H4><A NAME="leave">LEAVE - Restore Stack for Procedure Exit  (80188+)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LEAVE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C9</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LEAVE</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Releases the local variables created by the previous ENTER<BR>
instruction by restoring SP and BP to their condition before<BR>
the procedure stack frame was initialized.
</DIV>

<H4><A NAME="les">LES - Load Pointer Using ES</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LES&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,md</TT></TD><TD><TT>C4 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LES&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads 32-bit pointer from memory source to destination register<BR>
and ES.  The offset is placed in the destination register and the<BR>
segment is placed in ES.  To use this instruction the word at the<BR>
lower memory address must contain the offset and the word at the<BR>
higher address must contain the segment.  This simplifies the loading<BR>
of far pointers from the stack and the interrupt vector table.
</DIV>

<H4><A NAME="lfs">LFS - Load Pointer Using FS  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LFS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,md&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F B4 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LFS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads 32-bit pointer from memory source to destination register<BR>
and FS.  The offset is placed in the destination register and the<BR>
segment is placed in FS.  To use this instruction the word at the<BR>
lower memory address must contain the offset and the word at the<BR>
higher address must contain the segment.  This simplifies the loading<BR>
of far pointers from the stack and the interrupt vector table.
</DIV>

<H4><A NAME="lgdt">LGDT - Load Global Descriptor Table  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LGDT&nbsp;&nbsp;&nbsp;&nbsp;mw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /2 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LGDT&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads a value from an operand into the Global Descriptor Table (GDT) register.
</DIV>

<H4><A NAME="lidt">LIDT - Load Interrupt Descriptor Table  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LIDT&nbsp;&nbsp;&nbsp;&nbsp;mw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /3 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LIDT&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads a value from an operand into the Interrupt Descriptor Table (IDT) register.
</DIV>

<H4><A NAME="lgs">LGS - Load Pointer Using GS  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LGS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,md&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F B5 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LGS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads 32-bit pointer from memory source to destination register<BR>
and GS.  The offset is placed in the destination register and the<BR>
segment is placed in GS.  To use this instruction the word at the<BR>
lower memory address must contain the offset and the word at the<BR>
higher address must contain the segment.  This simplifies the loading<BR>
of far pointers from the stack and the interrupt vector table.
</DIV>

<H4><A NAME="lldt">LLDT - Load Local Descriptor Table  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LLDT&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 00 /2 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LLDT&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads a value from an operand into the Local Descriptor Table Register (LDTR).
</DIV>

<H4><A NAME="lmsw">LMSW - Load Machine Status Word  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LMSW&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LMSW&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads the Machine Status Word (MSW) from data found at "src"
</DIV>

<H4><A NAME="lock">LOCK - Lock Bus</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LOCK</TT></TD><TD><TT>F0</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LOCK</TT><BR>
<TT>LOCK:&nbsp;(386+&nbsp;prefix)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
This instruction is a prefix that causes the CPU assert bus lock<BR>
signal during the execution of the next instruction.  Used to<BR>
avoid two processors from updating the same data location.  The<BR>
286 always asserts lock during an XCHG with memory operands.  This<BR>
should only be used to lock the bus prior to XCHG, MOV, IN and<BR>
OUT instructions.
</DIV>

<H4><A NAME="lods">LODS - Load String (Byte, Word or Double)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LODSB</TT></TD><TD><TT>AC</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>LODSW</TT></TD><TD><TT>AD</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>LODSD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| AD</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LODS&nbsp;&nbsp;&nbsp;&nbsp;src</TT><BR>
<TT>LODSB</TT>
<BR>
<TT>LODSW</TT>
<BR>
<TT>LODSD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers string element addressed by DS:SI (even if an operand is<BR>
supplied) to the accumulator.   SI is incremented based on the size<BR>
of the operand or based on the instruction used.  If the Direction<BR>
Flag is set SI is decremented, if the Direction Flag is clear SI<BR>
is incremented.  Use with REP prefixes.
</DIV>

<H4><A NAME="loop">LOOP - Decrement CX and Loop if CX Not Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LOOP&nbsp;&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>E2 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LOOP&nbsp;&nbsp;&nbsp;&nbsp;label</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Decrements CX by 1 and transfers control to "label" if CX is not<BR>
Zero.  The "label" operand must be within -128 or 127 bytes of the<BR>
instruction following the loop instruction
</DIV>

<H4><A NAME="loope">LOOPE/LOOPZ - Loop While Equal / Loop While Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LOOPE&nbsp;&nbsp;&nbsp;sl</TT></TD><TD><TT>E1 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LOOPE&nbsp;&nbsp;&nbsp;label</TT><BR>
<TT>LOOPZ&nbsp;&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Decrements CX by 1 (without modifying the flags) and transfers<BR>
control to "label" if CX != 0 and the Zero Flag is set.  The<BR>
"label" operand must be within -128 or 127 bytes of the instruction<BR>
following the loop instruction.<BR>
<P>
<SUP>*)</SUP>&nbsp;LOOPE/LOOPZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="loopnz">LOOPNZ/LOOPNE - Loop While Not Zero / Loop While Not Equal</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LOOPNZ&nbsp;&nbsp;sl</TT></TD><TD><TT>E0 r0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LOOPNZ&nbsp;&nbsp;label</TT><BR>
<TT>LOOPNE&nbsp;&nbsp;label</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Decrements CX by 1 (without modifying the flags) and transfers<BR>
control to "label" if CX != 0 and the Zero Flag is clear.  The<BR>
"label" operand must be within -128 or 127 bytes of the instruction<BR>
following the loop instruction.
<P>
<SUP>*)</SUP>&nbsp;LOOPNZ/LOOPNE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="lsl">LSL - Load Segment Limit  (286+ protected)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LSL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 03 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LSL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
Loads the segment limit of a selector into the destination register<BR>
if the selector is valid and visible at the current privilege level.<BR>
If loading is successful the Zero Flag is set, otherwise it is<BR>
cleared.
</DIV>

<H4><A NAME="lss">LSS - Load Pointer Using SS  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LSS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,md&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F B2 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LSS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads 32-bit pointer from memory source to destination register<BR>
and SS.  The offset is placed in the destination register and the<BR>
segment is placed in SS.  To use this instruction the word at the<BR>
lower memory address must contain the offset and the word at the<BR>
higher address must contain the segment.  This simplifies the loading<BR>
of far pointers from the stack and the interrupt vector table.
</DIV>

<H4><A NAME="ltr">LTR - Load Task Register  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>LTR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 00 /3 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>LTR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Loads the current task register with the value specified in "src".
</DIV>

<H4><A NAME="mov">MOV - Move Byte or Word</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,rmb</TT></TD><TD><TT>A0 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,rmw</TT></TD><TD><TT>A1 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>B0 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AH,ib</TT></TD><TD><TT>B4 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>B8 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CL,ib</TT></TD><TD><TT>B1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CH,ib</TT></TD><TD><TT>B5 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CX,iw</TT></TD><TD><TT>B9 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DL,ib</TT></TD><TD><TT>B2 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DH,ib</TT></TD><TD><TT>B6 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DX,iw</TT></TD><TD><TT>BA i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BL,ib</TT></TD><TD><TT>B3 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BH,ib</TT></TD><TD><TT>B7 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BX,iw</TT></TD><TD><TT>BB i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SP,iw</TT></TD><TD><TT>BC i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BP,iw</TT></TD><TD><TT>BD i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SI,iw</TT></TD><TD><TT>BE i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DI,iw</TT></TD><TD><TT>BF i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cr,rd&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 22 mr</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd,cr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 20 mr</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dr,rd&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 23 mr</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd,dr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 21 mr</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tr,rd&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 26 mr</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd,tr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 24 mr</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>8A mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>88 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,AL</TT></TD><TD><TT>A2 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,AX</TT></TD><TD><TT>A3 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>C6 mr d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>C7 mr d0 d1 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>4~6</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>89 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>8B mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,sr</TT></TD><TD><TT>8C mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr,rmw</TT></TD><TD><TT>8E mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>MOV&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Copies byte or word from the source operand to the destination<BR>
operand.  If the destination is SS interrupts are disabled except<BR>
on early buggy 808x CPUs.  Some CPUs disable interrupts if the<BR>
destination is any of the segment registers
</DIV>

<H4><A NAME="movs">MOVS - Move String (Byte or Word)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>MOVSB</TT></TD><TD><TT>A4</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOVSW</TT></TD><TD><TT>A5</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOVSD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| A5</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>MOVS&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT><BR>
<TT>MOVSB</TT>
<BR>
<TT>MOVSW</TT>
<BR>
<TT>MOVSD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Copies data from addressed by DS:SI (even if operands are given) to<BR>
the location ES:DI destination and updates SI and DI based on the<BR>
size of the operand or instruction used.  SI and DI are incremented<BR>
when the Direction Flag is cleared and decremented when the Direction<BR>
Flag is Set.  Use with REP prefixes.
</DIV>

<H4><A NAME="movsx">MOVSX - Move with Sign Extend  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>MOVSX&nbsp;&nbsp;&nbsp;rw,rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BE mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOVSX&nbsp;&nbsp;&nbsp;rd,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F BF mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>MOVSX&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Copies the value of the source operand to the destination register<BR>
with the sign extended.
</DIV>

<H4><A NAME="movzx">MOVZX - Move with Zero Extend  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>MOVZX&nbsp;&nbsp;&nbsp;rw,rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F B6 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>MOVZX&nbsp;&nbsp;&nbsp;rd,rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F B7 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>MOVZX&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Copies the value of the source operand to the destination register<BR>
with the zeroes extended.
</DIV>

<H4><A NAME="mul">MUL - Unsigned Multiply</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>MUL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>F6 /4 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>MUL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>F7 /4 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>MUL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>CF OF (AF,PF,SF,ZF undefined)</DD>
</DL>
<P>
Unsigned multiply of the accumulator by the source.  If "src" is<BR>
a byte value, then AL is used as the other multiplicand and the<BR>
result is placed in AX.  If "src" is a word value, then AX is<BR>
multiplied by "src" and DX:AX receives the result.  If "src" is<BR>
a double word value, then EAX is multiplied by "src" and EDX:EAX<BR>
receives the result.  The 386+ uses an early out algorithm which<BR>
makes multiplying any size value in EAX as fast as in the 8 or 16<BR>
bit registers.
</DIV>

<H4><A NAME="neg">NEG - Two's Complement Negation</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>NEG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>F6 /3 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>NEG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>F7 /3 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>NEG&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Subtracts the destination from 0 and saves the 2s complement of<BR>
"dest" back into "dest".
</DIV>

<H4><A NAME="nop">NOP - No Operation</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>NOP</TT></TD><TD><TT>90</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>NOP</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
This is a do nothing instruction.  It results in occupation of both<BR>
space and time and is most useful for patching :-) code [segments].
</DIV>

<H4><A NAME="not">NOT - One's Compliment Negation (Logical NOT)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>NOT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb</TT></TD><TD><TT>F6 /2 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>NOT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>F7 /2 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>NOT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Inverts the bits of the "dest" operand forming the 1s complement.
</DIV>

<H4><A NAME="or">OR - Inclusive Logical OR</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>0C i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>0D i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>0A mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>0B mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /1 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /1 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /1 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>08 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>09 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>OR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Logical inclusive OR of the two operands returning the result in<BR>
the destination.  Any bit set in either operand will be set in the<BR>
destination.
</DIV>

<H4><A NAME="out">OUT - Output Data to Port</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>OUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DX,AL</TT></TD><TD><TT>EE</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>OUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DX,AX</TT></TD><TD><TT>EF</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>OUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ib,AL</TT></TD><TD><TT>E6 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>OUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ib,AX</TT></TD><TD><TT>E7 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>OUT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port,accum</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers byte in AL,word in AX or dword in EAX to the specified<BR>
hardware port address.  If the port number is in the range of 0-255<BR>
it can be specified as an immediate.  If greater than 255 then the<BR>
port number must be specified in DX.  Since the PC only decodes 10<BR>
bits of the port address, values over 1023 can only be decoded by<BR>
third party vendor equipment and also map to the port range 0-1023.
</DIV>

<H4><A NAME="outs">OUTS - Output String to Port  (80188+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>OUTSB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>6E</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>OUTSW&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>6F</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>OUTSD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 6F</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>OUTS&nbsp;&nbsp;&nbsp;&nbsp;port,src</TT><BR>
<TT>OUTSB</TT>
<BR>
<TT>OUTSW</TT>
<BR>
<TT>OUTSD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers a byte, word or doubleword from "src" to the hardware<BR>
port specified in DX.  For instructions with no operands the "src"<BR>
is located at DS:SI and SI is incremented or decremented by the<BR>
size of the operand or the size dictated by the instruction format.<BR>
When the Direction Flag is set SI is decremented, when clear, SI is<BR>
incremented.  If the port number is in the range of 0-255 it can<BR>
be specified as an immediate.  If greater than 255 then the port<BR>
number must be specified in DX.  Since the PC only decodes 10 bits<BR>
of the port address, values over 1023 can only be decoded by third<BR>
party vendor equipment and also map to the port range 0-1023.
</DIV>

<H4><A NAME="pop">POP - Pop Word off Stack</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX</TT></TD><TD><TT>58</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CX</TT></TD><TD><TT>59</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DX</TT></TD><TD><TT>5A</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BX</TT></TD><TD><TT>5B</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SP</TT></TD><TD><TT>5C</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BP</TT></TD><TD><TT>5D</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SI</TT></TD><TD><TT>5E</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DI</TT></TD><TD><TT>5F</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ES</TT></TD><TD><TT>07</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SS</TT></TD><TD><TT>17</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DS</TT></TD><TD><TT>1F</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A1</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;GS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A9</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>8F mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>POP&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers word at the current stack top (SS:SP) to the destination<BR>
then increments SP by two to point to the new stack top.  CS is not<BR>
a valid destination.
</DIV>

<H4><A NAME="popa">POPA/POPAD - Pop All Registers onto Stack  (80188+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>POPA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>61</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>POPAD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 61</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>POPA</TT><BR>
<TT>POPAD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Pops the top 8 words off the stack into the 8 general purpose 16/32<BR>
bit registers.   Registers are popped in the following order: (E)DI,<BR>
(E)SI, (E)BP, (E)SP, (E)DX, (E)CX and (E)AX.  The (E)SP value popped<BR>
from the stack is actually discarded.
</DIV>

<H4><A NAME="popf">POPF/POPFD - Pop Flags off Stack</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>POPF</TT></TD><TD><TT>9D</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>oditszap</TT></TD></TR>
<TR><TD><TT>POPFD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 9D</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>oditszap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>POPF</TT><BR>
<TT>POPFD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>all flags</DD>
</DL>
<P>
Pops word/doubleword from stack into the Flags Register and then<BR>
increments SP by 2 (for POPF) or 4 (for POPFD).
</DIV>

<H4><A NAME="push">PUSH - Push Word onto Stack</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;AX</TT></TD><TD><TT>50</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;CX</TT></TD><TD><TT>51</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;DX</TT></TD><TD><TT>52</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;BX</TT></TD><TD><TT>53</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;SP</TT></TD><TD><TT>54</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;BP</TT></TD><TD><TT>55</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;SI</TT></TD><TD><TT>56</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;DI</TT></TD><TD><TT>57</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;ES</TT></TD><TD><TT>06</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;CS</TT></TD><TD><TT>0E</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;SS</TT></TD><TD><TT>16</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;DS</TT></TD><TD><TT>1E</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;FS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A0</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;GS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A8</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>6A i0</TT></TD><TD><TT>E</TT></TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;iw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>68 i0 i1</TT></TD><TD><TT>N</TT></TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;rmw</TT></TD><TD><TT>FF /6 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;src</TT><BR>
<TT>PUSH&nbsp;&nbsp;&nbsp;&nbsp;immed&nbsp;&nbsp;&nbsp;(80188+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Decrements SP by the size of the operand (two or four, byte values<BR>
are sign extended) and transfers one word from source to the stack<BR>
top (SS:SP).
</DIV>

<H4><A NAME="pusha">PUSHA/PUSHAD - Push All Registers onto Stack  (80188+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>PUSHA&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>60</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSHAD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 60</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>PUSHA</TT><BR>
<TT>PUSHAD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Pushes all general purpose registers onto the stack in the following<BR>
order: (E)AX, (E)CX, (E)DX, (E)BX, (E)SP, (E)BP, (E)SI, (E)DI.  The<BR>
value of SP is the value before the actual push of SP.
</DIV>

<H4><A NAME="pushf">PUSHF/PUSHFD - Push Flags onto Stack</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>PUSHF</TT></TD><TD><TT>9C</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>PUSHFD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| 9C</TT></TD><TD>&nbsp;</TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>PUSHF</TT><BR>
<TT>PUSHFD&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers the Flags Register onto the stack.  PUSHF saves a 16 bit<BR>
value while PUSHFD saves a 32 bit value.
</DIV>

<H4><A NAME="rcl">RCL - Rotate Through Carry Left</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /2 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /2 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /2 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /2 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /2 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /2 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>RCL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT></DD>
<DT>Modifies flags</DT><DD>CF OF</DD>
</DL>
<P>
Rotates the bits in the destination to the left "count" times with<BR>
all data pushed out the left side re-entering on the right.  The<BR>
Carry Flag holds the last bit rotated out.
</DIV>

<H4><A NAME="rcr">RCR - Rotate Through Carry Right</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /3 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /3 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /3 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /3 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /3 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /3 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>RCR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT></DD>
<DT>Modifies flags</DT><DD>CF OF</DD>
</DL>
<P>
Rotates the bits in the destination to the right "count" times with<BR>
all data pushed out the right side re-entering on the left.  The<BR>
Carry Flag holds the last bit rotated out.
</DIV>

<H4><A NAME="rep">REP - Repeat String Operation</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>REP</TT></TD><TD><TT>F3</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>REP</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Repeats execution of string instructions while CX != 0.  After<BR>
each string operation, CX is decremented and the Zero Flag is<BR>
tested.  The combination of a repeat prefix and a segment override<BR>
on CPU's before the 386 may result in errors if an interrupt occurs<BR>
before CX=0.  The following code shows code that is susceptible to<BR>
this and how to avoid it:<BR>
<TT>again:  rep movs  byte ptr ES:[DI],ES:[SI]   ; vulnerable instr.</TT><BR>
<TT>jcxz  next              ; continue if REP successful</TT><BR>
<TT>loop  again             ; interrupt goofed count</TT><BR>
<TT>next:</TT>
</DIV>

<H4><A NAME="repe">REPE/REPZ - Repeat Equal / Repeat Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>REPE</TT></TD><TD><TT>F3</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>REPE</TT><BR>
<TT>REPZ</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Repeats execution of string instructions while CX != 0 and the Zero<BR>
Flag is set.  CX is decremented and the Zero Flag tested after<BR>
each string operation.   The combination of a repeat prefix and a<BR>
segment override on processors other than the 386 may result in<BR>
errors if an interrupt occurs before CX=0.
<P>
<SUP>*)</SUP>&nbsp;REPE/REPZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="repne">REPNE/REPNZ - Repeat Not Equal / Repeat Not Zero</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>REPNE</TT></TD><TD><TT>F2</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>REPNE</TT><BR>
<TT>REPNZ</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Repeats execution of string instructions while CX != 0 and the Zero<BR>
Flag is clear.   CX is decremented and the Zero Flag tested after<BR>
each string operation.   The combination of a repeat prefix and a<BR>
segment override on processors other than the 386 may result in<BR>
errors if an interrupt occurs before CX=0.
<P>
<SUP>*)</SUP>&nbsp;REPNE/REPNZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="ret">RET/RETF - Return From Procedure</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>RET</TT></TD><TD><TT>C3</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>RET&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iw</TT></TD><TD><TT>C2 i0 i1</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>RETF</TT></TD><TD><TT>CB</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>RETF&nbsp;&nbsp;&nbsp;&nbsp;iw</TT></TD><TD><TT>CA i0 i1</TT></TD><TD>&nbsp;</TD><TD><TT>3</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>RET&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nBytes</TT><BR>
<TT>RETF&nbsp;&nbsp;&nbsp;&nbsp;nBytes</TT>
<BR>
<TT>RETN&nbsp;&nbsp;&nbsp;&nbsp;nBytes</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Transfers control from a procedure back to the instruction address<BR>
saved on the stack.  "n bytes" is an optional number of bytes to<BR>
release.  Far returns pop the IP followed by the CS, while near<BR>
returns pop only the IP register.
</DIV>

<H4><A NAME="rol">ROL - Rotate Left</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /0 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /0 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /0 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /0 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /0 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /0 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ROL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT></DD>
<DT>Modifies flags</DT><DD>CF OF</DD>
</DL>
<P>
Rotates the bits in the destination to the left "count" times with<BR>
all data pushed out the left side re-entering on the right.  The<BR>
Carry Flag will contain the value of the last bit rotated out.
</DIV>

<H4><A NAME="ror">ROR - Rotate Right</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /1 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /1 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /1 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /1 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /1 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /1 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>ROR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT></DD>
<DT>Modifies flags</DT><DD>CF OF</DD>
</DL>
<P>
Rotates the bits in the destination to the right "count" times with<BR>
all data pushed out the right side re-entering on the left.  The<BR>
Carry Flag will contain the value of the last bit rotated out.
</DIV>

<H4><A NAME="sahf">SAHF - Store AH Register into FLAGS</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SAHF</TT></TD><TD><TT>9E</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>----szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SAHF</TT></DD>
<DT>Modifies flags</DT><DD>AF CF PF SF ZF</DD>
</DL>
<P>
Transfers bits 0-7 of AH into the Flags Register.  This includes AF, CF, PF, SF and ZF.
</DIV>

<H4><A NAME="sal">SAL/SHL - Shift Arithmetic Left / Shift Logical Left</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /4 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /4 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /4 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /4 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /4 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /4 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /4 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /4 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /4 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /4 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /4 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /4 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SAL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT><BR>
<TT>SHL&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT>
</DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Shifts the destination left by "count" bits with zeroes shifted<BR>
in on right.  The Carry Flag contains the last bit shifted out.
</DIV>

<H4><A NAME="sar">SAR - Shift Arithmetic Right</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /7 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /7 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /7 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /7 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SAR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT></DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Shifts the destination right by "count" bits with the current sign<BR>
bit replicated in the leftmost bit.  The Carry Flag contains the<BR>
last bit shifted out.
</DIV>

<H4><A NAME="sbb">SBB - Subtract with Borrow</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>1C i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>1D i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>1A mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>1B mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /3 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /3 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /3 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>18 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>19 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SBB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Subtracts the source from the destination, and subtracts 1 extra if<BR>
the Carry Flag is set.   Results are returned in "dest".
</DIV>

<H4><A NAME="scas">SCAS - Scan String (Byte, Word or Doubleword)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SCASB</TT></TD><TD><TT>AE</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SCASW</TT></TD><TD><TT>AF</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SCASD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| AF</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SCAS&nbsp;&nbsp;&nbsp;&nbsp;string</TT><BR>
<TT>SCASB</TT>
<BR>
<TT>SCASW</TT>
<BR>
<TT>SCASD&nbsp;&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
Compares value at ES:DI (even if operand is specified) from the<BR>
accumulator and sets the flags similar to a subtraction.  DI is<BR>
incremented/decremented based on the instruction format (or<BR>
operand size) and the state of the Direction Flag.  Use with REP<BR>
prefixes.
</DIV>

<H4><A NAME="setae">SETAE/SETNB - Set if Above or Equal / Set if Not Below  (unsigned, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETAE&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 93 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETAE&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNB&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Carry Flag is clear<BR>
otherwise sets the operand to 0.
<BR>
<P>
<SUP>*)</SUP>&nbsp;SETAE/SETNB are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setb">SETB/SETNAE - Set if Below / Set if Not Above or Equal  (unsigned, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETB&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 92 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETB&nbsp;&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNAE&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Carry Flag is set<BR>
otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETB/SETAE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setbe">SETBE/SETNA - Set if Below or Equal / Set if Not Above  (unsigned, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETBE&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 96 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETBE&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNA&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Carry Flag or the Zero<BR>
Flag is set, otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETBE/SETNA are different mnemonics for the same instruction
</DIV>

<H4><A NAME="sete">SETE/SETZ - Set if Equal / Set if Zero  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETZ&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 94 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETE&nbsp;&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETZ&nbsp;&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Zero Flag is set,<BR>
otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETE/SETZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setne">SETNE/SETNZ - Set if Not Equal / Set if Not Zero  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETNE&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 95 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETNE&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNZ&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Zero Flag is clear,<BR>
otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETNE/SETNZ are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setl">SETL/SETNGE - Set if Less / Set if Not Greater or Equal  (signed, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETL&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 9C mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETL&nbsp;&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNGE&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Sign Flag is not equal<BR>
to the Overflow Flag, otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETL/SETNGE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setge">SETGE/SETNL - Set if Greater or Equal / Set if Not Less  (signed, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETGE&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 9D mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETGE&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNL&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Sign Flag equals the<BR>
Overflow Flag, otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETGE/SETNL are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setle">SETLE/SETNG - Set if Less or Equal / Set if Not greater or Equal  (signed, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETLE&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 9E mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETLE&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNG&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Zero Flag is set or the<BR>
Sign Flag is not equal to the Overflow Flag,  otherwise sets the<BR>
operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETLE/SETNG are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setg">SETG/SETNLE - Set if Greater / Set if Not Less or Equal  (signed, 386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETG&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 9F mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETG&nbsp;&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETNLE&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Zero Flag is clear or the<BR>
Sign Flag equals to the Overflow Flag,  otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETG/SETNLE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="sets">SETS - Set if Signed  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETS&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 98 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETS&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Sign Flag is set, otherwise<BR>
sets the operand to 0.
</DIV>

<H4><A NAME="setns">SETNS - Set if Not Signed  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETNS&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 99 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETNS&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Sign Flag is clear,<BR>
otherwise sets the operand to 0.
</DIV>

<H4><A NAME="setc">SETC - Set if Carry  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETC&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 92 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETC&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Carry Flag is set,<BR>
otherwise sets the operand to 0.
</DIV>

<H4><A NAME="setnc">SETNC - Set if Not Carry  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETNC&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 93 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETNC&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Carry Flag is clear,<BR>
otherwise sets the operand to 0.
</DIV>

<H4><A NAME="seto">SETO - Set if Overflow  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETO&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 90 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETO&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Overflow Flag is set,<BR>
otherwise sets the operand to 0.
</DIV>

<H4><A NAME="setno">SETNO - Set if Not Overflow  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETNO&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 91 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETNO&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Overflow Flag is clear,<BR>
otherwise sets the operand to 0.
<BR>
</DIV>

<H4><A NAME="setp">SETP/SETPE - Set if Parity / Set if Parity Even  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETP&nbsp;&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 9A mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETP&nbsp;&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETPE&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Parity Flag is set,<BR>
otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETP/SETE are different mnemonics for the same instruction
</DIV>

<H4><A NAME="setnp">SETNP/SETPO - Set if No Parity / Set if Parity Odd  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SETNP&nbsp;&nbsp;&nbsp;rmb&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F 9B mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SETNP&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>SETPO&nbsp;&nbsp;&nbsp;dest</TT>
</DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Sets the byte in the operand to 1 if the Parity Flag is clear,<BR>
otherwise sets the operand to 0.
<P>
<SUP>*)</SUP>&nbsp;SETNP/SETPO are different mnemonics for the same instruction
</DIV>

<H4><A NAME="sgdt">SGDT - Store Global Descriptor Table  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SGDT&nbsp;&nbsp;&nbsp;&nbsp;m6&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /0 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SGDT&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Stores the Global Descriptor Table (GDT) Register into the<BR>
specified operand.
</DIV>

<H4><A NAME="sidt">SIDT - Store Interrupt Descriptor Table  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SIDT&nbsp;&nbsp;&nbsp;&nbsp;m6&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /1 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SIDT&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Stores the Interrupt Descriptor Table (IDT) Register into the<BR>
specified operand.
</DIV>

<H4><A NAME="shr">SHR - Shift Logical Right</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,1</TT></TD><TD><TT>D0 /5 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,CL</TT></TD><TD><TT>D2 /5 d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C0 /5 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,1</TT></TD><TD><TT>D1 /5 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,CL</TT></TD><TD><TT>D3 /5 d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o-------</TT></TD></TR>
<TR><TD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[186]</TT></TD><TD><TT>C1 /5 d0 d1 i0</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o-------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SHR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,count</TT></DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Shifts the destination right by "count" bits with zeroes shifted<BR>
in on the left.  The Carry Flag contains the last bit shifted out.
</DIV>

<H4><A NAME="shld">SHLD/SHRD - Double Precision Shift  (386+ only)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SHLD&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw,CL&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A5 mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SHLD&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw,ib&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F A4 mr d0 d1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SHRD&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw,CL&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F AD mr d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SHRD&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw,ib&nbsp;&nbsp;&nbsp;[386]</TT></TD><TD><TT>0F AC mr d0 d1 i0</TT></TD><TD>&nbsp;</TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SHLD&nbsp;&nbsp;&nbsp;&nbsp;dest,src,count</TT><BR>
<TT>SHRD&nbsp;&nbsp;&nbsp;&nbsp;dest,src,count</TT>
</DD>
<DT>Modifies flags</DT><DD>CF PF SF ZF (OF,AF undefined)</DD>
</DL>
<P>
SHLD shifts "dest" to the left "count" times and the bit positions<BR>
opened are filled with the most significant bits of "src".  SHRD<BR>
shifts "dest" to the right "count" times and the bit positions<BR>
opened are filled with the least significant bits of the second<BR>
operand.  Only the 5 lower bits of "count" are used.
</DIV>

<H4><A NAME="sldt">SLDT - Store Local Descriptor Table  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SLDT&nbsp;&nbsp;&nbsp;&nbsp;mw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 00 /0 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SLDT&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Stores the Local Descriptor Table (LDT) Register into the<BR>
specified operand.
</DIV>

<H4><A NAME="smsw">SMSW - Store Machine Status Word  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SMSW&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /4 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SMSW&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>none</DD>
</DL>
<P>
Store Machine Status Word (MSW) into "dest".
</DIV>

<H4><A NAME="stc">STC - Set Carry</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>STC</TT></TD><TD><TT>F9</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>STC</TT></DD>
<DT>Modifies flags</DT><DD>CF</DD>
</DL>
<P>
Sets the Carry Flag to 1.
</DIV>

<H4><A NAME="std">STD - Set Direction Flag</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>STD</TT></TD><TD><TT>FD</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>-1------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>STD</TT></DD>
<DT>Modifies flags</DT><DD>DF</DD>
</DL>
<P>
Sets the Direction Flag to 1 causing string instructions to<BR>
auto-decrement SI and DI instead of auto-increment.
</DIV>

<H4><A NAME="sti">STI - Set Interrupt Flag (Enable Interrupts)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>STI</TT></TD><TD><TT>FB</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--1-----</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>STI</TT></DD>
<DT>Modifies flags</DT><DD>IF</DD>
</DL>
<P>
Sets the Interrupt Flag to 1, enabling recognition of all CPU hardware interrupts.
</DIV>

<H4><A NAME="stos">STOS - Store String (Byte, Word or Doubleword)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>STOSB</TT></TD><TD><TT>AA</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>STOSW</TT></TD><TD><TT>AB</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>STOSD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[32bit]</TT></TD><TD><TT>66| AB</TT></TD><TD><TT>&nbsp;D</TT></TD><TD><TT>1+1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>STOS&nbsp;&nbsp;&nbsp;&nbsp;dest</TT><BR>
<TT>STOSB</TT>
<BR>
<TT>STOSW</TT>
<BR>
<TT>STOSD&nbsp;&nbsp;&nbsp;(386+&nbsp;only)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Stores value in accumulator to location at ES:(E)DI (even if operand<BR>
is given). (E)DI is incremented/decremented based on the size of<BR>
the operand (or instruction format) and the state of the Direction<BR>
Flag.   Use with REP prefixes.
</DIV>

<H4><A NAME="str">STR - Store Task Register  (286+ privileged)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>STR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 01 /1 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>STR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Stores the current Task Register to the specified operand.
</DIV>

<H4><A NAME="sub">SUB - Subtract</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>2C i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>2D i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>2A mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>2B mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /5 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /5 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /5 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>28 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
<TR><TD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>29 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>o---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>SUB&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>AF CF OF PF SF ZF</DD>
</DL>
<P>
The source is subtracted from the destination and the result is<BR>
stored in the destination.
</DIV>

<H4><A NAME="test">TEST - Test For Bit Pattern</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>A8 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>A9 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>F6 /0 d0 d1 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>3~5</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>F7 /0 d0 d1 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>4~6</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;rmb,rmb</TT></TD><TD><TT>84 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;rmw,rmw</TT></TD><TD><TT>85 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>TEST&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Performs a logical AND of the two operands updating the flags<BR>
register without saving the result.
</DIV>

<H4><A NAME="verr">VERR - Verify Read  (286+ protected)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>VERR&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 00 /4 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>VERR&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
Verifies the specified segment selector is valid and is readable<BR>
at the current privilege level.  If the segment is readable,<BR>
the Zero Flag is set, otherwise it is cleared.
</DIV>

<H4><A NAME="verw">VERW - Verify Write  (286+ protected)</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>VERW&nbsp;&nbsp;&nbsp;&nbsp;rmw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[286]</TT></TD><TD><TT>0F 00 /5 d0 d1</TT></TD><TD>&nbsp;</TD><TD><TT>3~5</TT></TD><TD><TT>-----z--</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>VERW&nbsp;&nbsp;&nbsp;&nbsp;src</TT></DD>
<DT>Modifies flags</DT><DD>ZF</DD>
</DL>
<P>
Verifies the specified segment selector is valid and is ratable<BR>
at the current privilege level.  If the segment is writable,<BR>
the Zero Flag is set, otherwise it is cleared.
</DIV>

<H4><A NAME="wait">WAIT/FWAIT - Event Wait</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>WAIT</TT></TD><TD><TT>9B</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>WAIT</TT><BR>
<TT>FWAIT</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
CPU enters wait state until the coprocessor signals it has finished<BR>
it's operation.  This instruction is used to prevent the CPU from<BR>
accessing memory that may be temporarily in use by the coprocessor.<BR>
WAIT and FWAIT are identical.
</DIV>

<H4><A NAME="wbinvd">WBINVD - Write-Back and Invalidate Cache</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>WBINVD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[486]</TT></TD><TD><TT>0F 09</TT></TD><TD>&nbsp;</TD><TD><TT>2</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>WBINVD</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Flushes internal cache, then signals the external cache to write<BR>
back current data followed by a signal to flush the external cache.
</DIV>

<H4><A NAME="xchg">XCHG - Exchange</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,CX</TT></TD><TD><TT>91</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,DX</TT></TD><TD><TT>92</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,BX</TT></TD><TD><TT>93</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,SP</TT></TD><TD><TT>94</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,BP</TT></TD><TD><TT>95</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,SI</TT></TD><TD><TT>96</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;AX,DI</TT></TD><TD><TT>97</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>86 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>86 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>87 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
<TR><TD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>87 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>XCHG&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Exchanges contents of source and destination.
</DIV>

<H4><A NAME="xlat">XLAT/XLATB - Translate</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>XLAT</TT></TD><TD><TT>D7</TT></TD><TD>&nbsp;</TD><TD><TT>1</TT></TD><TD><TT>--------</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>XLAT&nbsp;&nbsp;&nbsp;&nbsp;translation-table</TT><BR>
<TT>XLATB&nbsp;&nbsp;&nbsp;(masm&nbsp;5.x)</TT>
</DD>
<DT>Modifies flags</DT><DD>None</DD>
</DL>
<P>
Replaces the byte in AL with byte from a user table addressed by<BR>
BX.  The original value of AL is the index into the translate table.
</DIV>

<H4><A NAME="xor">XOR - Exclusive OR</A></H4>
<TABLE BORDER="1">
<TBODY>
<TR><TH><TT>mnemonics</TT></TH><TH><TT>op xx xx xx xx xx</TT></TH><TH><TT>sw</TT></TH><TH><TT>len</TT></TH><TH><TT>flags</TT></TH></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AL,ib</TT></TD><TD><TT>34 i0</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AX,iw</TT></TD><TD><TT>35 i0 i1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>3</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rb,rmb</TT></TD><TD><TT>32 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw,rmw</TT></TD><TD><TT>33 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,ib</TT></TD><TD><TT>80 /6 d0 d1 i0</TT></TD><TD><TT>NB</TT></TD><TD><TT>3~5</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,iw</TT></TD><TD><TT>81 /6 d0 d1 i0 i1</TT></TD><TD><TT>NW</TT></TD><TD><TT>4~6</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,ib</TT></TD><TD><TT>83 /6 d0 d1 i0</TT></TD><TD><TT>EW</TT></TD><TD><TT>3~5</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmb,rb</TT></TD><TD><TT>30 mr d0 d1</TT></TD><TD><TT>&nbsp;B</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---szap</TT></TD></TR>
<TR><TD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rmw,rw</TT></TD><TD><TT>31 mr d0 d1</TT></TD><TD><TT>&nbsp;W</TT></TD><TD><TT>2~4</TT></TD><TD><TT>0---szap</TT></TD></TR>
</TBODY>
</TABLE>
<DIV>
<DL>
<DT>Usage</DT><DD><TT>XOR&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dest,src</TT></DD>
<DT>Modifies flags</DT><DD>CF OF PF SF ZF (AF undefined)</DD>
</DL>
<P>
Performs a bitwise exclusive OR of the operands and returns<BR>
the result in the destination.
</DIV>
</BODY>
</HTML>
