{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "buff_out0",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "buff_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "buff_out2",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "fifo0",
                   "line": 13,
                   "module":  "fifo226",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "fifo1",
                   "line": 14,
                   "module":  "fifo226",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst_fltr_compute_f1",
                   "line": 16,
                   "module":  "fltr_compute_f1",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "tm3_clk_v0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "vidin_new_data",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "vidin_in",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "vidin_out_f1",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "test"
      }
  ],
  "modules": {
      "fifo226": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "buff1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "buff2",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 52,
          "module": "fifo226",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "fltr_compute_f1": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "d_out_tmp",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q1",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q2",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q3",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q4",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q5",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q6",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "q7",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 20,
          "module": "fltr_compute_f1",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 55
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
