+-------------------+----------+------+-----------+---------+---------------+
|              Name | Instance | Type |    Values | Default | Documentation |
+===================+==========+======+===========+=========+===============+
|       A_ADDCLR_EN |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  A_DATA_FLOW_THRU |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|      A_DATA_WIDTH |          |  Num | - 1-2     |      40 |          TODO |
|                   |          |      | - 5       |         |               |
|                   |          |      | - 10      |         |               |
|                   |          |      | - 20      |         |               |
|                   |          |      | - 40      |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|       A_DMY_PWDWN |          |  Ram |       0-f |       6 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       A_FAST_READ |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|      A_FAST_WRITE |          |  Mux | - off     |     off |          TODO |
|                   |          |      | - fast    |         |               |
|                   |          |      | - slow    |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|       A_OUTCLR_EN |          |  Mux | - off     |     off |          TODO |
|                   |          |      | - reg     |         |               |
|                   |          |      | - lat     |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|     A_OUTEN_DELAY |          |  Ram |       0-7 |       1 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|     A_OUTEN_PULSE |          |  Ram |       0-3 |       3 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|      A_OUTPUT_SEL |          |  Mux | - async   |   async |          TODO |
|                   |          |      | - reg     |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|      A_SAEN_DELAY |          |  Ram |       0-7 |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|   A_SA_WREN_DELAY |          |  Ram |       0-3 |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|        A_WL_DELAY |          |  Ram |       0-3 |       1 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  A_WR_TIMER_PULSE |          |  Ram |     00-1f |      06 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         BIST_MODE |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  BOT_1_ADDCLR_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
| BOT_1_CORECLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|   BOT_1_INCLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  BOT_1_OUTCLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  BOT_1_OUTCLR_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CE0_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CE0_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CE1_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CE1_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CLK_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CLR_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       BOT_CLR_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|   BOT_CORECLK_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|     BOT_INCLK_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|    BOT_OUTCLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         BOT_R_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         BOT_R_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         BOT_W_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         BOT_W_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       B_ADDCLR_EN |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  B_DATA_FLOW_THRU |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|      B_DATA_WIDTH |          |  Num | - 1-2     |       1 |          TODO |
|                   |          |      | - 5       |         |               |
|                   |          |      | - 10      |         |               |
|                   |          |      | - 20      |         |               |
|                   |          |      | - 40      |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|       B_DMY_DELAY |          |  Ram |       0-3 |       1 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       B_DMY_DELAY |          |  Ram |       0-3 |       1 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       B_DMY_PWDWN |          |  Ram |       0-f |       6 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       B_FAST_READ |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|      B_FAST_WRITE |          |  Mux | - off     |     off |          TODO |
|                   |          |      | - fast    |         |               |
|                   |          |      | - slow    |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|       B_OUTCLR_EN |          |  Mux | - off     |     off |          TODO |
|                   |          |      | - reg     |         |               |
|                   |          |      | - lat     |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|     B_OUTEN_DELAY |          |  Ram |       0-7 |       1 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|     B_OUTEN_PULSE |          |  Ram |       0-3 |       3 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|      B_OUTPUT_SEL |          |  Mux | - async   |   async |          TODO |
|                   |          |      | - reg     |         |               |
+-------------------+----------+------+-----------+---------+---------------+
|      B_SAEN_DELAY |          |  Ram |       0-7 |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|   B_SA_WREN_DELAY |          |  Ram |       0-3 |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|        B_WL_DELAY |          |  Ram |       0-3 |       1 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|  B_WR_TIMER_PULSE |          |  Ram |     00-1f |      06 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|    DISABLE_UNUSED |          | Bool |       t/f |       t |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|          ITG_LFSR |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         PACK_MODE |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|             PR_EN |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|          TDF_ATPG |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|     TEST_MODE_OFF |          | Bool |       t/f |       t |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|    TOP_ADDCLR_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CE0_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CE0_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CE1_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CE1_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CLK_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CLR_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|       TOP_CLR_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|   TOP_CORECLK_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|     TOP_INCLK_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|    TOP_OUTCLK_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|    TOP_OUTCLR_SEL |          |  Num | - 0-1     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         TOP_R_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         TOP_R_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         TOP_W_INV |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|         TOP_W_SEL |          |  Num | - 0-2     |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|    TRUE_DUAL_PORT |          | Bool |       t/f |       f |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
|               RAM |    0-255 |  Ram |   40 bits |       0 |          TODO |
+-------------------+----------+------+-----------+---------+---------------+
