[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F84 ]
[d frameptr 0 ]
"10 C:\Program Files\Microchip\xc8\v2.35\pic\sources\c90\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"4 C:\Program Files\Microchip\xc8\v2.35\pic\sources\c90\common\Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"6 C:\Program Files\Microchip\xc8\v2.35\pic\sources\c90\pic\__eeprom.c
[v ___eecpymem __eecpymem `(v  1 e 1 0 ]
"39
[v ___memcpyee __memcpyee `(v  1 e 1 0 ]
"25 C:\Users\Slash\Desktop\TUTO\PIC\shift_reg_test.X\newmain.c
[v _my_ISR my_ISR `II(v  1 e 1 0 ]
"64
[v _main main `(v  1 e 1 0 ]
"60 C:/Program Files/Microchip/MPLABX/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8\pic\include\proc\pic16f84.h
[v _TMR0 TMR0 `VEuc  1 e 1 @1 ]
[s S55 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
]
"181
[u S61 . 1 `S55 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES61  1 e 1 @5 ]
[s S22 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 EEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"330
[s S31 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S36 . 1 `S22 1 . 1 0 `S31 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES36  1 e 1 @11 ]
[s S74 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
"405
[s S81 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S85 . 1 `S74 1 . 1 0 `S81 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES85  1 e 1 @129 ]
"661
[v _RA0 RA0 `VEb  1 e 0 @40 ]
"664
[v _RA1 RA1 `VEb  1 e 0 @41 ]
"667
[v _RA2 RA2 `VEb  1 e 0 @42 ]
"733
[v _TRISA0 TRISA0 `VEb  1 e 0 @1064 ]
"736
[v _TRISA1 TRISA1 `VEb  1 e 0 @1065 ]
"739
[v _TRISA2 TRISA2 `VEb  1 e 0 @1066 ]
"20 C:\Users\Slash\Desktop\TUTO\PIC\shift_reg_test.X\newmain.c
[v _millis millis `VEul  1 e 4 0 ]
[v _time time `VEul  1 e 4 0 ]
"21
[v _transmit_byte transmit_byte `VEa  1 e 1 0 ]
[v _ris ris `VEa  1 e 1 0 ]
[v _MVT MVT `VEa  1 e 1 0 ]
"22
[v _byte byte `VEuc  1 e 1 0 ]
[v _i i `VEuc  1 e 1 0 ]
"23
[v _bit_counter bit_counter `VEi  1 e 2 0 ]
"64
[v _main main `(v  1 e 1 0 ]
{
"103
} 0
"25
[v _my_ISR my_ISR `II(v  1 e 1 0 ]
{
"62
} 0
