// Seed: 693230531
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    output logic id_9,
    input supply1 id_10,
    input supply0 id_11
);
  assign id_9 = -1 ? 1 : -1;
  assign id_9 = -1;
  wire id_13;
  module_0 modCall_1 ();
  always if (id_5 < 1'b0) id_9 <= -1 - -1'b0;
  wire id_14;
endmodule
