<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='541' ll='560' type='bool llvm::TargetLoweringBase::isLoadBitCastBeneficial(llvm::EVT LoadVT, llvm::EVT BitcastVT, const llvm::SelectionDAG &amp; DAG, const llvm::MachineMemOperand &amp; MMO) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='568' u='c' c='_ZNK4llvm18TargetLoweringBase24isStoreBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='535'>/// Return true if the following transform is beneficial:
  /// fold (conv (load x)) -&gt; (load (conv*)x)
  /// On architectures that don&apos;t natively support some vector loads
  /// efficiently, casting the load to a smaller vector of larger types and
  /// loading is more efficient, however, this can be undone by optimizations in
  /// dag combiner.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12185' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitBITCASTEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='759' c='_ZNK4llvm20AMDGPUTargetLowering23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5336' c='_ZNK4llvm17X86TargetLowering23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5351' u='c' c='_ZNK4llvm17X86TargetLowering23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE'/>
