Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[14:43:30.203642] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br:1717@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -execute {set SOMADOR kogge_stone_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;} -files ../scripts/genus.tcl 
Date:    Fri Apr 11 14:43:30 2025
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673628KB)
PID:     1571167
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[14:43:30.116665] Periodic Lic check successful
[14:43:30.640962] Feature usage summary:
[14:43:30.640962] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

#@ Processing -execute option
@genus:root: 1> set SOMADOR kogge_stone_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;
#@ Processing -files option
@genus:root: 2> source ../scripts/genus.tcl
#@ Begin verbose source ../scripts/genus.tcl
@file(genus.tcl) 1: set DESIGNDIR /home/gme/guilherme.manske/TCC_inovame
@file(genus.tcl) 2: set TECHDIR   /home/gme/guilherme.manske/sky130_workspace
@file(genus.tcl) 3: set_db init_lib_search_path $TECHDIR/libs.ref/sky130_fd_sc_hd/lib
  Setting attribute of root '/': 'init_lib_search_path' = /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lib
@file(genus.tcl) 4: set_db init_hdl_search_path $DESIGNDIR/rtl
  Setting attribute of root '/': 'init_hdl_search_path' = /home/gme/guilherme.manske/TCC_inovame/rtl
@file(genus.tcl) 5: read_libs { sky130_fd_sc_hd__tt_025C_1v80.lib }

  Message Summary for Library sky130_fd_sc_hd__tt_025C_1v80.lib:
  **************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 11
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(genus.tcl) 7: read_physical -lef { \
   /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef   \
   /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef \
}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probe_p_8' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probec_p_8' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd2_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvpwrvgnd_1 cannot be found in library.
@file(genus.tcl) 14: read_hdl -sv {componentes/full_adder.sv \
 componentes/generate_i.sv \
 componentes/propagate_i.sv \
 componentes/generate_ij.sv \
 componentes/propagate_ij.sv \
 componentes/bolinha.sv \
 componentes/carry_output.sv \
 componentes/carry.sv \
 componentes/soutput.sv \
 componentes/cla4x3.sv \
 componentes/cla4x3_2.sv \
 componentes/skip4.sv \
 componentes/bypass8.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_8bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_16bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_32bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder.sv \
 somadores/normais/carry_select/carry_select_adder.sv \
 somadores/normais/carry_select/carry_select_adder_8888_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_46688_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_46814_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_56678_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_66668_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_68810_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_461012_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_661010_32bits.sv \
 somadores/normais/signal/signal_32bits.sv \
 somadores/normais/carry_bypass/carry_bypass8_32bits.sv \
 somadores/normais/carry_increment/carry_increment_32bits.sv \
 somadores/normais/carry_skip/carry_skip4_32bits.sv \
 somadores/ppas/kogge_stone_32bits.sv \
 somadores/ppas/brent_kung_32bits.sv \
 somadores/ppas/sklansky_32bits.sv \
 somadores/ppas/ladner_fischer_32bits.sv \
 somadores/ppas/han_carlson_32bits.sv \
 somadores/clas/cla_16bits.sv \
 somadores/clas/cla_32bits.sv}
@file(genus.tcl) 68: elaborate $SOMADOR
  Libraries have 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'kogge_stone_32bits' from file '/home/gme/guilherme.manske/TCC_inovame/rtl/somadores/ppas/kogge_stone_32bits.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'kogge_stone_32bits' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'kogge_stone_32bits'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: kogge_stone_32bits, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: kogge_stone_32bits, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: kogge_stone_32bits, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: kogge_stone_32bits, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus.tcl) 70: check_design -unresolved > check.txt

@file(genus.tcl) 71: read_sdc ../constraints/constraints.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus.tcl) 82: set_db syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(genus.tcl) 84: set_db syn_map_effort $MAP_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus.tcl) 85: set_db syn_opt_effort $OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(genus.tcl) 86: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 92: syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in kogge_stone_32bits
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay  120.9 ps   std_slew:   20.9 ps   std_load:  4.0 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: kogge_stone_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist kogge_stone_32bits)...
Running DP early redundancy removal
Completed DP early redundancy removal on kogge_stone_32bits (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, netlist kogge_stone_32bits).
qor: dump_pre_qor for kogge_stone_32bits (ptr: 0x7fe3e83b0980,pid: 1571167)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'kogge_stone_32bits' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: kogge_stone_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: kogge_stone_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside bolinha = 0
#Special hiers formed inside carry = 0
#Special hiers formed inside generate_i = 0
#Special hiers formed inside generate_ij = 0
#Special hiers formed inside kogge_stone_32bits = 0
#Special hiers formed inside propagate_i = 0
#Special hiers formed inside propagate_ij = 0
#Special hiers formed inside soutput = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside bolinha = 0
#Special hiers formed inside carry = 0
#Special hiers formed inside generate_i = 0
#Special hiers formed inside generate_ij = 0
#Special hiers formed inside kogge_stone_32bits = 0
#Special hiers formed inside propagate_i = 0
#Special hiers formed inside propagate_ij = 0
#Special hiers formed inside soutput = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.013s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.01 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'kogge_stone_32bits'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'kogge_stone_32bits'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: kogge_stone_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.012s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.01 | 
----------------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: kogge_stone_32bits, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.013s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: kogge_stone_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.011s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.01 | 
| hlo_timing_reorder |       0 |       0 |        0.01 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                                                                Message Text                                                                |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-250 |Info   |    2|Processing multi-dimensional arrays.                                                                                                        |
|CDFG-567 |Info   |  259|Instantiating Subdesign.                                                                                                                    |
|CDFG-818 |Warning|    1|Using default parameter value for module elaboration.                                                                                       |
|DPOPT-5  |Info   |    1|Skipping datapath optimization.                                                                                                             |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                                                                                                               |
|ELAB-1   |Info   |    1|Elaborating Design.                                                                                                                         |
|ELAB-2   |Info   |    7|Elaborating Subdesign.                                                                                                                      |
|ELAB-3   |Info   |    1|Done Elaborating Design.                                                                                                                    |
|LBR-9    |Warning|   24|Library cell has no output pins defined.                                                                                                    |
|         |       |     |Add the missing output pin(s)                                                                                                               |
|         |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not   |
|         |       |     | have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked  |
|         |       |     | to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you |
|         |       |     | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for|
|         |       |     | the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)       |
|         |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                         |
|LBR-40   |Info   |   11|An unsupported construct was detected in this library.                                                                                      |
|         |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                           |
|LBR-81   |Warning|   12|Non-monotonic wireload model found.                                                                                                         |
|         |       |     |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a     |
|         |       |     | monotonic shape.                                                                                                                           |
|LBR-155  |Info   |  134|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                    |
|         |       |     |The 'timing_sense' attribute will be respected.                                                                                             |
|LBR-161  |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                  |
|LBR-162  |Info   |   67|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                     |
|         |       |     |Setting the 'timing_sense' to non_unate.                                                                                                    |
|LBR-412  |Info   |    1|Created nominal operating condition.                                                                                                        |
|         |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                            |
|         |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                |
|PHYS-12  |Warning|    3|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for    |
|         |       |     | layers, etc.                                                                                                                               |
|         |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.   |
|PHYS-13  |Warning|    1|The value of the wire parameter is too big.                                                                                                 |
|         |       |     |Check the consistency of the specified wire parameter.                                                                                      |
|PHYS-129 |Info   |   25|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                            |
|         |       |     |If this is the expected behavior, this message can be ignored.                                                                              |
|PHYS-279 |Warning|    9|Physical cell not defined in library.                                                                                                       |
|         |       |     |Ensure that the proper library files are available and have been imported.                                                                  |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                |
|PHYS-2381|Warning|    2|Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file.                                             |
|         |       |     |This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property. |
|SYNTH-1  |Info   |    1|Synthesizing.                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:    43 ps
Target path end-point (Port: kogge_stone_32bits/S[9])

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 1.9288420000000013
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) | 100.0(100.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) | 100.0(100.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'kogge_stone_32bits' to generic gates.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus.tcl) 93: write_hdl > outputs/rca_generic.v
@file(genus.tcl) 94: syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay  120.9 ps   std_slew:   20.9 ps   std_load:  4.0 fF  for library domain _default_
Mapping ChipWare ICG instances in kogge_stone_32bits
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'kogge_stone_32bits' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) | 100.0(100.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  74.5(100.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  25.5(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:    43 ps
Target path end-point (Port: kogge_stone_32bits/S[9])

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                12245     -103  B[0] --> Cout

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default                43     -103      -9%     1560 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -102 ps
Target path end-point (Port: kogge_stone_32bits/Cout)

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------
|   Id   |Sev |Count|                 Message Text                 |
--------------------------------------------------------------------
|PA-7    |Info|  532|Resetting power analysis results.             |
|        |    |     |All computed switching activities are removed.|
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.  |
|SYNTH-2 |Info|    1|Done synthesizing.                            |
|SYNTH-4 |Info|    1|Mapping.                                      |
--------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr               12307     -161  A[26] --> S[28]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default              -102     -162      -4%     1560 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 3.9078339999999994
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  37.4( 42.9) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  12.8(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:03(00:00:04) |  49.9( 57.1) |   14:43:45 (Apr11) |  953.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/kogge_stone_32bits/fv_map.fv.json' for netlist 'fv/kogge_stone_32bits/fv_map.v.gz'.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/kogge_stone_32bits/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  33.1( 37.5) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  11.3(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:03(00:00:04) |  44.2( 50.0) |   14:43:45 (Apr11) |  953.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:01(00:00:01) |  11.3( 12.5) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0042909999999984905
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  33.2( 37.5) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  11.3(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:03(00:00:04) |  44.2( 50.0) |   14:43:45 (Apr11) |  953.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:01(00:00:01) |  11.3( 12.5) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:kogge_stone_32bits ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  33.2( 37.5) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  11.3(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:03(00:00:04) |  44.2( 50.0) |   14:43:45 (Apr11) |  953.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:01(00:00:01) |  11.3( 12.5) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 12307     -161     -2995         0        0
            Path: A[26] --> S[28]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                12307     -161     -2995         0        0
            Path: A[26] --> S[28]
 incr_delay                12399     -135     -2637         0        0
            Path: A[16] --> S[19]
 incr_delay                12399     -134     -2625         0        0
            Path: A[16] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       162  (       43 /       45 )  0.09
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
    plc_st_fence        45  (        0 /        0 )  0.00
        plc_star        45  (        0 /        0 )  0.00
      plc_laf_st        45  (        0 /        0 )  0.00
 plc_laf_st_fence        45  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        45  (        0 /        2 )  0.03
   plc_laf_lo_st        45  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
        mb_split        45  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                  12399     -134     -2625         0        0
            Path: A[16] --> S[29]
 incr_tns                  12234     -125     -2036         0        0
            Path: B[16] --> S[23]
 incr_tns                  12234     -125     -2036         0        0
            Path: B[16] --> S[23]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       508  (       46 /       87 )  0.24
   plc_laf_lo_st       462  (        0 /        0 )  0.00
       plc_lo_st       462  (        0 /        0 )  0.00
            fopt       462  (        0 /        0 )  0.01
       crit_dnsz       679  (       90 /      136 )  0.38
             dup       372  (        0 /        0 )  0.02
        setup_dn       372  (        0 /        0 )  0.00
        mb_split       372  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9985079999999975
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  29.8( 33.3) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  10.2(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:03(00:00:04) |  39.8( 44.4) |   14:43:45 (Apr11) |  953.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:01(00:00:01) |  10.2( 11.1) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:16) |  00:00:00(00:00:01) |  10.2( 11.1) |   14:43:47 (Apr11) |  953.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:38 (Apr11) |  590.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:02(00:00:03) |  29.8( 33.3) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:10) |  00:00:01(00:00:00) |  10.2(  0.0) |   14:43:41 (Apr11) |  590.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:03(00:00:04) |  39.8( 44.4) |   14:43:45 (Apr11) |  953.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:01(00:00:01) |  10.2( 11.1) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:46 (Apr11) |  953.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:16) |  00:00:00(00:00:01) |  10.2( 11.1) |   14:43:47 (Apr11) |  953.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:43:47 (Apr11) |  953.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       675      5683       590
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -       675      5683       590
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       959      7794       953
##>M:Const Prop                         0      -161      2995       959      7794       953
##>M:Cleanup                            1      -125      2036       959      7722       953
##>M:MBCI                               0         -         -       959      7722       953
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'kogge_stone_32bits'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus.tcl) 95: write_hdl > outputs/rca_map.v
@file(genus.tcl) 97: syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'kogge_stone_32bits' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                 12234     -125     -2036         0        0
            Path: B[16] --> S[23]
-------------------------------------------------------------------------------
 const_prop                12234     -125     -2036         0        0
            Path: B[16] --> S[23]
-------------------------------------------------------------------------------
 hi_fo_buf                 12234     -125     -2036         0        0
            Path: B[16] --> S[23]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                12234     -125     -2036         0        0
            Path: B[16] --> S[23]
 incr_delay                12887     -106     -1781         0        0
            Path: B[13] --> S[20]
 incr_delay                13002      -98     -1693         0        0
            Path: B[19] --> S[26]
 incr_delay                13095      -94     -1601         0        0
            Path: B[5] --> S[31]
 incr_delay                13146      -90     -1505         0        0
            Path: B[16] --> S[20]
 incr_delay                13171      -87     -1481         0        0
            Path: A[9] --> S[27]
 incr_delay                13198      -86     -1445         0        0
            Path: B[1] --> S[31]
 incr_delay                13207      -85     -1437         0        0
            Path: A[15] --> S[23]
 incr_delay                13207      -85     -1436         0        0
            Path: A[15] --> S[23]
 incr_delay                13205      -84     -1423         0        0
            Path: A[15] --> S[23]
 incr_delay                13218      -84     -1430         0        0
            Path: B[5] --> S[25]
 incr_delay                13225      -83     -1432         0        0
            Path: A[15] --> S[23]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       275  (       31 /       33 )  0.17
       crit_upsz       361  (       30 /       33 )  0.17
       crit_slew       222  (        8 /        9 )  0.10
        setup_dn       196  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       196  (        0 /        0 )  0.00
    plc_st_fence       196  (        0 /        0 )  0.00
        plc_star       196  (        0 /        0 )  0.00
      plc_laf_st       196  (        0 /        0 )  0.00
 plc_laf_st_fence       196  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       196  (        0 /        0 )  0.00
       plc_lo_st       196  (        0 /        0 )  0.00
            fopt       196  (        0 /        0 )  0.00
       crit_swap       229  (        4 /        4 )  0.04
       mux2_swap       195  (        0 /        0 )  0.00
       crit_dnsz       546  (       39 /       40 )  0.26
       load_swap       201  (        0 /        0 )  0.05
            fopt       207  (        2 /       21 )  0.23
        setup_dn       200  (        0 /        0 )  0.00
       load_isol       200  (        0 /        0 )  0.10
       load_isol       200  (        0 /        0 )  0.00
        move_for       200  (        0 /        0 )  0.00
        move_for       200  (        0 /        0 )  0.00
          rem_bi       200  (        0 /        0 )  0.00
         offload       200  (        0 /        0 )  0.00
          rem_bi       200  (        0 /        0 )  0.00
         offload       200  (        0 /        0 )  0.00
           phase       200  (        0 /        0 )  0.00
        in_phase       200  (        0 /        0 )  0.00
       merge_bit       200  (        0 /        0 )  0.00
     merge_idrvr       200  (        0 /        0 )  0.00
     merge_iload       200  (        0 /        0 )  0.00
    merge_idload       200  (        0 /        0 )  0.00
      merge_drvr       200  (        0 /        0 )  0.00
      merge_load       200  (        0 /        0 )  0.00
          decomp       325  (       27 /       29 )  0.05
        p_decomp       199  (        0 /        0 )  0.00
        levelize       199  (        0 /        0 )  0.00
        mb_split       199  (        0 /        0 )  0.00
             dup       325  (       42 /       42 )  0.05
      mux_retime       197  (        0 /        0 )  0.00
         buf2inv       197  (        0 /        0 )  0.00
             exp        35  (        6 /       21 )  0.03
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim       184  (        2 /        3 )  0.22
  inv_pair_2_buf       217  (        0 /        0 )  0.00

 incr_delay                13450      -72     -1189         0        0
            Path: B[1] --> S[16]
 incr_delay                13466      -70     -1159         0        0
            Path: A[5] --> S[30]
 incr_delay                13463      -69     -1146         0        0
            Path: A[5] --> S[31]
 incr_delay                13473      -67     -1104         0        0
            Path: B[16] --> S[19]
 incr_delay                13461      -65     -1088         0        0
            Path: A[17] --> S[28]
 incr_delay                13450      -65     -1084         0        0
            Path: B[16] --> S[31]
 incr_delay                13453      -64     -1073         0        0
            Path: B[4] --> S[31]
 incr_delay                13468      -63     -1074         0        0
            Path: A[15] --> S[31]
 incr_delay                13456      -63     -1074         0        0
            Path: A[15] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       107  (       42 /       67 )  0.77
        crr_glob       194  (       35 /       42 )  0.09
         crr_200        49  (        8 /       21 )  0.19
        crr_glob        75  (        4 /        8 )  0.02
         crr_300        38  (        4 /       16 )  0.15
        crr_glob        61  (        0 /        4 )  0.02
         crr_400        38  (        4 /       16 )  0.15
        crr_glob        61  (        0 /        4 )  0.02
         crr_111        53  (        8 /       37 )  0.36
        crr_glob        61  (        0 /        8 )  0.04
         crr_210        46  (        8 /       22 )  0.23
        crr_glob        71  (        3 /        8 )  0.03
         crr_110        52  (        5 /       24 )  0.23
        crr_glob        60  (        0 /        5 )  0.03
         crr_101        52  (        6 /       24 )  0.21
        crr_glob        60  (        0 /        6 )  0.03
         crr_201        43  (        6 /       27 )  0.24
        crr_glob        60  (        0 /        6 )  0.03
         crr_211        43  (        6 /       27 )  0.28
        crr_glob        60  (        0 /        6 )  0.03
        crit_msz       111  (       17 /       31 )  0.09
       crit_upsz       125  (       12 /       13 )  0.06
       crit_slew        80  (        1 /        2 )  0.04
        setup_dn       137  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        76  (        0 /        0 )  0.00
    plc_st_fence        76  (        0 /        0 )  0.00
        plc_star        76  (        0 /        0 )  0.00
      plc_laf_st        76  (        0 /        0 )  0.00
 plc_laf_st_fence        76  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        76  (        0 /        0 )  0.00
            fopt       147  (        3 /        9 )  0.08
       crit_swap        69  (        1 /        1 )  0.02
       mux2_swap        61  (        0 /        0 )  0.00
       crit_dnsz       112  (        2 /        3 )  0.05
       load_swap        61  (        0 /        0 )  0.01
            fopt       147  (        3 /        9 )  0.08
        setup_dn       137  (        0 /        0 )  0.00
       load_isol       122  (        0 /        0 )  0.03
       load_isol       122  (        0 /        0 )  0.03
        move_for       122  (        0 /        0 )  0.00
        move_for       122  (        0 /        0 )  0.00
          rem_bi       122  (        0 /        0 )  0.00
         offload       122  (        0 /        0 )  0.00
          rem_bi       122  (        0 /        0 )  0.00
         offload       122  (        0 /        0 )  0.00
       merge_bit        61  (        0 /        0 )  0.00
     merge_idrvr        61  (        0 /        0 )  0.00
     merge_iload        61  (        0 /        0 )  0.00
    merge_idload        61  (        0 /        0 )  0.00
      merge_drvr        61  (        0 /        0 )  0.00
      merge_load        61  (        0 /        0 )  0.00
           phase        61  (        0 /        0 )  0.00
          decomp        61  (        0 /        0 )  0.00
        p_decomp        61  (        0 /        0 )  0.00
        levelize        61  (        0 /        0 )  0.00
        mb_split        61  (        0 /        0 )  0.00
        in_phase        61  (        0 /        0 )  0.00
             dup        61  (        0 /        0 )  0.00
      mux_retime        61  (        0 /        0 )  0.00
         buf2inv        61  (        0 /        0 )  0.00
             exp        11  (        0 /        4 )  0.01
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim        62  (        0 /        0 )  0.07
  inv_pair_2_buf        61  (        0 /        0 )  0.00
 init_drc                  13456      -63     -1074         0        0
            Path: A[15] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  13456      -63     -1074         0        0
            Path: A[15] --> S[31]
 incr_tns                  13410      -62      -866         0        0
            Path: A[17] --> S[24]
 incr_tns                  13410      -62      -866         0        0
            Path: A[17] --> S[24]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       435  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       435  (       41 /       89 )  0.32
       crit_upsz       394  (       10 /       44 )  0.22
   plc_laf_lo_st       384  (        0 /        0 )  0.00
       plc_lo_st       384  (        0 /        0 )  0.00
       crit_swap       384  (        6 /       22 )  0.09
       mux2_swap       378  (        0 /        0 )  0.00
       crit_dnsz       548  (       39 /       74 )  0.28
       load_swap       339  (        0 /       16 )  0.08
            fopt       339  (        8 /       15 )  0.35
        setup_dn       331  (        0 /        0 )  0.00
       load_isol       331  (        0 /        0 )  0.20
       load_isol       331  (        0 /        0 )  0.00
        move_for       331  (        0 /        0 )  0.00
        move_for       331  (        0 /        0 )  0.00
          rem_bi       331  (        0 /        0 )  0.00
         offload       331  (        0 /        0 )  0.00
          rem_bi       331  (        0 /        0 )  0.00
         offload       331  (        0 /        0 )  0.00
       merge_bit       331  (        0 /        0 )  0.00
     merge_idrvr       331  (        0 /        0 )  0.00
     merge_iload       331  (        0 /        0 )  0.00
    merge_idload       331  (        0 /        0 )  0.00
      merge_drvr       331  (        0 /        0 )  0.00
      merge_load       331  (        0 /        0 )  0.00
           phase       331  (        0 /        0 )  0.00
          decomp       331  (        7 /       25 )  0.06
        p_decomp       324  (        0 /        0 )  0.02
        levelize       324  (        0 /        0 )  0.00
        mb_split       324  (        0 /        0 )  0.00
             dup       324  (        3 /        7 )  0.01
      mux_retime       321  (        0 /        0 )  0.00
       crr_local       321  (       11 /       35 )  0.90
         buf2inv       310  (        0 /        0 )  0.00

 init_area                 13410      -62      -866         0        0
            Path: A[17] --> S[24]
 rem_buf                   12742      -62      -866         0        0
            Path: A[17] --> S[24]
 rem_inv                   12735      -62      -866         0        0
            Path: A[17] --> S[24]
 merge_bi                  12720      -62      -865         0        0
            Path: A[17] --> S[24]
 io_phase                  12508      -62      -865         0        0
            Path: A[17] --> S[24]
 gate_comp                 12489      -62      -865         0        0
            Path: A[17] --> S[24]
 glob_area                 12281      -61      -854         0        0
            Path: A[17] --> S[28]
 area_down                 12148      -61      -853         0        0
            Path: A[17] --> S[28]
 rem_buf                   12140      -61      -853         0        0
            Path: A[17] --> S[28]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       152  (       46 /      116 )  0.21
         rem_inv         2  (        1 /        1 )  0.00
        merge_bi        10  (        2 /        8 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase       316  (        8 /       10 )  0.33
       gate_comp       511  (        2 /        3 )  0.57
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        29  (       20 /       29 )  0.13
       area_down       511  (       17 /       30 )  0.30
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf       104  (        1 /       62 )  0.15
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         6  (        0 /        4 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                12140      -61      -853         0        0
            Path: A[17] --> S[28]
 incr_delay                12145      -61      -851         0        0
            Path: B[17] --> S[28]
 incr_delay                12141      -56      -865         0        0
            Path: B[19] --> S[28]
 incr_delay                12136      -55      -854         0        0
            Path: B[3] --> S[31]
 incr_delay                12131      -54      -857         0        0
            Path: A[19] --> S[28]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        68  (       13 /       38 )  0.41
        crr_glob       113  (        8 /       13 )  0.05
         crr_200        31  (        3 /       13 )  0.12
        crr_glob        46  (        0 /        3 )  0.01
         crr_300        28  (        3 /       13 )  0.12
        crr_glob        46  (        0 /        3 )  0.01
         crr_400        28  (        3 /       13 )  0.13
        crr_glob        46  (        0 /        3 )  0.01
         crr_111        39  (        6 /       27 )  0.26
        crr_glob        46  (        0 /        6 )  0.02
         crr_210        31  (        3 /       13 )  0.15
        crr_glob        46  (        0 /        3 )  0.01
         crr_110        39  (        3 /       18 )  0.17
        crr_glob        46  (        0 /        3 )  0.01
         crr_101        39  (        3 /       18 )  0.15
        crr_glob        46  (        0 /        3 )  0.02
         crr_201        31  (        4 /       19 )  0.17
        crr_glob        46  (        0 /        4 )  0.01
         crr_211        31  (        4 /       19 )  0.19
        crr_glob        46  (        0 /        4 )  0.02
        crit_msz        59  (        1 /        6 )  0.04
       crit_upsz        63  (        2 /        4 )  0.04
       crit_slew        48  (        1 /        1 )  0.02
        setup_dn       112  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt       112  (        0 /        4 )  0.05
       crit_swap        46  (        0 /        0 )  0.01
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz       159  (       12 /       12 )  0.08
       load_swap        66  (        0 /        0 )  0.02
            fopt       112  (        0 /        4 )  0.05
        setup_dn       112  (        0 /        0 )  0.00
       load_isol       132  (        0 /        0 )  0.04
       load_isol       132  (        0 /        0 )  0.04
        move_for       132  (        0 /        0 )  0.00
        move_for       132  (        0 /        0 )  0.00
          rem_bi       132  (        0 /        0 )  0.00
         offload       132  (        0 /        0 )  0.00
          rem_bi       132  (        0 /        0 )  0.00
         offload       132  (        0 /        0 )  0.00
       merge_bit        66  (        0 /        0 )  0.00
     merge_idrvr        66  (        0 /        0 )  0.00
     merge_iload        66  (        0 /        0 )  0.00
    merge_idload        66  (        0 /        0 )  0.00
      merge_drvr        66  (        0 /        0 )  0.00
      merge_load        66  (        0 /        0 )  0.00
           phase        66  (        0 /        0 )  0.00
          decomp        77  (        1 /        1 )  0.00
        p_decomp        66  (        0 /        0 )  0.00
        levelize        66  (        0 /        0 )  0.00
        mb_split        66  (        0 /        0 )  0.00
        in_phase        66  (        0 /        0 )  0.00
             dup        66  (        0 /        0 )  0.00
      mux_retime        66  (        0 /        0 )  0.00
         buf2inv        66  (        0 /        0 )  0.00
             exp        23  (        1 /       14 )  0.02
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim        45  (        0 /        0 )  0.05
  inv_pair_2_buf        48  (        0 /        0 )  0.00
 init_drc                  12131      -54      -857         0        0
            Path: A[19] --> S[28]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12131      -54      -857         0        0
            Path: A[19] --> S[28]
 incr_tns                  12170      -53      -789         0        0
            Path: B[2] --> S[25]
 incr_tns                  12170      -53      -789         0        0
            Path: B[2] --> S[25]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       113  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       113  (        4 /       21 )  0.08
       crit_upsz       109  (       13 /       32 )  0.08
   plc_laf_lo_st        96  (        0 /        0 )  0.00
       plc_lo_st        96  (        0 /        0 )  0.00
       crit_swap        96  (        0 /        3 )  0.01
       mux2_swap        96  (        0 /        0 )  0.00
       crit_dnsz       136  (        9 /       21 )  0.07
       load_swap        87  (        0 /        4 )  0.03
            fopt        87  (        2 /        2 )  0.07
        setup_dn        85  (        0 /        0 )  0.00
       load_isol        85  (        0 /        0 )  0.05
       load_isol        85  (        0 /        0 )  0.00
        move_for        85  (        0 /        0 )  0.00
        move_for        85  (        0 /        0 )  0.00
          rem_bi        85  (        0 /        0 )  0.00
         offload        85  (        0 /        0 )  0.00
          rem_bi        85  (        0 /        0 )  0.00
         offload        85  (        0 /        0 )  0.00
       merge_bit        85  (        0 /        0 )  0.00
     merge_idrvr        85  (        0 /        0 )  0.00
     merge_iload        85  (        0 /        0 )  0.00
    merge_idload        85  (        0 /        0 )  0.00
      merge_drvr        85  (        0 /        0 )  0.00
      merge_load        85  (        0 /        0 )  0.00
           phase        85  (        0 /        0 )  0.00
          decomp        85  (        1 /        4 )  0.01
        p_decomp        84  (        0 /        0 )  0.01
        levelize        84  (        0 /        0 )  0.00
        mb_split        84  (        0 /        0 )  0.00
             dup        84  (        2 /        3 )  0.01
      mux_retime        82  (        0 /        0 )  0.00
       crr_local        82  (        3 /        8 )  0.26
         buf2inv        79  (        0 /        0 )  0.00

 init_area                 12170      -53      -789         0        0
            Path: B[2] --> S[25]
 rem_buf                   12163      -53      -789         0        0
            Path: B[2] --> S[25]
 io_phase                  12154      -53      -789         0        0
            Path: B[2] --> S[25]
 gate_comp                 12138      -53      -789         0        0
            Path: B[2] --> S[25]
 glob_area                 12081      -53      -789         0        0
            Path: B[2] --> S[25]
 area_down                 11998      -53      -787         0        0
            Path: B[2] --> S[25]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       105  (        1 /       62 )  0.15
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         8  (        0 /        4 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       314  (        2 /        5 )  0.32
       gate_comp       518  (        2 /        2 )  0.58
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        28  (       18 /       28 )  0.13
       area_down       466  (       12 /       24 )  0.27
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                11998      -53      -787         0        0
            Path: B[2] --> S[25]
 incr_delay                12025      -52      -762         0        0
            Path: B[17] --> S[28]
 incr_delay                12035      -52      -762         0        0
            Path: A[18] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        60  (        3 /       10 )  0.04
       crit_upsz        48  (        0 /        0 )  0.03
       crit_slew        48  (        0 /        0 )  0.02
        setup_dn        48  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        48  (        0 /        0 )  0.00
    plc_st_fence        48  (        0 /        0 )  0.00
        plc_star        48  (        0 /        0 )  0.00
      plc_laf_st        48  (        0 /        0 )  0.00
 plc_laf_st_fence        48  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        48  (        0 /        0 )  0.00
       plc_lo_st        48  (        0 /        0 )  0.00
            fopt        48  (        0 /        0 )  0.00
       crit_swap        48  (        0 /        0 )  0.01
       mux2_swap        48  (        0 /        0 )  0.00
       crit_dnsz       102  (        2 /        2 )  0.05
       load_swap        48  (        0 /        0 )  0.01
            fopt        48  (        0 /        2 )  0.04
        setup_dn        48  (        0 /        0 )  0.00
       load_isol        48  (        0 /        0 )  0.03
       load_isol        48  (        0 /        0 )  0.00
        move_for        48  (        0 /        0 )  0.00
        move_for        48  (        0 /        0 )  0.00
          rem_bi        48  (        0 /        0 )  0.00
         offload        48  (        0 /        0 )  0.00
          rem_bi        48  (        0 /        0 )  0.00
         offload        48  (        0 /        0 )  0.00
           phase        48  (        0 /        0 )  0.00
        in_phase        48  (        0 /        0 )  0.00
       merge_bit        48  (        0 /        0 )  0.00
     merge_idrvr        48  (        0 /        0 )  0.00
     merge_iload        48  (        0 /        0 )  0.00
    merge_idload        48  (        0 /        0 )  0.00
      merge_drvr        48  (        0 /        0 )  0.00
      merge_load        48  (        0 /        0 )  0.00
          decomp        48  (        0 /        0 )  0.00
        p_decomp        48  (        0 /        0 )  0.00
        levelize        48  (        0 /        0 )  0.00
        mb_split        48  (        0 /        0 )  0.00
             dup        48  (        0 /        0 )  0.00
      mux_retime        48  (        0 /        0 )  0.00
         buf2inv        48  (        0 /        0 )  0.00
             exp        14  (        0 /        5 )  0.01
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim        46  (        0 /        0 )  0.05
  inv_pair_2_buf        48  (        0 /        0 )  0.00

 init_drc                  12035      -52      -762         0        0
            Path: A[18] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                         Message Text                         |
---------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                 |
|CFM-5   |Info   |    1|Wrote formal verification information.                        |
|CFM-212 |Info   |    1|Forcing flat compare.                                         |
|PA-7    |Info   |    4|Resetting power analysis results.                             |
|        |       |     |All computed switching activities are removed.                |
|SYNTH-5 |Info   |    1|Done mapping.                                                 |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                     |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.|
|        |       |     |Contact Cadence support to understand current flows.          |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'kogge_stone_32bits'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus.tcl) 98: write_hdl > outputs/rca_opt.v
@file(genus.tcl) 103: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > outputs/delays.sdf
@file(genus.tcl) 105: report_timing > reports/report_timing.rpt
@file(genus.tcl) 106: report_power  > reports/report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : kogge_stone_32bits
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@file(genus.tcl) 107: report_area   > reports/report_area.rpt
@file(genus.tcl) 108: report_qor    > reports/report_qor.rpt
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
@file(genus.tcl) 117: write_sdc > outputs/adder_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus.tcl) 119: write_db -common -legacy -all_root_attributes ../genus/to_innovus/
%# Begin ::stylus_db::write (04/11 14:44:02, mem=1904.12M)
(stylus_db): Argument checking
Warning : Saving 'Common-DB' of a design using non-MMMC timing configuration. [DATABASE-140]
        : Timing will likely be upgraded to use MMMC on read.
(stylus_db): Directory creation under '../genus/to_innovus'
(stylus_db): Saving Verilog
(stylus_db): Saving DEF
(stylus_db): No floorplan exists, DEF will not be written.
(stylus_db): Saving SCANDEF
(stylus_db): No scan definition is present.
(stylus_db): Saving Latency
(stylus_db): Saving MMMC/SDC
Writing compressed SDC constraint file ../genus/to_innovus/cmn/kogge_stone_32bits.mmmc/views/default_emulate_view/latency.sdc.gz
**INFO: (stylus_db): Any loop-breaker instances will be included in SDC constraints.
File ../genus/to_innovus/cmn/kogge_stone_32bits.mmmc/kogge_stone_32bits.mmmc.tcl has been written.
Writing compressed SDC constraint file ../genus/to_innovus/cmn/kogge_stone_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ../genus/to_innovus/cmn/kogge_stone_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz has been written
Info: file ../genus/to_innovus/cmn/kogge_stone_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz has been written
(stylus_db): Saving Derates
(stylus_db): Saving Path-Adjusts
(stylus_db): Saving Path Group Options
Writing compressed SDC constraint file ../genus/to_innovus/cmn/kogge_stone_32bits.mmmc/pathadjust.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
(stylus_db): Saving Path-Groups
(stylus_db): Saving User-Attribute Settings
(stylus_db): Saving Root Attribute Settings
(stylus_db): Saving Design and Library Attribute Settings
  Setting attribute of root '/': 'opt_spatial_power_driven' = false
**WARN: (enc): No scan present, forcing 'place_global_reorder_scan false'.
(stylus_db): Saving Innovus Compatible Modes and Global Settings

(stylus_db): Saving NanoRoute Layer Assignments

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

(stylus_db): Saving Flowkit Settings
(stylus_db): Saving Synthesis .g
(stylus_db): Saving Synthesis .g
(stylus_db): Saving Genus nonMMMC information
Writing GENUS setup file... Library
(stylus_db): Saving Native DB
Finished exporting design database to file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/genus/to_innovus/syn/kogge_stone_32bits.db' for 'kogge_stone_32bits' (command execution time mm:ss cpu = 00:00, real = 00:01).
(stylus_db): Waiting for all child processes to complete
(stylus_db): Completing mmmc file
(stylus_db): Saving Unified Metrics
%# End ::stylus_db::write (04/11 14:44:15, total cpu=05:00:11, real=05:00:13, peak res=987.90M, current mem=1954.11M)
@file(genus.tcl) 125: exit

Lic Summary:
[14:44:15.061427] Cdslmd servers: pgmicro01
[14:44:15.061435] Feature usage summary:
[14:44:15.061435] Genus_Synthesis

Normal exit.