 Timing Path to Res_reg[30]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8230 0.0000 0.0070          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9120 0.0890 0.0270 5.16311  12.9711  18.1343           5       53.7835                | 
|    multiplier/Res[47]                Fall  1.9120 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9140 0.0020 0.0270          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9660 0.0520 0.0190 0.422552 3.44779  3.87034           1       55.7143                | 
|    i_0_1_6/B                HA_X1    Fall  1.9660 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0050 0.0390 0.0080 0.512577 2.76208  3.27466           1       55.7143                | 
|    i_0_1_7/CI               FA_X1    Fall  2.0050 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0760 0.0710 0.0160 0.628984 2.76208  3.39106           1       55.7143                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0760 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1490 0.0730 0.0150 0.421981 2.76208  3.18406           1       55.7143                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1490 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2230 0.0740 0.0160 0.877617 2.76208  3.6397            1       55.7143                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.2960 0.0730 0.0150 0.45392  2.76208  3.216             1       55.7143                | 
|    i_0_1_11/CI              FA_X1    Fall  2.2960 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.3690 0.0730 0.0160 0.62967  2.76208  3.39175           1       55.7143                | 
|    i_0_1_12/CI              FA_X1    Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/CO              FA_X1    Fall  2.4420 0.0730 0.0150 0.604102 2.57361  3.17771           1       55.7143                | 
|    i_0_1_75/B               XNOR2_X1 Fall  2.4420 0.0000 0.0150          2.36817                                                   | 
|    i_0_1_75/ZN              XNOR2_X1 Fall  2.4860 0.0440 0.0120 0.42588  2.57361  2.99949           1       55.7143                | 
|    i_0_1_74/B               XNOR2_X1 Fall  2.4860 0.0000 0.0120          2.36817                                                   | 
|    i_0_1_74/ZN              XNOR2_X1 Fall  2.5260 0.0400 0.0120 0.42588  1.57189  1.99777           1       55.7143                | 
|    i_0_1_73/B2              OAI21_X1 Fall  2.5260 0.0000 0.0120          1.55833                                                   | 
|    i_0_1_73/ZN              OAI21_X1 Rise  2.5570 0.0310 0.0240 0.422551 0.914139 1.33669           1       55.7143                | 
|    Res_reg[30]/D            DLH_X1   Rise  2.5570 0.0000 0.0240          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[30]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.4490 2.5570 | 
| data required time                       |  2.5570        | 
|                                          |                | 
| data required time                       |  2.5570        | 
| data arrival time                        | -2.5570        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0460 | 
| computed max time borrow         1.0460 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.4490 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.4490 | 
-------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[28]/D    DLH_X1   Rise  1.7160 0.0000 0.0090          0.914139                                                  | 
|    multiplier/Res_reg[28]/Q    DLH_X1   Rise  1.7720 0.0560 0.0250 4.38667  4.8089   9.19557           2       53.7109                | 
|    multiplier/Res[28]                   Rise  1.7720 0.0000                                                                           | 
|    i_0_0/p_0[4]                         Rise  1.7720 0.0000                                                                           | 
|    i_0_0/i_4/A                 HA_X1    Rise  1.7730 0.0010 0.0250          3.18586                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8140 0.0410 0.0130 0.426827 3.44779  3.87462           1       55.7143                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8900 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9280 0.0380 0.0130 0.438172 3.44779  3.88597           1       55.7143                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9660 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0040 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0040 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0430 0.0390 0.0140 0.846111 3.44779  4.2939            1       48.3147                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0430 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0820 0.0390 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1210 0.0390 0.0130 0.664677 3.44779  4.11247           1       48.3147                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1600 0.0390 0.0130 0.596887 3.44779  4.04468           1       48.3147                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1600 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1990 0.0390 0.0140 0.816513 3.44779  4.26431           1       48.3147                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1990 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2380 0.0390 0.0130 0.596887 3.44779  4.04468           1       53.7835                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2770 0.0390 0.0130 0.559728 3.44779  4.00752           1       53.7835                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3160 0.0390 0.0130 0.59472  3.44779  4.04251           1       53.7835                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3160 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3550 0.0390 0.0140 0.817146 3.44779  4.26494           1       53.7835                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3550 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.3940 0.0390 0.0130 0.646425 3.44779  4.09422           1       53.7835                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.3940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.4330 0.0390 0.0130 0.646425 3.44779  4.09422           1       49.2103                | 
|    i_0_0/i_21/B                HA_X1    Rise  2.4330 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/CO               HA_X1    Rise  2.4690 0.0360 0.0110 0.50193  2.41145  2.91338           1       49.2103                | 
|    i_0_0/i_22/B                XOR2_X1  Rise  2.4690 0.0000 0.0110          2.36355                                                   | 
|    i_0_0/i_22/Z                XOR2_X1  Rise  2.5160 0.0470 0.0240 0.42588  1.68751  2.11339           1       49.2103                | 
|    i_0_0/M_resultTruncated[22]          Rise  2.5160 0.0000                                                                           | 
|    i_0_1_63/A1                 AOI22_X1 Rise  2.5160 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_63/ZN                 AOI22_X1 Fall  2.5350 0.0190 0.0310 0.42588  1.70023  2.12611           1       49.2103                | 
|    i_0_1_62/A                  INV_X1   Fall  2.5350 0.0000 0.0310          1.54936                                                   | 
|    i_0_1_62/ZN                 INV_X1   Rise  2.5550 0.0200 0.0110 0.593638 0.914139 1.50778           1       49.2103                | 
|    Res_reg[22]/D               DLH_X1   Rise  2.5550 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[22]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.4470 2.5550 | 
| data required time                       |  2.5550        | 
|                                          |                | 
| data required time                       |  2.5550        | 
| data arrival time                        | -2.5550        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.4470 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.4470 | 
-------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8230 0.0000 0.0070          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9120 0.0890 0.0270 5.16311  12.9711  18.1343           5       53.7835                | 
|    multiplier/Res[47]                Fall  1.9120 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9140 0.0020 0.0270          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9660 0.0520 0.0190 0.422552 3.44779  3.87034           1       55.7143                | 
|    i_0_1_6/B                HA_X1    Fall  1.9660 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0050 0.0390 0.0080 0.512577 2.76208  3.27466           1       55.7143                | 
|    i_0_1_7/CI               FA_X1    Fall  2.0050 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0760 0.0710 0.0160 0.628984 2.76208  3.39106           1       55.7143                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0760 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1490 0.0730 0.0150 0.421981 2.76208  3.18406           1       55.7143                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1490 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2230 0.0740 0.0160 0.877617 2.76208  3.6397            1       55.7143                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.2960 0.0730 0.0150 0.45392  2.76208  3.216             1       55.7143                | 
|    i_0_1_11/CI              FA_X1    Fall  2.2960 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.3690 0.0730 0.0160 0.62967  2.76208  3.39175           1       55.7143                | 
|    i_0_1_12/CI              FA_X1    Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_12/S               FA_X1    Rise  2.4840 0.1150 0.0130 1.05365  1.70023  2.75388           1       55.7143                | 
|    i_0_1_190/A              INV_X1   Rise  2.4840 0.0000 0.0130          1.70023                                                   | 
|    i_0_1_190/ZN             INV_X1   Fall  2.4930 0.0090 0.0050 0.42588  1.57189  1.99777           1       55.7143                | 
|    i_0_1_72/B2              OAI21_X1 Fall  2.4930 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_72/ZN              OAI21_X1 Rise  2.5220 0.0290 0.0250 0.610831 0.914139 1.52497           1       55.7143                | 
|    Res_reg[29]/D            DLH_X1   Rise  2.5220 0.0000 0.0250          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[29]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.4140 2.5220 | 
| data required time                       |  2.5220        | 
|                                          |                | 
| data required time                       |  2.5220        | 
| data arrival time                        | -2.5220        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0460 | 
| computed max time borrow         1.0460 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.4140 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.4140 | 
-------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[28]/D    DLH_X1   Rise  1.7160 0.0000 0.0090          0.914139                                                  | 
|    multiplier/Res_reg[28]/Q    DLH_X1   Rise  1.7720 0.0560 0.0250 4.38667  4.8089   9.19557           2       53.7109                | 
|    multiplier/Res[28]                   Rise  1.7720 0.0000                                                                           | 
|    i_0_0/p_0[4]                         Rise  1.7720 0.0000                                                                           | 
|    i_0_0/i_4/A                 HA_X1    Rise  1.7730 0.0010 0.0250          3.18586                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8140 0.0410 0.0130 0.426827 3.44779  3.87462           1       55.7143                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8900 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9280 0.0380 0.0130 0.438172 3.44779  3.88597           1       55.7143                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9660 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0040 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0040 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0430 0.0390 0.0140 0.846111 3.44779  4.2939            1       48.3147                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0430 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0820 0.0390 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1210 0.0390 0.0130 0.664677 3.44779  4.11247           1       48.3147                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1600 0.0390 0.0130 0.596887 3.44779  4.04468           1       48.3147                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1600 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1990 0.0390 0.0140 0.816513 3.44779  4.26431           1       48.3147                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1990 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2380 0.0390 0.0130 0.596887 3.44779  4.04468           1       53.7835                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2770 0.0390 0.0130 0.559728 3.44779  4.00752           1       53.7835                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3160 0.0390 0.0130 0.59472  3.44779  4.04251           1       53.7835                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3160 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3550 0.0390 0.0140 0.817146 3.44779  4.26494           1       53.7835                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3550 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.3940 0.0390 0.0130 0.646425 3.44779  4.09422           1       53.7835                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.3940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.4330 0.0390 0.0130 0.646425 3.44779  4.09422           1       49.2103                | 
|    i_0_0/i_21/B                HA_X1    Rise  2.4330 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/S                HA_X1    Rise  2.4810 0.0480 0.0240 0.42588  1.68751  2.11339           1       49.2103                | 
|    i_0_0/M_resultTruncated[21]          Rise  2.4810 0.0000                                                                           | 
|    i_0_1_61/A1                 AOI22_X1 Rise  2.4810 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_61/ZN                 AOI22_X1 Fall  2.5000 0.0190 0.0310 0.462384 1.70023  2.16261           1       49.2103                | 
|    i_0_1_60/A                  INV_X1   Fall  2.5000 0.0000 0.0310          1.54936                                                   | 
|    i_0_1_60/ZN                 INV_X1   Rise  2.5210 0.0210 0.0120 0.84246  0.914139 1.7566            1       49.2103                | 
|    Res_reg[21]/D               DLH_X1   Rise  2.5210 0.0000 0.0120          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[21]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.4130 2.5210 | 
| data required time                       |  2.5210        | 
|                                          |                | 
| data required time                       |  2.5210        | 
| data arrival time                        | -2.5210        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.4130 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.4130 | 
-------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[28]/D    DLH_X1   Rise  1.7160 0.0000 0.0090          0.914139                                                  | 
|    multiplier/Res_reg[28]/Q    DLH_X1   Rise  1.7720 0.0560 0.0250 4.38667  4.8089   9.19557           2       53.7109                | 
|    multiplier/Res[28]                   Rise  1.7720 0.0000                                                                           | 
|    i_0_0/p_0[4]                         Rise  1.7720 0.0000                                                                           | 
|    i_0_0/i_4/A                 HA_X1    Rise  1.7730 0.0010 0.0250          3.18586                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8140 0.0410 0.0130 0.426827 3.44779  3.87462           1       55.7143                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8900 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9280 0.0380 0.0130 0.438172 3.44779  3.88597           1       55.7143                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9660 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0040 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0040 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0430 0.0390 0.0140 0.846111 3.44779  4.2939            1       48.3147                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0430 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0820 0.0390 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1210 0.0390 0.0130 0.664677 3.44779  4.11247           1       48.3147                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1600 0.0390 0.0130 0.596887 3.44779  4.04468           1       48.3147                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1600 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1990 0.0390 0.0140 0.816513 3.44779  4.26431           1       48.3147                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1990 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2380 0.0390 0.0130 0.596887 3.44779  4.04468           1       53.7835                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2770 0.0390 0.0130 0.559728 3.44779  4.00752           1       53.7835                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3160 0.0390 0.0130 0.59472  3.44779  4.04251           1       53.7835                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3160 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3550 0.0390 0.0140 0.817146 3.44779  4.26494           1       53.7835                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3550 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.3940 0.0390 0.0130 0.646425 3.44779  4.09422           1       53.7835                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.3940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/S                HA_X1    Rise  2.4420 0.0480 0.0240 0.42588  1.68751  2.11339           1       49.2103                | 
|    i_0_0/M_resultTruncated[20]          Rise  2.4420 0.0000                                                                           | 
|    i_0_1_59/A1                 AOI22_X1 Rise  2.4420 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_59/ZN                 AOI22_X1 Fall  2.4620 0.0200 0.0320 0.843677 1.70023  2.54391           1       53.7835                | 
|    i_0_1_58/A                  INV_X1   Fall  2.4620 0.0000 0.0320          1.54936                                                   | 
|    i_0_1_58/ZN                 INV_X1   Rise  2.4810 0.0190 0.0110 0.42588  0.914139 1.34002           1       49.2103                | 
|    Res_reg[20]/D               DLH_X1   Rise  2.4810 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[20]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.3730 2.4810 | 
| data required time                       |  2.4810        | 
|                                          |                | 
| data required time                       |  2.4810        | 
| data arrival time                        | -2.4810        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.3730 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.3730 | 
-------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8230 0.0000 0.0070          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9120 0.0890 0.0270 5.16311  12.9711  18.1343           5       53.7835                | 
|    multiplier/Res[47]                Fall  1.9120 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9140 0.0020 0.0270          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9660 0.0520 0.0190 0.422552 3.44779  3.87034           1       55.7143                | 
|    i_0_1_6/B                HA_X1    Fall  1.9660 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0050 0.0390 0.0080 0.512577 2.76208  3.27466           1       55.7143                | 
|    i_0_1_7/CI               FA_X1    Fall  2.0050 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0760 0.0710 0.0160 0.628984 2.76208  3.39106           1       55.7143                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0760 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1490 0.0730 0.0150 0.421981 2.76208  3.18406           1       55.7143                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1490 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2230 0.0740 0.0160 0.877617 2.76208  3.6397            1       55.7143                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.2960 0.0730 0.0150 0.45392  2.76208  3.216             1       55.7143                | 
|    i_0_1_11/CI              FA_X1    Fall  2.2960 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_11/S               FA_X1    Rise  2.4100 0.1140 0.0130 0.79092  1.70023  2.49115           1       55.7143                | 
|    i_0_1_191/A              INV_X1   Rise  2.4100 0.0000 0.0130          1.70023                                                   | 
|    i_0_1_191/ZN             INV_X1   Fall  2.4190 0.0090 0.0050 0.421981 1.57189  1.99387           1       55.7143                | 
|    i_0_1_71/B2              OAI21_X1 Fall  2.4190 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_71/ZN              OAI21_X1 Rise  2.4470 0.0280 0.0250 0.42588  0.914139 1.34002           1       55.7143                | 
|    Res_reg[28]/D            DLH_X1   Rise  2.4470 0.0000 0.0250          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[28]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.3390 2.4470 | 
| data required time                       |  2.4470        | 
|                                          |                | 
| data required time                       |  2.4470        | 
| data arrival time                        | -2.4470        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0460 | 
| computed max time borrow         1.0460 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.3390 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.3390 | 
-------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[28]/D    DLH_X1   Rise  1.7160 0.0000 0.0090          0.914139                                                  | 
|    multiplier/Res_reg[28]/Q    DLH_X1   Rise  1.7720 0.0560 0.0250 4.38667  4.8089   9.19557           2       53.7109                | 
|    multiplier/Res[28]                   Rise  1.7720 0.0000                                                                           | 
|    i_0_0/p_0[4]                         Rise  1.7720 0.0000                                                                           | 
|    i_0_0/i_4/A                 HA_X1    Rise  1.7730 0.0010 0.0250          3.18586                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8140 0.0410 0.0130 0.426827 3.44779  3.87462           1       55.7143                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8900 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9280 0.0380 0.0130 0.438172 3.44779  3.88597           1       55.7143                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9660 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0040 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0040 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0430 0.0390 0.0140 0.846111 3.44779  4.2939            1       48.3147                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0430 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0820 0.0390 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1210 0.0390 0.0130 0.664677 3.44779  4.11247           1       48.3147                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1600 0.0390 0.0130 0.596887 3.44779  4.04468           1       48.3147                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1600 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1990 0.0390 0.0140 0.816513 3.44779  4.26431           1       48.3147                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1990 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2380 0.0390 0.0130 0.596887 3.44779  4.04468           1       53.7835                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2770 0.0390 0.0130 0.559728 3.44779  4.00752           1       53.7835                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3160 0.0390 0.0130 0.59472  3.44779  4.04251           1       53.7835                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3160 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3550 0.0390 0.0140 0.817146 3.44779  4.26494           1       53.7835                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3550 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_19/S                HA_X1    Rise  2.4030 0.0480 0.0240 0.42588  1.68751  2.11339           1       53.7835                | 
|    i_0_0/M_resultTruncated[19]          Rise  2.4030 0.0000                                                                           | 
|    i_0_1_57/A1                 AOI22_X1 Rise  2.4030 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_57/ZN                 AOI22_X1 Fall  2.4220 0.0190 0.0310 0.42588  1.70023  2.12611           1       53.7835                | 
|    i_0_1_56/A                  INV_X1   Fall  2.4220 0.0000 0.0310          1.54936                                                   | 
|    i_0_1_56/ZN                 INV_X1   Rise  2.4410 0.0190 0.0110 0.42588  0.914139 1.34002           1       53.7835                | 
|    Res_reg[19]/D               DLH_X1   Rise  2.4410 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[19]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.3330 2.4410 | 
| data required time                       |  2.4410        | 
|                                          |                | 
| data required time                       |  2.4410        | 
| data arrival time                        | -2.4410        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.3330 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.3330 | 
-------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[28]/D    DLH_X1   Rise  1.7160 0.0000 0.0090          0.914139                                                  | 
|    multiplier/Res_reg[28]/Q    DLH_X1   Rise  1.7720 0.0560 0.0250 4.38667  4.8089   9.19557           2       53.7109                | 
|    multiplier/Res[28]                   Rise  1.7720 0.0000                                                                           | 
|    i_0_0/p_0[4]                         Rise  1.7720 0.0000                                                                           | 
|    i_0_0/i_4/A                 HA_X1    Rise  1.7730 0.0010 0.0250          3.18586                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8140 0.0410 0.0130 0.426827 3.44779  3.87462           1       55.7143                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8900 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9280 0.0380 0.0130 0.438172 3.44779  3.88597           1       55.7143                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9660 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0040 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0040 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0430 0.0390 0.0140 0.846111 3.44779  4.2939            1       48.3147                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0430 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0820 0.0390 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1210 0.0390 0.0130 0.664677 3.44779  4.11247           1       48.3147                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1600 0.0390 0.0130 0.596887 3.44779  4.04468           1       48.3147                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1600 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1990 0.0390 0.0140 0.816513 3.44779  4.26431           1       48.3147                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1990 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2380 0.0390 0.0130 0.596887 3.44779  4.04468           1       53.7835                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2770 0.0390 0.0130 0.559728 3.44779  4.00752           1       53.7835                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.3160 0.0390 0.0130 0.59472  3.44779  4.04251           1       53.7835                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.3160 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/S                HA_X1    Rise  2.3640 0.0480 0.0240 0.42588  1.68751  2.11339           1       53.7835                | 
|    i_0_0/M_resultTruncated[18]          Rise  2.3640 0.0000                                                                           | 
|    i_0_1_55/A1                 AOI22_X1 Rise  2.3640 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_55/ZN                 AOI22_X1 Fall  2.3830 0.0190 0.0310 0.42588  1.70023  2.12611           1       53.7835                | 
|    i_0_1_54/A                  INV_X1   Fall  2.3830 0.0000 0.0310          1.54936                                                   | 
|    i_0_1_54/ZN                 INV_X1   Rise  2.4020 0.0190 0.0110 0.42588  0.914139 1.34002           1       53.7835                | 
|    Res_reg[18]/D               DLH_X1   Rise  2.4020 0.0000 0.0110          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[18]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.2940 2.4020 | 
| data required time                       |  2.4020        | 
|                                          |                | 
| data required time                       |  2.4020        | 
| data arrival time                        | -2.4020        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2940 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2940 | 
-------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8230 0.0000 0.0070          0.869621                                                  | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9120 0.0890 0.0270 5.16311  12.9711  18.1343           5       53.7835                | 
|    multiplier/Res[47]                Fall  1.9120 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9140 0.0020 0.0270          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  1.9660 0.0520 0.0190 0.422552 3.44779  3.87034           1       55.7143                | 
|    i_0_1_6/B                HA_X1    Fall  1.9660 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0050 0.0390 0.0080 0.512577 2.76208  3.27466           1       55.7143                | 
|    i_0_1_7/CI               FA_X1    Fall  2.0050 0.0000 0.0080          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.0760 0.0710 0.0160 0.628984 2.76208  3.39106           1       55.7143                | 
|    i_0_1_8/CI               FA_X1    Fall  2.0760 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.1490 0.0730 0.0150 0.421981 2.76208  3.18406           1       55.7143                | 
|    i_0_1_9/CI               FA_X1    Fall  2.1490 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2230 0.0740 0.0160 0.877617 2.76208  3.6397            1       55.7143                | 
|    i_0_1_10/CI              FA_X1    Fall  2.2230 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_10/S               FA_X1    Rise  2.3380 0.1150 0.0130 0.843068 1.70023  2.5433            1       55.7143                | 
|    i_0_1_192/A              INV_X1   Rise  2.3380 0.0000 0.0130          1.70023                                                   | 
|    i_0_1_192/ZN             INV_X1   Fall  2.3470 0.0090 0.0050 0.42588  1.57189  1.99777           1       55.7143                | 
|    i_0_1_70/B2              OAI21_X1 Fall  2.3470 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_70/ZN              OAI21_X1 Rise  2.3760 0.0290 0.0250 0.617526 0.914139 1.53167           1       55.7143                | 
|    Res_reg[27]/D            DLH_X1   Rise  2.3760 0.0000 0.0250          0.914139                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[27]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.2680 2.3760 | 
| data required time                       |  2.3760        | 
|                                          |                | 
| data required time                       |  2.3760        | 
| data arrival time                        | -2.3760        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0460 | 
| computed max time borrow         1.0460 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2680 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2680 | 
-------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[28]/D    DLH_X1   Rise  1.7160 0.0000 0.0090          0.914139                                                  | 
|    multiplier/Res_reg[28]/Q    DLH_X1   Rise  1.7720 0.0560 0.0250 4.38667  4.8089   9.19557           2       53.7109                | 
|    multiplier/Res[28]                   Rise  1.7720 0.0000                                                                           | 
|    i_0_0/p_0[4]                         Rise  1.7720 0.0000                                                                           | 
|    i_0_0/i_4/A                 HA_X1    Rise  1.7730 0.0010 0.0250          3.18586                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.8140 0.0410 0.0130 0.426827 3.44779  3.87462           1       55.7143                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.8140 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8520 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8520 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8900 0.0380 0.0130 0.42588  3.44779  3.87367           1       55.7143                | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8900 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9280 0.0380 0.0130 0.438172 3.44779  3.88597           1       55.7143                | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9280 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9660 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9660 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.0040 0.0380 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.0040 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0430 0.0390 0.0140 0.846111 3.44779  4.2939            1       48.3147                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0430 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0820 0.0390 0.0130 0.42588  3.44779  3.87367           1       48.3147                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.1210 0.0390 0.0130 0.664677 3.44779  4.11247           1       48.3147                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.1210 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1600 0.0390 0.0130 0.596887 3.44779  4.04468           1       48.3147                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1600 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1990 0.0390 0.0140 0.816513 3.44779  4.26431           1       48.3147                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1990 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2380 0.0390 0.0130 0.596887 3.44779  4.04468           1       53.7835                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2770 0.0390 0.0130 0.559728 3.44779  4.00752           1       53.7835                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2770 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/S                HA_X1    Rise  2.3250 0.0480 0.0240 0.42588  1.68751  2.11339           1       53.7835                | 
|    i_0_0/M_resultTruncated[17]          Rise  2.3250 0.0000                                                                           | 
|    i_0_1_53/A1                 AOI22_X1 Rise  2.3250 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_53/ZN                 AOI22_X1 Fall  2.3440 0.0190 0.0310 0.42588  1.70023  2.12611           1       53.7835                | 
|    i_0_1_52/A                  INV_X1   Fall  2.3440 0.0000 0.0310          1.54936                                                   | 
|    i_0_1_52/ZN                 INV_X1   Rise  2.3650 0.0210 0.0120 0.843068 0.914139 1.75721           1       53.7835                | 
|    Res_reg[17]/D               DLH_X1   Rise  2.3650 0.0000 0.0120          0.914139                                                  | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Rise  0.0030 0.0030 0.1000          1.74594                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Rise  0.0740 0.0710 0.0590 20.4498  28.6118  49.0616           32      53.7109  L    K        | 
|    Res_reg[17]/G DLH_X1 Rise  0.1080 0.0340 0.2480          0.985498                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1080 2.1080 | 
| time borrowed from endpoint              |  0.2570 2.3650 | 
| data required time                       |  2.3650        | 
|                                          |                | 
| data required time                       |  2.3650        | 
| data arrival time                        | -2.3650        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


-------------------------------------------
| Time Borrowing Information       Values | 
|-----------------------------------------|
| target clock nominal pulse width 1.0000 | 
| clock latency difference         0.0000 | 
| clock uncertainty difference     0.0000 | 
| CRPR difference                  0.0000 | 
| library setup time               0.0480 | 
| computed max time borrow         1.0480 | 
| user max time borrow             1.0000 | 
| allowed time borrow              1.0000 | 
| actual time borrow               0.2570 | 
| open edge uncertainty            0.0000 | 
| time given to startpoint         0.2570 | 
-------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1784M, PVMEM - 2263M)
