

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Sun Dec  8 18:04:31 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4721|     4721| 47.210 us | 47.210 us |  4721|  4721|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     4720|     4720|       590|          -|          -|     8|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       96|       96|         2|          -|          -|    48|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.30ns)   --->   "%icmp_ln215 = icmp eq i4 %i_0, -8" [./layer.h:215]   --->   Operation 8 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:215]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %6, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin" [./layer.h:215]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1821) nounwind" [./layer.h:216]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1821)" [./layer.h:216]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %i_0 to i7" [./layer.h:218]   --->   Operation 14 'zext' 'zext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:218]   --->   Operation 15 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i7 %tmp_2 to i8" [./layer.h:218]   --->   Operation 16 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:218]   --->   Operation 17 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i5 %tmp_3 to i8" [./layer.h:218]   --->   Operation 18 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%sub_ln203 = sub i8 %zext_ln203_1, %zext_ln203_2" [./layer.h:218]   --->   Operation 19 'sub' 'sub_ln203' <Predicate = (!icmp_ln215)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i9" [./layer.h:218]   --->   Operation 20 'sext' 'sext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [./layer.h:218]   --->   Operation 21 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i6 %tmp_4 to i7" [./layer.h:218]   --->   Operation 22 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%sub_ln203_1 = sub i7 %zext_ln203_3, %zext_ln203" [./layer.h:218]   --->   Operation 23 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i7 %sub_ln203_1 to i8" [./layer.h:218]   --->   Operation 24 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 25 'br' <Predicate = (!icmp_ln215)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [./layer.h:219]   --->   Operation 26 'ret' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln216 = icmp eq i3 %j_0, -2" [./layer.h:216]   --->   Operation 28 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 29 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:216]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:216]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1822) nounwind" [./layer.h:217]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1822)" [./layer.h:217]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i3 %j_0 to i9" [./layer.h:218]   --->   Operation 34 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln203 = add i9 %zext_ln203_4, %sext_ln203" [./layer.h:218]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln216)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %add_ln203 to i7" [./layer.h:218]   --->   Operation 36 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [./layer.h:218]   --->   Operation 37 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln203, i4 0)" [./layer.h:218]   --->   Operation 38 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.67ns)   --->   "%sub_ln203_2 = sub i13 %p_shl3_cast, %p_shl4_cast" [./layer.h:218]   --->   Operation 39 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln216)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 40 'br' <Predicate = (!icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1821, i32 %tmp)" [./layer.h:218]   --->   Operation 41 'specregionend' 'empty_77' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 42 'br' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin ], [ %k, %5 ]"   --->   Operation 43 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.42ns)   --->   "%icmp_ln217 = icmp eq i6 %k_0, -16" [./layer.h:217]   --->   Operation 44 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 45 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.82ns)   --->   "%k = add i6 %k_0, 1" [./layer.h:217]   --->   Operation 46 'add' 'k' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end, label %4" [./layer.h:217]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i6 %k_0 to i13" [./layer.h:218]   --->   Operation 48 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.67ns)   --->   "%add_ln203_1 = add i13 %sub_ln203_2, %zext_ln203_5" [./layer.h:218]   --->   Operation 49 'add' 'add_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i13 %add_ln203_1 to i64" [./layer.h:218]   --->   Operation 50 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [2304 x i38]* %input_V, i64 0, i64 %zext_ln203_6" [./layer.h:218]   --->   Operation 51 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%input_V_load = load i38* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 52 'load' 'input_V_load' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i6 %k_0 to i4" [./layer.h:218]   --->   Operation 53 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %k_0, i32 4, i32 5)" [./layer.h:218]   --->   Operation 54 'partselect' 'tmp_5' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i2 %tmp_5 to i8" [./layer.h:218]   --->   Operation 55 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln203_2 = add i8 %sext_ln203_1, %zext_ln203_7" [./layer.h:218]   --->   Operation 56 'add' 'add_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i8 %add_ln203_2 to i6" [./layer.h:218]   --->   Operation 57 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln203_2, i3 0)" [./layer.h:218]   --->   Operation 58 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_2, i1 false)" [./layer.h:218]   --->   Operation 59 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_3 = sub i9 %p_shl5_cast, %p_shl6_cast" [./layer.h:218]   --->   Operation 60 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln217)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i9 %sub_ln203_3, %zext_ln203_4" [./layer.h:218]   --->   Operation 61 'add' 'add_ln203_3' <Predicate = (!icmp_ln217)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1822, i32 %tmp_1)" [./layer.h:218]   --->   Operation 62 'specregionend' 'empty_76' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 63 'br' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1823) nounwind" [./layer.h:218]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%input_V_load = load i38* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 65 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i9 %add_ln203_3 to i64" [./layer.h:218]   --->   Operation 66 'zext' 'zext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [144 x i38]* %output_0_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 67 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%output_1_V_addr = getelementptr [144 x i38]* %output_1_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 68 'getelementptr' 'output_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%output_2_V_addr = getelementptr [144 x i38]* %output_2_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 69 'getelementptr' 'output_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%output_3_V_addr = getelementptr [144 x i38]* %output_3_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 70 'getelementptr' 'output_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%output_4_V_addr = getelementptr [144 x i38]* %output_4_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 71 'getelementptr' 'output_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%output_5_V_addr = getelementptr [144 x i38]* %output_5_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 72 'getelementptr' 'output_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%output_6_V_addr = getelementptr [144 x i38]* %output_6_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 73 'getelementptr' 'output_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%output_7_V_addr = getelementptr [144 x i38]* %output_7_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 74 'getelementptr' 'output_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%output_8_V_addr = getelementptr [144 x i38]* %output_8_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 75 'getelementptr' 'output_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%output_9_V_addr = getelementptr [144 x i38]* %output_9_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 76 'getelementptr' 'output_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%output_10_V_addr = getelementptr [144 x i38]* %output_10_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 77 'getelementptr' 'output_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%output_11_V_addr = getelementptr [144 x i38]* %output_11_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 78 'getelementptr' 'output_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%output_12_V_addr = getelementptr [144 x i38]* %output_12_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 79 'getelementptr' 'output_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%output_13_V_addr = getelementptr [144 x i38]* %output_13_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 80 'getelementptr' 'output_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%output_14_V_addr = getelementptr [144 x i38]* %output_14_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 81 'getelementptr' 'output_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%output_15_V_addr = getelementptr [144 x i38]* %output_15_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 82 'getelementptr' 'output_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln203_1, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [./layer.h:218]   --->   Operation 83 'switch' <Predicate = true> <Delay = 1.42>
ST_5 : Operation 84 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_14_V_addr, align 8" [./layer.h:218]   --->   Operation 84 'store' <Predicate = (trunc_ln203_1 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 85 'br' <Predicate = (trunc_ln203_1 == 14)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_13_V_addr, align 8" [./layer.h:218]   --->   Operation 86 'store' <Predicate = (trunc_ln203_1 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 87 'br' <Predicate = (trunc_ln203_1 == 13)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_12_V_addr, align 8" [./layer.h:218]   --->   Operation 88 'store' <Predicate = (trunc_ln203_1 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 89 'br' <Predicate = (trunc_ln203_1 == 12)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_11_V_addr, align 8" [./layer.h:218]   --->   Operation 90 'store' <Predicate = (trunc_ln203_1 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 91 'br' <Predicate = (trunc_ln203_1 == 11)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_10_V_addr, align 8" [./layer.h:218]   --->   Operation 92 'store' <Predicate = (trunc_ln203_1 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 93 'br' <Predicate = (trunc_ln203_1 == 10)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_9_V_addr, align 8" [./layer.h:218]   --->   Operation 94 'store' <Predicate = (trunc_ln203_1 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 95 'br' <Predicate = (trunc_ln203_1 == 9)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_8_V_addr, align 8" [./layer.h:218]   --->   Operation 96 'store' <Predicate = (trunc_ln203_1 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 97 'br' <Predicate = (trunc_ln203_1 == 8)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_7_V_addr, align 8" [./layer.h:218]   --->   Operation 98 'store' <Predicate = (trunc_ln203_1 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 99 'br' <Predicate = (trunc_ln203_1 == 7)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_6_V_addr, align 8" [./layer.h:218]   --->   Operation 100 'store' <Predicate = (trunc_ln203_1 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 101 'br' <Predicate = (trunc_ln203_1 == 6)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_5_V_addr, align 8" [./layer.h:218]   --->   Operation 102 'store' <Predicate = (trunc_ln203_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 103 'br' <Predicate = (trunc_ln203_1 == 5)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_4_V_addr, align 8" [./layer.h:218]   --->   Operation 104 'store' <Predicate = (trunc_ln203_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 105 'br' <Predicate = (trunc_ln203_1 == 4)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_3_V_addr, align 8" [./layer.h:218]   --->   Operation 106 'store' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 107 'br' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_2_V_addr, align 8" [./layer.h:218]   --->   Operation 108 'store' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 109 'br' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_1_V_addr, align 8" [./layer.h:218]   --->   Operation 110 'store' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 111 'br' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_0_V_addr, align 8" [./layer.h:218]   --->   Operation 112 'store' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 113 'br' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_15_V_addr, align 8" [./layer.h:218]   --->   Operation 114 'store' <Predicate = (trunc_ln203_1 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 115 'br' <Predicate = (trunc_ln203_1 == 15)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:215) [20]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:215) [20]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:218) [33]  (1.87 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./layer.h:216) [41]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:218) [50]  (1.92 ns)
	'sub' operation ('sub_ln203_2', ./layer.h:218) [54]  (1.68 ns)

 <State 4>: 5.57ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./layer.h:217) [57]  (0 ns)
	'add' operation ('add_ln203_2', ./layer.h:218) [72]  (1.87 ns)
	'sub' operation ('sub_ln203_3', ./layer.h:218) [76]  (0 ns)
	'add' operation ('add_ln203_3', ./layer.h:218) [77]  (3.7 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_V_load', ./layer.h:218) on array 'input_V' [68]  (3.25 ns)
	'store' operation ('store_ln218', ./layer.h:218) of variable 'input_V_load', ./layer.h:218 on array 'output_14_V' [97]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
