ISim log file
Running: M:\ECE_574\Verilog_Projects\Project_2_5_2_1\test_ctrl_logic_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb M:/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xils.ece.wpi.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27001@altera.ece.wpi.edu;27002@ansl.ece.wpi.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ece-homes.ece.wpi.edu/richard.walker/ECE_574/Verilog_Projects/Project_2_5_2_1/test_ctrl_logic.v" Line 35.  For instance test_ctrl_logic/SRAM/, width 10 of formal port addr is not equal to width 23 of actual signal addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
