OPTION,0
,CMDBallName,,,,,
,DDR4/LP4x/LP5_ascend/LP5_descend/DDR5,,,,,
OPTION,4
Y51,NC/DDR7_CKE[1]/DDR7_WCK_N/DDR7_WCK_N/NC,O,-7986.6,-16813.9,DDR Interface,
AB51,NC/DDR7_CKE[0]/DDR7_WCK_P/DDR7_WCK_P/NC,O,-7986.6,-16163.9,DDR Interface,
Y58,NC/DDR6_CKE[1]/DDR6_WCK_N/DDR6_WCK_N/NC,O,-10932.4,-16964.4,DDR Interface,
W57,NC/DDR6_CKE[0]/DDR6_WCK_P/DDR6_WCK_P/NC,O,-10421.2,-17367.1,DDR Interface,
AJ51,NC/DDR5_CKE[1]/DDR5_WCK_N/DDR5_WCK_N/NC,O,-7986.6,-13221.7,DDR Interface,
AL51,NC/DDR5_CKE[0]/DDR5_WCK_P/DDR5_WCK_P/NC,O,-7986.6,-12571.7,DDR Interface,
AH57,NC/DDR4_CKE[1]/DDR4_WCK_N/DDR4_WCK_N/NC,O,-10421.2,-13774.9,DDR Interface,
AJ58,NC/DDR4_CKE[0]/DDR4_WCK_P/DDR4_WCK_P/NC,O,-10932.4,-13372.2,DDR Interface,
CH51,NC/DDR3_CKE[1]/DDR3_WCK_N/DDR3_WCK_N/NC,O,-7986.6,2406.1,DDR Interface,
CF51,NC/DDR3_CKE[0]/DDR3_WCK_P/DDR3_WCK_P/NC,O,-7986.6,1756.1,DDR Interface,
CF58,NC/DDR2_CKE[1]/DDR2_WCK_N/DDR2_WCK_N/NC,O,-10932.4,1605.6,DDR Interface,
CE57,NC/DDR2_CKE[0]/DDR2_WCK_P/DDR2_WCK_P/NC,O,-10421.2,1202.9,DDR Interface,
CU51,NC/DDR1_CKE[1]/DDR1_WCK_N/DDR1_WCK_N/NC,O,-7986.6,5998.3,DDR Interface,
CR51,NC/DDR1_CKE[0]/DDR1_WCK_P/DDR1_WCK_P/NC,O,-7986.6,5348.3,DDR Interface,
CP57,NC/DDR0_CKE[1]/DDR0_WCK_N/DDR0_WCK_N/NC,O,-10421.2,4795.1,DDR Interface,
CR58,NC/DDR0_CKE[0]/DDR0_WCK_P/DDR0_WCK_P/NC,O,-10932.4,5197.8,DDR Interface,
AE55,DDR1_MA[7]/DDR4_CA[4]/DDR4_CA[5]/DDR4_CA[1]/NC,O,-9799.6,-14841.2,DDR Interface,
AF57,DDR1_MA[6]/DDR4_CA[3]/DDR4_CA[4]/DDR4_CS[1]/NC,O,-10398.8,-14588.1,DDR Interface,
AE60,DDR1_MA[5]/DDR4_CA[5]/DDR4_CA[6]/DDR4_CA[0]/NC,O,-11451.4,-14625.2,DDR Interface,
T60,DDR1_CKE[1]/DDR6_CA[4]/DDR6_CA[5]/DDR6_CA[1]/NC,O,-11451.4,-18217.4,DDR Interface,
T55,DDR1_CKE[0]/DDR6_CA[5]/DDR6_CA[6]/DDR6_CA[0]/NC,O,-9799.6,-18433.4,DDR Interface,
U57,DDR1_BG[1]/DDR6_CA[2]/DDR6_CA[3]/DDR6_CS[0]/NC,O,-10398.8,-18180.3,DDR Interface,
CL55,DDR0_MA[7]/DDR0_CA[4]/DDR0_CA[5]/DDR0_CA[1]/NC,O,-9799.6,3728.8,DDR Interface,
CM57,DDR0_MA[6]/DDR0_CA[3]/DDR0_CA[4]/DDR0_CS[1]/NC,O,-10398.8,3981.9,DDR Interface,
CM60,DDR0_MA[5]/DDR0_CA[5]/DDR0_CA[6]/DDR0_CA[0]/NC,O,-11451.4,3944.8,DDR Interface,
CB55,DDR0_CKE[1]/DDR2_CA[4]/DDR2_CA[5]/DDR2_CA[1]/NC,O,-9799.6,136.6,DDR Interface,
CC60,DDR0_CKE[0]/DDR2_CA[5]/DDR2_CA[6]/DDR2_CA[0]/NC,O,-11451.4,352.6,DDR Interface,
CC57,DDR0_BG[0]/DDR2_CA[3]/DDR2_CA[4]/DDR2_CS[1]/NC,O,-10398.8,389.7,DDR Interface,
OPTION,0

,DDR4BallName,,,,,
BG50,DDR_VTT_CTL,O,-7552.6,-5905,DDR Interface,
,MISCBallName,,,,,
EE53,DRAM_RESET#,O,-8919.8,17119.9,DDR Interface,
A56,DDR_COMP,Analog,-10180,-24440,DDR Interface,
B56,DDR_COMP,Analog,-10011.8,-23811.9,DDR Interface,