Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3de734f5f9e64bef8b883fbfb390af39 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.MUX_32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
