# -*- mode: snippet -*-
# name: qpp-Generate-Construct
# key: qpp-Generates-Generate-Construct
# --
// Generate Construct
// Generate costructs allow you to conditionally replicate HDL code in
// your design.  Everything in a generate construct must be legal Verilog
// HDL, even if the code itself isn't active.

generate
	// Generate Items
endgenerate
