[15:20:10.240] <TB2>     INFO: *** Welcome to pxar ***
[15:20:10.240] <TB2>     INFO: *** Today: 2016/06/09
[15:20:10.247] <TB2>     INFO: *** Version: b2a7-dirty
[15:20:10.247] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C15.dat
[15:20:10.248] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:20:10.248] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//defaultMaskFile.dat
[15:20:10.248] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters_C15.dat
[15:20:10.324] <TB2>     INFO:         clk: 4
[15:20:10.324] <TB2>     INFO:         ctr: 4
[15:20:10.324] <TB2>     INFO:         sda: 19
[15:20:10.324] <TB2>     INFO:         tin: 9
[15:20:10.324] <TB2>     INFO:         level: 15
[15:20:10.324] <TB2>     INFO:         triggerdelay: 0
[15:20:10.324] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:20:10.324] <TB2>     INFO: Log level: DEBUG
[15:20:10.336] <TB2>     INFO: Found DTB DTB_WWXLHF
[15:20:10.345] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[15:20:10.348] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[15:20:10.353] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[15:20:11.921] <TB2>     INFO: DUT info: 
[15:20:11.921] <TB2>     INFO: The DUT currently contains the following objects:
[15:20:11.921] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:20:11.921] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[15:20:11.921] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[15:20:11.921] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:20:11.921] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:20:11.921] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:20:11.922] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:20:11.923] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:20:11.934] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[15:20:11.934] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2339f90
[15:20:11.934] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x22ae770
[15:20:11.934] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f80e1d94010
[15:20:11.934] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f80e7fff510
[15:20:11.934] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7f80e1d94010
[15:20:11.935] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[15:20:11.936] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[15:20:11.936] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[15:20:11.936] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:20:12.337] <TB2>     INFO: enter 'restricted' command line mode
[15:20:12.337] <TB2>     INFO: enter test to run
[15:20:12.337] <TB2>     INFO:   test: FPIXTest no parameter change
[15:20:12.337] <TB2>     INFO:   running: fpixtest
[15:20:12.337] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:20:12.340] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:20:12.340] <TB2>     INFO: ######################################################################
[15:20:12.340] <TB2>     INFO: PixTestFPIXTest::doTest()
[15:20:12.340] <TB2>     INFO: ######################################################################
[15:20:12.343] <TB2>     INFO: ######################################################################
[15:20:12.343] <TB2>     INFO: PixTestPretest::doTest()
[15:20:12.343] <TB2>     INFO: ######################################################################
[15:20:12.346] <TB2>     INFO:    ----------------------------------------------------------------------
[15:20:12.346] <TB2>     INFO:    PixTestPretest::programROC() 
[15:20:12.346] <TB2>     INFO:    ----------------------------------------------------------------------
[15:20:30.366] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:20:30.366] <TB2>     INFO: IA differences per ROC:  16.1 16.1 17.7 20.1 17.7 16.9 20.1 18.5 20.1 16.1 16.9 15.3 18.5 16.1 17.7 17.7
[15:20:30.434] <TB2>     INFO:    ----------------------------------------------------------------------
[15:20:30.434] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:20:30.434] <TB2>     INFO:    ----------------------------------------------------------------------
[15:20:30.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[15:20:30.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.3187 mA
[15:20:30.739] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.3187 mA
[15:20:30.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 23.7188 mA
[15:20:30.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  89 Ia 23.7188 mA
[15:20:31.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  91 Ia 24.5188 mA
[15:20:31.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  89 Ia 23.7188 mA
[15:20:31.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  91 Ia 24.5188 mA
[15:20:31.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  89 Ia 23.7188 mA
[15:20:31.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  91 Ia 24.5188 mA
[15:20:31.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  89 Ia 23.7188 mA
[15:20:31.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  91 Ia 24.5188 mA
[15:20:31.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  89 Ia 24.5188 mA
[15:20:31.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[15:20:31.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5188 mA
[15:20:32.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5188 mA
[15:20:32.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7188 mA
[15:20:32.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  87 Ia 24.5188 mA
[15:20:32.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 24.5188 mA
[15:20:32.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 23.7188 mA
[15:20:32.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 23.7188 mA
[15:20:32.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  87 Ia 24.5188 mA
[15:20:32.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.7188 mA
[15:20:32.854] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 24.5188 mA
[15:20:32.955] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  85 Ia 23.7188 mA
[15:20:33.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[15:20:33.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 24.5188 mA
[15:20:33.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  83 Ia 24.5188 mA
[15:20:33.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 23.7188 mA
[15:20:33.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 24.5188 mA
[15:20:33.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 23.7188 mA
[15:20:33.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  83 Ia 24.5188 mA
[15:20:33.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 23.7188 mA
[15:20:33.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 24.5188 mA
[15:20:33.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 23.7188 mA
[15:20:34.063] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 24.5188 mA
[15:20:34.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 24.5188 mA
[15:20:34.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.5188 mA
[15:20:34.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  76 Ia 23.7188 mA
[15:20:34.466] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 25.3187 mA
[15:20:34.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  71 Ia 23.7188 mA
[15:20:34.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  73 Ia 23.7188 mA
[15:20:34.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  75 Ia 24.5188 mA
[15:20:34.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  73 Ia 23.7188 mA
[15:20:34.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  75 Ia 23.7188 mA
[15:20:35.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  77 Ia 24.5188 mA
[15:20:35.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  75 Ia 24.5188 mA
[15:20:35.273] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  73 Ia 23.7188 mA
[15:20:35.373] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  75 Ia 23.7188 mA
[15:20:35.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[15:20:35.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  85 Ia 25.3187 mA
[15:20:35.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 22.9188 mA
[15:20:35.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 25.3187 mA
[15:20:35.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 22.9188 mA
[15:20:35.979] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.5188 mA
[15:20:36.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  83 Ia 24.5188 mA
[15:20:36.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  81 Ia 23.7188 mA
[15:20:36.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.5188 mA
[15:20:36.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 24.5188 mA
[15:20:36.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  79 Ia 22.9188 mA
[15:20:36.583] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  86 Ia 25.3187 mA
[15:20:36.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[15:20:36.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[15:20:36.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 23.7188 mA
[15:20:36.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 24.5188 mA
[15:20:37.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7188 mA
[15:20:37.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 24.5188 mA
[15:20:37.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.5188 mA
[15:20:37.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7188 mA
[15:20:37.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 23.7188 mA
[15:20:37.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 24.5188 mA
[15:20:37.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[15:20:37.797] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[15:20:37.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 25.3187 mA
[15:20:37.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  71 Ia 23.7188 mA
[15:20:38.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  73 Ia 23.7188 mA
[15:20:38.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  75 Ia 24.5188 mA
[15:20:38.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  73 Ia 23.7188 mA
[15:20:38.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  75 Ia 24.5188 mA
[15:20:38.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  73 Ia 23.7188 mA
[15:20:38.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  75 Ia 24.5188 mA
[15:20:38.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  73 Ia 23.7188 mA
[15:20:38.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 24.5188 mA
[15:20:38.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  73 Ia 23.7188 mA
[15:20:39.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  75 Ia 23.7188 mA
[15:20:39.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[15:20:39.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[15:20:39.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 23.7188 mA
[15:20:39.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 24.5188 mA
[15:20:39.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.7188 mA
[15:20:39.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 24.5188 mA
[15:20:39.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.7188 mA
[15:20:39.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  80 Ia 24.5188 mA
[15:20:39.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.7188 mA
[15:20:40.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 24.5188 mA
[15:20:40.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 23.7188 mA
[15:20:40.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  80 Ia 24.5188 mA
[15:20:40.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.3187 mA
[15:20:40.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  71 Ia 23.7188 mA
[15:20:40.520] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  73 Ia 23.7188 mA
[15:20:40.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 24.5188 mA
[15:20:40.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  73 Ia 23.7188 mA
[15:20:40.821] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 24.5188 mA
[15:20:40.922] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  73 Ia 23.7188 mA
[15:20:41.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  75 Ia 24.5188 mA
[15:20:41.124] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  73 Ia 23.7188 mA
[15:20:41.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 24.5188 mA
[15:20:41.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  73 Ia 23.7188 mA
[15:20:41.427] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  75 Ia 24.5188 mA
[15:20:41.528] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.3187 mA
[15:20:41.629] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  94 Ia 24.5188 mA
[15:20:41.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  92 Ia 24.5188 mA
[15:20:41.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  90 Ia 23.7188 mA
[15:20:41.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  92 Ia 24.5188 mA
[15:20:42.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  90 Ia 23.7188 mA
[15:20:42.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  92 Ia 23.7188 mA
[15:20:42.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  94 Ia 24.5188 mA
[15:20:42.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  92 Ia 24.5188 mA
[15:20:42.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  90 Ia 23.7188 mA
[15:20:42.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  92 Ia 23.7188 mA
[15:20:42.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  94 Ia 24.5188 mA
[15:20:42.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[15:20:42.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5188 mA
[15:20:42.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5188 mA
[15:20:43.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.5188 mA
[15:20:43.140] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 23.7188 mA
[15:20:43.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 24.5188 mA
[15:20:43.341] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 23.7188 mA
[15:20:43.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  85 Ia 24.5188 mA
[15:20:43.543] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 23.7188 mA
[15:20:43.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.5188 mA
[15:20:43.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 23.7188 mA
[15:20:43.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  85 Ia 24.5188 mA
[15:20:43.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 20.5187 mA
[15:20:44.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  99 Ia 25.3187 mA
[15:20:44.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  92 Ia 22.9188 mA
[15:20:44.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  99 Ia 25.3187 mA
[15:20:44.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  92 Ia 22.9188 mA
[15:20:44.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  99 Ia 25.3187 mA
[15:20:44.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  92 Ia 23.7188 mA
[15:20:44.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  94 Ia 23.7188 mA
[15:20:44.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  96 Ia 24.5188 mA
[15:20:44.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  94 Ia 23.7188 mA
[15:20:44.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  96 Ia 24.5188 mA
[15:20:45.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  94 Ia 23.7188 mA
[15:20:45.156] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.5188 mA
[15:20:45.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  76 Ia 23.7188 mA
[15:20:45.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 23.7188 mA
[15:20:45.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 25.3187 mA
[15:20:45.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  73 Ia 22.9188 mA
[15:20:45.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.5188 mA
[15:20:45.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.7188 mA
[15:20:45.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 25.3187 mA
[15:20:45.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  73 Ia 22.9188 mA
[15:20:46.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 25.3187 mA
[15:20:46.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  73 Ia 22.9188 mA
[15:20:46.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 25.3187 mA
[15:20:46.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.3187 mA
[15:20:46.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.5188 mA
[15:20:46.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 24.5188 mA
[15:20:46.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  90 Ia 23.7188 mA
[15:20:46.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  92 Ia 24.5188 mA
[15:20:46.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 23.7188 mA
[15:20:46.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  92 Ia 24.5188 mA
[15:20:47.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  90 Ia 23.7188 mA
[15:20:47.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 23.7188 mA
[15:20:47.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  94 Ia 24.5188 mA
[15:20:47.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  92 Ia 24.5188 mA
[15:20:47.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  90 Ia 23.7188 mA
[15:20:47.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[15:20:47.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[15:20:47.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 22.9188 mA
[15:20:47.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 25.3187 mA
[15:20:47.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 22.9188 mA
[15:20:48.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 25.3187 mA
[15:20:48.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 22.9188 mA
[15:20:48.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 24.5188 mA
[15:20:48.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  83 Ia 24.5188 mA
[15:20:48.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  81 Ia 23.7188 mA
[15:20:48.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  83 Ia 24.5188 mA
[15:20:48.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 23.7188 mA
[15:20:48.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[15:20:48.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.5188 mA
[15:20:48.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 24.5188 mA
[15:20:49.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.7188 mA
[15:20:49.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.5188 mA
[15:20:49.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 23.7188 mA
[15:20:49.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.5188 mA
[15:20:49.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 23.7188 mA
[15:20:49.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 24.5188 mA
[15:20:49.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  81 Ia 23.7188 mA
[15:20:49.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 24.5188 mA
[15:20:49.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 23.7188 mA
[15:20:49.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  89
[15:20:49.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  85
[15:20:49.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[15:20:49.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  75
[15:20:49.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  86
[15:20:49.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[15:20:49.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[15:20:49.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[15:20:49.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[15:20:49.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  94
[15:20:49.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  85
[15:20:49.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  94
[15:20:49.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[15:20:49.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  90
[15:20:49.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[15:20:49.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[15:20:51.753] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[15:20:51.753] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  20.1  18.5  19.3  19.3  19.3  19.3  19.3  18.5  20.1  18.5  19.3  19.3
[15:20:51.788] <TB2>     INFO:    ----------------------------------------------------------------------
[15:20:51.788] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[15:20:51.788] <TB2>     INFO:    ----------------------------------------------------------------------
[15:20:51.924] <TB2>     INFO: Expecting 231680 events.
[15:21:00.029] <TB2>     INFO: 231680 events read in total (7387ms).
[15:21:00.185] <TB2>     INFO: Test took 8395ms.
[15:21:00.388] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 63
[15:21:00.392] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:21:00.395] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 61
[15:21:00.399] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 63
[15:21:00.402] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 61
[15:21:00.406] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 61
[15:21:00.409] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 62
[15:21:00.413] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 81 and Delta(CalDel) = 60
[15:21:00.417] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 61
[15:21:00.420] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:21:00.424] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 60
[15:21:00.428] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 72 and Delta(CalDel) = 59
[15:21:00.432] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 63
[15:21:00.436] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 59
[15:21:00.439] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 61
[15:21:00.443] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 62
[15:21:00.484] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:21:00.526] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:00.526] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:21:00.526] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:00.662] <TB2>     INFO: Expecting 231680 events.
[15:21:08.884] <TB2>     INFO: 231680 events read in total (7507ms).
[15:21:08.888] <TB2>     INFO: Test took 8358ms.
[15:21:08.909] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[15:21:09.229] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[15:21:09.234] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 31
[15:21:09.237] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:21:09.241] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[15:21:09.244] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:21:09.248] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[15:21:09.251] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[15:21:09.255] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[15:21:09.260] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[15:21:09.263] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[15:21:09.267] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 29
[15:21:09.270] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:21:09.274] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[15:21:09.277] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[15:21:09.281] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[15:21:09.315] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:21:09.315] <TB2>     INFO: CalDel:      134   140   135   141   144   143   140   131   141   118   126   137   143   115   135   142
[15:21:09.315] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:21:09.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C0.dat
[15:21:09.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C1.dat
[15:21:09.319] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C2.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C3.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C4.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C5.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C6.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C7.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C8.dat
[15:21:09.320] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C9.dat
[15:21:09.321] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C10.dat
[15:21:09.321] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C11.dat
[15:21:09.321] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C12.dat
[15:21:09.321] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C13.dat
[15:21:09.321] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C14.dat
[15:21:09.321] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C15.dat
[15:21:09.321] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:21:09.322] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:21:09.322] <TB2>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[15:21:09.322] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:21:09.408] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:21:09.408] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:21:09.408] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:21:09.408] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:21:09.411] <TB2>     INFO: ######################################################################
[15:21:09.412] <TB2>     INFO: PixTestTiming::doTest()
[15:21:09.412] <TB2>     INFO: ######################################################################
[15:21:09.412] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:09.412] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[15:21:09.412] <TB2>     INFO:    ----------------------------------------------------------------------
[15:21:09.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:21:11.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:21:13.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:21:15.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:21:18.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:21:20.398] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:21:22.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:21:24.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:21:27.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:21:29.492] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:21:31.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:21:34.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:21:36.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:21:38.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:21:40.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:21:43.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:21:45.405] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:21:57.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:21:59.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:22:00.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:22:02.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:22:03.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:22:05.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:22:06.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:22:08.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:22:09.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:22:11.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:22:12.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:22:14.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:22:16.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:22:17.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:22:19.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:22:20.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:22:24.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:22:25.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:22:27.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:22:28.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:22:30.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:22:32.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:22:33.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:22:35.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:22:40.581] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:22:42.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:22:45.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:22:47.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:22:50.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:22:53.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:22:55.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:22:57.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:22:59.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:23:01.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:23:04.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:23:06.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:23:08.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:23:10.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:23:12.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:23:15.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:23:16.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:23:18.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:23:21.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:23:23.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:23:24.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:23:27.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:23:29.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:23:31.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:23:33.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:23:35.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:23:37.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:23:40.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:23:42.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:23:44.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:23:47.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:23:49.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:23:51.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:23:53.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:23:56.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:23:58.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:24:00.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:24:02.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:24:05.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:24:07.544] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:24:12.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:24:13.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:24:15.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:24:16.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:24:18.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:24:19.674] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:24:21.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:24:22.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:24:24.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:24:31.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:24:39.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:24:46.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:24:54.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:25:01.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:25:09.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:25:16.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:25:18.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:25:19.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:25:21.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:25:22.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:25:24.395] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:25:25.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:25:27.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:25:28.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:25:30.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:25:32.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:25:35.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:25:37.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:25:39.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:25:41.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:25:44.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:25:46.387] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:25:48.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:25:50.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:25:53.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:25:55.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:25:57.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:26:00.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:26:02.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:26:04.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:26:06.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:26:08.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:26:10.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:26:13.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:26:15.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:26:17.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:26:19.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:26:22.587] <TB2>     INFO: TBM Phase Settings: 232
[15:26:22.587] <TB2>     INFO: 400MHz Phase: 2
[15:26:22.587] <TB2>     INFO: 160MHz Phase: 7
[15:26:22.587] <TB2>     INFO: Functional Phase Area: 3
[15:26:22.590] <TB2>     INFO: Test took 313178 ms.
[15:26:22.590] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:26:22.590] <TB2>     INFO:    ----------------------------------------------------------------------
[15:26:22.590] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[15:26:22.590] <TB2>     INFO:    ----------------------------------------------------------------------
[15:26:22.590] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:26:28.620] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:26:33.899] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:26:39.178] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:26:44.458] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:26:49.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:26:55.018] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:27:00.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:27:03.321] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:27:07.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:27:11.256] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:27:15.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:27:19.565] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:27:22.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:27:26.556] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:27:30.519] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:27:35.611] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:27:37.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:27:38.650] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:27:40.923] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:27:43.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:27:45.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:27:47.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:27:50.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:27:51.539] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:27:53.060] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:27:54.581] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:27:56.855] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:27:59.128] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:28:01.401] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:28:03.677] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:28:05.951] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:28:07.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:28:08.994] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:28:10.514] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:28:12.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:28:15.061] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:28:17.335] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:28:19.609] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:28:21.882] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:28:23.403] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:28:24.923] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:28:26.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:28:28.716] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:28:30.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:28:33.264] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:28:35.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:28:37.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:28:39.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:28:40.852] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:28:42.373] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:28:44.646] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:28:46.919] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:28:49.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:28:51.468] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:28:53.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:28:55.262] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:29:00.420] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:29:05.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:29:10.783] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:29:15.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:29:20.929] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:29:26.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:29:31.279] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:29:36.856] <TB2>     INFO: ROC Delay Settings: 228
[15:29:36.856] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:29:36.856] <TB2>     INFO: ROC Port 0 Delay: 4
[15:29:36.856] <TB2>     INFO: ROC Port 1 Delay: 4
[15:29:36.856] <TB2>     INFO: Functional ROC Area: 5
[15:29:36.859] <TB2>     INFO: Test took 194269 ms.
[15:29:36.859] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:29:36.859] <TB2>     INFO:    ----------------------------------------------------------------------
[15:29:36.859] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:29:36.859] <TB2>     INFO:    ----------------------------------------------------------------------
[15:29:37.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 1 ====== a001 8040 4028 4029 4028 4029 4028 4029 4028 4029 e062 c000 a101 8000 4029 4029 4029 4029 4029 4029 4029 4029 e062 c000 
[15:29:37.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 8040 4029 4029 4028 4029 4029 4029 4029 4029 e022 c000 
[15:29:37.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[15:29:37.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:29:52.012] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:52.012] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:30:06.065] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:06.065] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:30:20.224] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:20.224] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:30:34.245] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:34.245] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:30:48.300] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:48.300] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:31:02.206] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:02.207] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:31:16.187] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:16.187] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:31:30.197] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:30.198] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:31:44.210] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:44.210] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:31:58.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:58.646] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:58.659] <TB2>     INFO: Decoding statistics:
[15:31:58.659] <TB2>     INFO:   General information:
[15:31:58.659] <TB2>     INFO: 	 16bit words read:         240000000
[15:31:58.659] <TB2>     INFO: 	 valid events total:       20000000
[15:31:58.659] <TB2>     INFO: 	 empty events:             20000000
[15:31:58.659] <TB2>     INFO: 	 valid events with pixels: 0
[15:31:58.659] <TB2>     INFO: 	 valid pixel hits:         0
[15:31:58.659] <TB2>     INFO:   Event errors: 	           0
[15:31:58.659] <TB2>     INFO: 	 start marker:             0
[15:31:58.659] <TB2>     INFO: 	 stop marker:              0
[15:31:58.659] <TB2>     INFO: 	 overflow:                 0
[15:31:58.659] <TB2>     INFO: 	 invalid 5bit words:       0
[15:31:58.659] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:31:58.659] <TB2>     INFO:   TBM errors: 		           0
[15:31:58.659] <TB2>     INFO: 	 flawed TBM headers:       0
[15:31:58.659] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:31:58.659] <TB2>     INFO: 	 event ID mismatches:      0
[15:31:58.659] <TB2>     INFO:   ROC errors: 		           0
[15:31:58.659] <TB2>     INFO: 	 missing ROC header(s):    0
[15:31:58.659] <TB2>     INFO: 	 misplaced readback start: 0
[15:31:58.659] <TB2>     INFO:   Pixel decoding errors:	   0
[15:31:58.659] <TB2>     INFO: 	 pixel data incomplete:    0
[15:31:58.659] <TB2>     INFO: 	 pixel address:            0
[15:31:58.659] <TB2>     INFO: 	 pulse height fill bit:    0
[15:31:58.659] <TB2>     INFO: 	 buffer corruption:        0
[15:31:58.659] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:58.659] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:31:58.659] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:58.659] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:58.659] <TB2>     INFO:    Read back bit status: 1
[15:31:58.659] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:58.659] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:58.659] <TB2>     INFO:    Timings are good!
[15:31:58.659] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:58.659] <TB2>     INFO: Test took 141800 ms.
[15:31:58.659] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:31:58.659] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:31:58.660] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:31:58.660] <TB2>     INFO: PixTestTiming::doTest took 649252 ms.
[15:31:58.660] <TB2>     INFO: PixTestTiming::doTest() done
[15:31:58.660] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:31:58.660] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:31:58.660] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:31:58.660] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:31:58.660] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:31:58.661] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:31:58.661] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:31:59.012] <TB2>     INFO: ######################################################################
[15:31:59.012] <TB2>     INFO: PixTestAlive::doTest()
[15:31:59.012] <TB2>     INFO: ######################################################################
[15:31:59.017] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:59.017] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:31:59.017] <TB2>     INFO:    ----------------------------------------------------------------------
[15:31:59.018] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:31:59.368] <TB2>     INFO: Expecting 41600 events.
[15:32:03.449] <TB2>     INFO: 41600 events read in total (3366ms).
[15:32:03.449] <TB2>     INFO: Test took 4431ms.
[15:32:03.457] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:03.457] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:32:03.457] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:32:03.835] <TB2>     INFO: PixTestAlive::aliveTest() done
[15:32:03.836] <TB2>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:32:03.836] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    1    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:32:03.839] <TB2>     INFO:    ----------------------------------------------------------------------
[15:32:03.839] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:32:03.839] <TB2>     INFO:    ----------------------------------------------------------------------
[15:32:03.840] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:32:04.189] <TB2>     INFO: Expecting 41600 events.
[15:32:07.155] <TB2>     INFO: 41600 events read in total (2251ms).
[15:32:07.155] <TB2>     INFO: Test took 3315ms.
[15:32:07.155] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:07.155] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:32:07.155] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:32:07.156] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:32:07.559] <TB2>     INFO: PixTestAlive::maskTest() done
[15:32:07.559] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:32:07.563] <TB2>     INFO:    ----------------------------------------------------------------------
[15:32:07.564] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:32:07.564] <TB2>     INFO:    ----------------------------------------------------------------------
[15:32:07.565] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:32:07.909] <TB2>     INFO: Expecting 41600 events.
[15:32:11.984] <TB2>     INFO: 41600 events read in total (3361ms).
[15:32:11.985] <TB2>     INFO: Test took 4420ms.
[15:32:11.993] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:11.993] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:32:11.993] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:32:12.368] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[15:32:12.368] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:32:12.368] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:32:12.368] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:32:12.377] <TB2>     INFO: ######################################################################
[15:32:12.377] <TB2>     INFO: PixTestTrim::doTest()
[15:32:12.377] <TB2>     INFO: ######################################################################
[15:32:12.380] <TB2>     INFO:    ----------------------------------------------------------------------
[15:32:12.380] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:32:12.380] <TB2>     INFO:    ----------------------------------------------------------------------
[15:32:12.457] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:32:12.458] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:32:12.505] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:32:12.505] <TB2>     INFO:     run 1 of 1
[15:32:12.505] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:12.849] <TB2>     INFO: Expecting 5025280 events.
[15:32:57.176] <TB2>     INFO: 1361552 events read in total (43613ms).
[15:33:40.130] <TB2>     INFO: 2704312 events read in total (86567ms).
[15:34:23.538] <TB2>     INFO: 4055848 events read in total (129975ms).
[15:34:54.601] <TB2>     INFO: 5025280 events read in total (161037ms).
[15:34:54.648] <TB2>     INFO: Test took 162143ms.
[15:34:54.716] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:54.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:56.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:57.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:58.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:00.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:01.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:03.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:04.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:05.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:07.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:08.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:10.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:11.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:12.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:14.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:15.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:16.890] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242343936
[15:35:16.893] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.404 minThrLimit = 93.3691 minThrNLimit = 122.323 -> result = 93.404 -> 93
[15:35:16.893] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4184 minThrLimit = 82.3843 minThrNLimit = 109.749 -> result = 82.4184 -> 82
[15:35:16.893] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5542 minThrLimit = 87.5487 minThrNLimit = 115.38 -> result = 87.5542 -> 87
[15:35:16.894] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6097 minThrLimit = 85.5651 minThrNLimit = 114.907 -> result = 85.6097 -> 85
[15:35:16.894] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.525 minThrLimit = 94.4898 minThrNLimit = 123.137 -> result = 94.525 -> 94
[15:35:16.895] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7468 minThrLimit = 89.7442 minThrNLimit = 117.7 -> result = 89.7468 -> 89
[15:35:16.895] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3128 minThrLimit = 85.2832 minThrNLimit = 111.869 -> result = 85.3128 -> 85
[15:35:16.895] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.891 minThrLimit = 94.8846 minThrNLimit = 121.981 -> result = 94.891 -> 94
[15:35:16.896] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2855 minThrLimit = 89.2765 minThrNLimit = 125.905 -> result = 89.2855 -> 89
[15:35:16.896] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.107 minThrLimit = 104.062 minThrNLimit = 132.113 -> result = 104.107 -> 104
[15:35:16.897] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2683 minThrLimit = 89.2444 minThrNLimit = 113.587 -> result = 89.2683 -> 89
[15:35:16.897] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3589 minThrLimit = 81.299 minThrNLimit = 103.617 -> result = 81.3589 -> 81
[15:35:16.897] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5418 minThrLimit = 96.5261 minThrNLimit = 122.125 -> result = 96.5418 -> 96
[15:35:16.898] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1954 minThrLimit = 97.1801 minThrNLimit = 121.952 -> result = 97.1954 -> 97
[15:35:16.898] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2095 minThrLimit = 93.2004 minThrNLimit = 118.605 -> result = 93.2095 -> 93
[15:35:16.898] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2313 minThrLimit = 85.215 minThrNLimit = 109.124 -> result = 85.2313 -> 85
[15:35:16.898] <TB2>     INFO: ROC 0 VthrComp = 93
[15:35:16.899] <TB2>     INFO: ROC 1 VthrComp = 82
[15:35:16.899] <TB2>     INFO: ROC 2 VthrComp = 87
[15:35:16.899] <TB2>     INFO: ROC 3 VthrComp = 85
[15:35:16.899] <TB2>     INFO: ROC 4 VthrComp = 94
[15:35:16.899] <TB2>     INFO: ROC 5 VthrComp = 89
[15:35:16.899] <TB2>     INFO: ROC 6 VthrComp = 85
[15:35:16.900] <TB2>     INFO: ROC 7 VthrComp = 94
[15:35:16.900] <TB2>     INFO: ROC 8 VthrComp = 89
[15:35:16.900] <TB2>     INFO: ROC 9 VthrComp = 104
[15:35:16.900] <TB2>     INFO: ROC 10 VthrComp = 89
[15:35:16.900] <TB2>     INFO: ROC 11 VthrComp = 81
[15:35:16.900] <TB2>     INFO: ROC 12 VthrComp = 96
[15:35:16.900] <TB2>     INFO: ROC 13 VthrComp = 97
[15:35:16.901] <TB2>     INFO: ROC 14 VthrComp = 93
[15:35:16.901] <TB2>     INFO: ROC 15 VthrComp = 85
[15:35:16.901] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:35:16.901] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:35:16.919] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:35:16.919] <TB2>     INFO:     run 1 of 1
[15:35:16.919] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:17.264] <TB2>     INFO: Expecting 5025280 events.
[15:35:52.872] <TB2>     INFO: 882336 events read in total (34893ms).
[15:36:27.981] <TB2>     INFO: 1762208 events read in total (70002ms).
[15:37:03.469] <TB2>     INFO: 2641096 events read in total (105491ms).
[15:37:38.501] <TB2>     INFO: 3511624 events read in total (140522ms).
[15:38:13.807] <TB2>     INFO: 4378840 events read in total (175828ms).
[15:38:39.868] <TB2>     INFO: 5025280 events read in total (201889ms).
[15:38:39.946] <TB2>     INFO: Test took 203027ms.
[15:38:40.125] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:40.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:42.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:43.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:45.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:46.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:48.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:49.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:51.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:53.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:54.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:56.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:57.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:59.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:01.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:02.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:04.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:05.743] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242540544
[15:39:05.747] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.6018 for pixel 13/66 mean/min/max = 44.5653/33.2518/55.8787
[15:39:05.747] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.585 for pixel 10/0 mean/min/max = 43.245/32.7232/53.7668
[15:39:05.747] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.8381 for pixel 5/79 mean/min/max = 44.1375/32.3276/55.9475
[15:39:05.748] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 52.7767 for pixel 1/1 mean/min/max = 42.8191/32.51/53.1282
[15:39:05.748] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.3565 for pixel 4/22 mean/min/max = 44.5205/33.1691/55.8718
[15:39:05.748] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.9159 for pixel 5/0 mean/min/max = 45.087/34.0312/56.1428
[15:39:05.749] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.0001 for pixel 22/78 mean/min/max = 42.7054/32.2264/53.1844
[15:39:05.749] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1472 for pixel 24/74 mean/min/max = 44.9758/33.7305/56.2211
[15:39:05.750] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.1777 for pixel 18/79 mean/min/max = 44.1105/33.6775/54.5436
[15:39:05.750] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.4356 for pixel 23/5 mean/min/max = 44.9984/34.3461/55.6507
[15:39:05.750] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.6649 for pixel 4/14 mean/min/max = 45.8051/33.7843/57.826
[15:39:05.751] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 63.4261 for pixel 0/31 mean/min/max = 47.16/30.804/63.516
[15:39:05.751] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0615 for pixel 4/3 mean/min/max = 44.3335/32.5037/56.1634
[15:39:05.751] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.0109 for pixel 28/78 mean/min/max = 44.7996/31.3955/58.2038
[15:39:05.752] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7126 for pixel 11/12 mean/min/max = 44.6886/33.4093/55.9679
[15:39:05.752] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.9461 for pixel 5/79 mean/min/max = 43.8045/32.0308/55.5782
[15:39:05.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:05.885] <TB2>     INFO: Expecting 411648 events.
[15:39:13.552] <TB2>     INFO: 411648 events read in total (6952ms).
[15:39:13.561] <TB2>     INFO: Expecting 411648 events.
[15:39:21.216] <TB2>     INFO: 411648 events read in total (6993ms).
[15:39:21.226] <TB2>     INFO: Expecting 411648 events.
[15:39:28.833] <TB2>     INFO: 411648 events read in total (6951ms).
[15:39:28.845] <TB2>     INFO: Expecting 411648 events.
[15:39:36.514] <TB2>     INFO: 411648 events read in total (7011ms).
[15:39:36.529] <TB2>     INFO: Expecting 411648 events.
[15:39:44.100] <TB2>     INFO: 411648 events read in total (6921ms).
[15:39:44.117] <TB2>     INFO: Expecting 411648 events.
[15:39:51.734] <TB2>     INFO: 411648 events read in total (6966ms).
[15:39:51.754] <TB2>     INFO: Expecting 411648 events.
[15:39:59.366] <TB2>     INFO: 411648 events read in total (6963ms).
[15:39:59.388] <TB2>     INFO: Expecting 411648 events.
[15:40:07.024] <TB2>     INFO: 411648 events read in total (6990ms).
[15:40:07.049] <TB2>     INFO: Expecting 411648 events.
[15:40:14.674] <TB2>     INFO: 411648 events read in total (6980ms).
[15:40:14.703] <TB2>     INFO: Expecting 411648 events.
[15:40:22.269] <TB2>     INFO: 411648 events read in total (6928ms).
[15:40:22.302] <TB2>     INFO: Expecting 411648 events.
[15:40:29.927] <TB2>     INFO: 411648 events read in total (6985ms).
[15:40:29.959] <TB2>     INFO: Expecting 411648 events.
[15:40:37.513] <TB2>     INFO: 411648 events read in total (6914ms).
[15:40:37.550] <TB2>     INFO: Expecting 411648 events.
[15:40:45.144] <TB2>     INFO: 411648 events read in total (6955ms).
[15:40:45.181] <TB2>     INFO: Expecting 411648 events.
[15:40:52.686] <TB2>     INFO: 411648 events read in total (6870ms).
[15:40:52.726] <TB2>     INFO: Expecting 411648 events.
[15:41:00.314] <TB2>     INFO: 411648 events read in total (6952ms).
[15:41:00.358] <TB2>     INFO: Expecting 411648 events.
[15:41:07.888] <TB2>     INFO: 411648 events read in total (6901ms).
[15:41:07.936] <TB2>     INFO: Test took 122184ms.
[15:41:08.446] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3722 < 35 for itrim = 97; old thr = 34.5168 ... break
[15:41:08.498] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4859 < 35 for itrim+1 = 104; old thr = 34.9272 ... break
[15:41:08.537] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6438 < 35 for itrim+1 = 100; old thr = 34.5168 ... break
[15:41:08.584] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2847 < 35 for itrim = 104; old thr = 34.3477 ... break
[15:41:08.630] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2294 < 35 for itrim = 102; old thr = 34.7207 ... break
[15:41:08.671] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1896 < 35 for itrim = 107; old thr = 34.4043 ... break
[15:41:08.719] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2592 < 35 for itrim = 112; old thr = 34.521 ... break
[15:41:08.764] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.007 < 35 for itrim+1 = 113; old thr = 34.8268 ... break
[15:41:08.813] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6564 < 35 for itrim = 105; old thr = 33.9336 ... break
[15:41:08.857] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6435 < 35 for itrim+1 = 108; old thr = 34.4575 ... break
[15:41:08.896] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2553 < 35 for itrim = 101; old thr = 33.6228 ... break
[15:41:08.921] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0535 < 35 for itrim = 109; old thr = 33.161 ... break
[15:41:08.963] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.743 < 35 for itrim+1 = 101; old thr = 34.5664 ... break
[15:41:08.998] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4502 < 35 for itrim+1 = 95; old thr = 34.6362 ... break
[15:41:09.039] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4493 < 35 for itrim+1 = 102; old thr = 34.8312 ... break
[15:41:09.077] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1415 < 35 for itrim+1 = 100; old thr = 34.9564 ... break
[15:41:09.153] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:41:09.164] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:09.164] <TB2>     INFO:     run 1 of 1
[15:41:09.164] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:09.508] <TB2>     INFO: Expecting 5025280 events.
[15:41:45.093] <TB2>     INFO: 869600 events read in total (34870ms).
[15:42:20.051] <TB2>     INFO: 1737440 events read in total (69828ms).
[15:42:55.593] <TB2>     INFO: 2604240 events read in total (105370ms).
[15:43:30.340] <TB2>     INFO: 3462312 events read in total (140117ms).
[15:44:05.316] <TB2>     INFO: 4316864 events read in total (175093ms).
[15:44:34.402] <TB2>     INFO: 5025280 events read in total (204179ms).
[15:44:34.472] <TB2>     INFO: Test took 205308ms.
[15:44:34.643] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:35.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:36.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:38.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:39.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:41.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:42.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:44.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:45.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:47.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:48.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:50.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:51.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:53.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:54.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:56.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:58.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:59.576] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248647680
[15:44:59.578] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 13.104414 .. 50.272575
[15:44:59.658] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 60 (-1/-1) hits flags = 528 (plus default)
[15:44:59.669] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:59.669] <TB2>     INFO:     run 1 of 1
[15:44:59.669] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:00.019] <TB2>     INFO: Expecting 1930240 events.
[15:45:42.884] <TB2>     INFO: 1141760 events read in total (42150ms).
[15:46:11.225] <TB2>     INFO: 1930240 events read in total (70491ms).
[15:46:11.249] <TB2>     INFO: Test took 71580ms.
[15:46:11.289] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:11.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:12.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:13.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:14.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:15.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:16.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:17.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:18.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:19.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:20.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:21.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:22.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:23.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:24.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:25.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:26.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:27.736] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233795584
[15:46:27.828] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.519813 .. 44.453032
[15:46:27.906] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:46:27.917] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:46:27.917] <TB2>     INFO:     run 1 of 1
[15:46:27.917] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:46:28.271] <TB2>     INFO: Expecting 1564160 events.
[15:47:09.234] <TB2>     INFO: 1153544 events read in total (40247ms).
[15:47:24.131] <TB2>     INFO: 1564160 events read in total (55144ms).
[15:47:24.144] <TB2>     INFO: Test took 56226ms.
[15:47:24.178] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:24.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:25.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:26.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:27.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:28.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:29.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:30.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:31.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:32.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:33.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:34.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:35.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:36.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:37.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:38.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:39.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:40.084] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294760448
[15:47:40.164] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.955788 .. 41.227646
[15:47:40.238] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:47:40.248] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:47:40.248] <TB2>     INFO:     run 1 of 1
[15:47:40.248] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:40.591] <TB2>     INFO: Expecting 1331200 events.
[15:48:21.938] <TB2>     INFO: 1157080 events read in total (40632ms).
[15:48:28.571] <TB2>     INFO: 1331200 events read in total (47265ms).
[15:48:28.584] <TB2>     INFO: Test took 48335ms.
[15:48:28.616] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:28.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:29.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:30.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:31.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:32.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:33.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:34.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:35.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:36.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:37.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:38.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:39.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:40.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:41.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:42.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:43.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:44.593] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231514112
[15:48:44.673] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.836629 .. 40.518534
[15:48:44.749] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:48:44.759] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:48:44.759] <TB2>     INFO:     run 1 of 1
[15:48:44.759] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:45.101] <TB2>     INFO: Expecting 1231360 events.
[15:49:26.577] <TB2>     INFO: 1154392 events read in total (40761ms).
[15:49:29.661] <TB2>     INFO: 1231360 events read in total (43846ms).
[15:49:29.678] <TB2>     INFO: Test took 44920ms.
[15:49:29.713] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:29.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:49:30.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:49:31.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:49:32.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:33.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:34.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:49:35.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:49:36.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:49:37.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:38.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:39.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:40.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:41.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:42.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:43.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:44.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:45.322] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238145536
[15:49:45.406] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:49:45.406] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:49:45.417] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:45.417] <TB2>     INFO:     run 1 of 1
[15:49:45.417] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:45.765] <TB2>     INFO: Expecting 1364480 events.
[15:50:25.705] <TB2>     INFO: 1075744 events read in total (39225ms).
[15:50:36.330] <TB2>     INFO: 1364480 events read in total (49850ms).
[15:50:36.342] <TB2>     INFO: Test took 50925ms.
[15:50:36.375] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:36.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:37.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:38.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:39.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:40.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:41.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:42.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:43.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:44.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:45.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:46.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:47.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:48.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:49.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:50.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:51.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:52.021] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257269760
[15:50:52.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C0.dat
[15:50:52.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C1.dat
[15:50:52.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C2.dat
[15:50:52.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C3.dat
[15:50:52.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C4.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C5.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C6.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C7.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C8.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C9.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C10.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C11.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C12.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C13.dat
[15:50:52.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C14.dat
[15:50:52.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C15.dat
[15:50:52.059] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C0.dat
[15:50:52.068] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C1.dat
[15:50:52.076] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C2.dat
[15:50:52.083] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C3.dat
[15:50:52.090] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C4.dat
[15:50:52.097] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C5.dat
[15:50:52.105] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C6.dat
[15:50:52.112] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C7.dat
[15:50:52.119] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C8.dat
[15:50:52.126] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C9.dat
[15:50:52.133] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C10.dat
[15:50:52.140] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C11.dat
[15:50:52.147] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C12.dat
[15:50:52.155] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C13.dat
[15:50:52.162] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C14.dat
[15:50:52.169] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C15.dat
[15:50:52.176] <TB2>     INFO: PixTestTrim::trimTest() done
[15:50:52.176] <TB2>     INFO: vtrim:      97 104 100 104 102 107 112 113 105 108 101 109 101  95 102 100 
[15:50:52.176] <TB2>     INFO: vthrcomp:   93  82  87  85  94  89  85  94  89 104  89  81  96  97  93  85 
[15:50:52.176] <TB2>     INFO: vcal mean:  35.11  34.99  34.98  34.99  34.97  35.04  34.94  34.98  34.99  35.02  35.00  35.02  35.00  34.90  34.99  34.98 
[15:50:52.176] <TB2>     INFO: vcal RMS:    0.78   0.93   0.81   0.77   0.75   0.78   0.78   0.97   0.72   0.80   0.82   0.86   0.84   0.86   0.78   0.80 
[15:50:52.176] <TB2>     INFO: bits mean:   9.78  10.29   9.74  10.60   9.52   9.28  10.70   9.55   9.82   9.39   8.95   9.33   9.83   9.87   9.66   9.74 
[15:50:52.176] <TB2>     INFO: bits RMS:    2.52   2.37   2.65   2.22   2.61   2.53   2.26   2.55   2.39   2.48   2.76   2.80   2.58   2.70   2.51   2.72 
[15:50:52.188] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:52.188] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:50:52.188] <TB2>     INFO:    ----------------------------------------------------------------------
[15:50:52.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:50:52.190] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:50:52.201] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:50:52.201] <TB2>     INFO:     run 1 of 1
[15:50:52.201] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:52.544] <TB2>     INFO: Expecting 4160000 events.
[15:51:37.387] <TB2>     INFO: 1083630 events read in total (44128ms).
[15:52:21.623] <TB2>     INFO: 2157015 events read in total (88364ms).
[15:53:05.494] <TB2>     INFO: 3218920 events read in total (132236ms).
[15:53:44.398] <TB2>     INFO: 4160000 events read in total (171139ms).
[15:53:44.467] <TB2>     INFO: Test took 172266ms.
[15:53:44.621] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:44.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:46.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:48.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:50.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:52.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:54.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:56.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:58.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:54:00.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:54:02.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:54:04.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:54:06.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:08.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:10.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:12.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:14.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:16.077] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242319360
[15:54:16.078] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:54:16.153] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:54:16.153] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[15:54:16.165] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:54:16.165] <TB2>     INFO:     run 1 of 1
[15:54:16.165] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:16.513] <TB2>     INFO: Expecting 3411200 events.
[15:55:01.782] <TB2>     INFO: 1141155 events read in total (44554ms).
[15:55:47.036] <TB2>     INFO: 2263575 events read in total (89808ms).
[15:56:32.626] <TB2>     INFO: 3378060 events read in total (135398ms).
[15:56:34.343] <TB2>     INFO: 3411200 events read in total (137115ms).
[15:56:34.394] <TB2>     INFO: Test took 138229ms.
[15:56:34.503] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:34.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:36.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:38.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:39.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:41.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:43.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:44.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:46.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:48.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:50.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:51.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:53.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:55.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:56.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:58.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:00.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:57:01.983] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294948864
[15:57:01.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:57:02.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:57:02.058] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:57:02.069] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:57:02.069] <TB2>     INFO:     run 1 of 1
[15:57:02.069] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:02.432] <TB2>     INFO: Expecting 3140800 events.
[15:57:50.522] <TB2>     INFO: 1191370 events read in total (47375ms).
[15:58:36.710] <TB2>     INFO: 2358255 events read in total (93563ms).
[15:59:08.280] <TB2>     INFO: 3140800 events read in total (125134ms).
[15:59:08.400] <TB2>     INFO: Test took 126332ms.
[15:59:08.498] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:08.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:10.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:12.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:13.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:15.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:17.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:18.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:20.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:22.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:24.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:25.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:27.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:29.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:30.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:32.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:34.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:35.803] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253849600
[15:59:35.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:59:35.878] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:59:35.878] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:59:35.888] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:35.888] <TB2>     INFO:     run 1 of 1
[15:59:35.888] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:36.231] <TB2>     INFO: Expecting 3140800 events.
[16:00:24.488] <TB2>     INFO: 1190655 events read in total (47542ms).
[16:01:10.741] <TB2>     INFO: 2356855 events read in total (93795ms).
[16:01:42.295] <TB2>     INFO: 3140800 events read in total (125349ms).
[16:01:42.332] <TB2>     INFO: Test took 126445ms.
[16:01:42.419] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:42.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:44.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:45.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:47.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:49.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:50.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:52.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:54.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:55.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:57.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:58.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:00.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:02.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:03.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:05.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:07.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:08.654] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296308736
[16:02:08.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:02:08.733] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:02:08.733] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[16:02:08.743] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:02:08.743] <TB2>     INFO:     run 1 of 1
[16:02:08.743] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:09.088] <TB2>     INFO: Expecting 3120000 events.
[16:02:56.855] <TB2>     INFO: 1194760 events read in total (47052ms).
[16:03:42.973] <TB2>     INFO: 2364150 events read in total (93170ms).
[16:04:13.164] <TB2>     INFO: 3120000 events read in total (123361ms).
[16:04:13.206] <TB2>     INFO: Test took 124463ms.
[16:04:13.291] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:13.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:15.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:16.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:18.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:20.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:22.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:23.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:25.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:27.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:28.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:30.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:32.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:33.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:35.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:37.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:38.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:40.407] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285696000
[16:04:40.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.2239, thr difference RMS: 1.37945
[16:04:40.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.1488, thr difference RMS: 1.17113
[16:04:40.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.52269, thr difference RMS: 1.2066
[16:04:40.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.78604, thr difference RMS: 1.20121
[16:04:40.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.88919, thr difference RMS: 1.30415
[16:04:40.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.88378, thr difference RMS: 1.19579
[16:04:40.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.44044, thr difference RMS: 1.11313
[16:04:40.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.15054, thr difference RMS: 1.54945
[16:04:40.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.73828, thr difference RMS: 1.25459
[16:04:40.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.50232, thr difference RMS: 1.82095
[16:04:40.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.84422, thr difference RMS: 1.43874
[16:04:40.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.52614, thr difference RMS: 1.51021
[16:04:40.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.39784, thr difference RMS: 1.63357
[16:04:40.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.43207, thr difference RMS: 1.72836
[16:04:40.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.85533, thr difference RMS: 1.54426
[16:04:40.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.77893, thr difference RMS: 1.49603
[16:04:40.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.25952, thr difference RMS: 1.36287
[16:04:40.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.09812, thr difference RMS: 1.1561
[16:04:40.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.53701, thr difference RMS: 1.2084
[16:04:40.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.78072, thr difference RMS: 1.22832
[16:04:40.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.90076, thr difference RMS: 1.29894
[16:04:40.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.85106, thr difference RMS: 1.18769
[16:04:40.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.43752, thr difference RMS: 1.10362
[16:04:40.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.14802, thr difference RMS: 1.54078
[16:04:40.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.79073, thr difference RMS: 1.24522
[16:04:40.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.46133, thr difference RMS: 1.81095
[16:04:40.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.88006, thr difference RMS: 1.43135
[16:04:40.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.5009, thr difference RMS: 1.49174
[16:04:40.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.38654, thr difference RMS: 1.6264
[16:04:40.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.53513, thr difference RMS: 1.73215
[16:04:40.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.96434, thr difference RMS: 1.52457
[16:04:40.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.75979, thr difference RMS: 1.49748
[16:04:40.415] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.39383, thr difference RMS: 1.36332
[16:04:40.415] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.15818, thr difference RMS: 1.14052
[16:04:40.415] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.66623, thr difference RMS: 1.20966
[16:04:40.415] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.94642, thr difference RMS: 1.20646
[16:04:40.415] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.09051, thr difference RMS: 1.29884
[16:04:40.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.83653, thr difference RMS: 1.18312
[16:04:40.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.51882, thr difference RMS: 1.09996
[16:04:40.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.23086, thr difference RMS: 1.55653
[16:04:40.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.98572, thr difference RMS: 1.27011
[16:04:40.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.48268, thr difference RMS: 1.80439
[16:04:40.417] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.01833, thr difference RMS: 1.40599
[16:04:40.417] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.63677, thr difference RMS: 1.4749
[16:04:40.417] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.45674, thr difference RMS: 1.62644
[16:04:40.417] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.77373, thr difference RMS: 1.70378
[16:04:40.417] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.09964, thr difference RMS: 1.5141
[16:04:40.418] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.84437, thr difference RMS: 1.49716
[16:04:40.418] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.46783, thr difference RMS: 1.35496
[16:04:40.418] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.20638, thr difference RMS: 1.15345
[16:04:40.418] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.67783, thr difference RMS: 1.19169
[16:04:40.418] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.15752, thr difference RMS: 1.19671
[16:04:40.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.15167, thr difference RMS: 1.29209
[16:04:40.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.83061, thr difference RMS: 1.18543
[16:04:40.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.56006, thr difference RMS: 1.0955
[16:04:40.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.30336, thr difference RMS: 1.5424
[16:04:40.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.07707, thr difference RMS: 1.22915
[16:04:40.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.56506, thr difference RMS: 1.79187
[16:04:40.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.07008, thr difference RMS: 1.39845
[16:04:40.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.54942, thr difference RMS: 1.50389
[16:04:40.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.52727, thr difference RMS: 1.61059
[16:04:40.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.91066, thr difference RMS: 1.68957
[16:04:40.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.23073, thr difference RMS: 1.50835
[16:04:40.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.97265, thr difference RMS: 1.50411
[16:04:40.539] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[16:04:40.544] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1948 seconds
[16:04:40.544] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:04:41.261] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:04:41.261] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:04:41.264] <TB2>     INFO: ######################################################################
[16:04:41.264] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[16:04:41.264] <TB2>     INFO: ######################################################################
[16:04:41.264] <TB2>     INFO:    ----------------------------------------------------------------------
[16:04:41.264] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:04:41.264] <TB2>     INFO:    ----------------------------------------------------------------------
[16:04:41.265] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:04:41.276] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:04:41.276] <TB2>     INFO:     run 1 of 1
[16:04:41.276] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:41.620] <TB2>     INFO: Expecting 59072000 events.
[16:05:11.111] <TB2>     INFO: 1073200 events read in total (28776ms).
[16:05:39.983] <TB2>     INFO: 2141600 events read in total (57649ms).
[16:06:08.793] <TB2>     INFO: 3211600 events read in total (86458ms).
[16:06:37.374] <TB2>     INFO: 4283000 events read in total (115039ms).
[16:07:05.898] <TB2>     INFO: 5351400 events read in total (143563ms).
[16:07:34.368] <TB2>     INFO: 6421800 events read in total (172033ms).
[16:08:02.967] <TB2>     INFO: 7492400 events read in total (200632ms).
[16:08:31.344] <TB2>     INFO: 8561200 events read in total (229009ms).
[16:08:59.735] <TB2>     INFO: 9632400 events read in total (257400ms).
[16:09:28.069] <TB2>     INFO: 10702600 events read in total (285734ms).
[16:09:56.476] <TB2>     INFO: 11770800 events read in total (314141ms).
[16:10:25.101] <TB2>     INFO: 12843400 events read in total (342766ms).
[16:10:53.861] <TB2>     INFO: 13912400 events read in total (371526ms).
[16:11:22.651] <TB2>     INFO: 14981000 events read in total (400316ms).
[16:11:51.364] <TB2>     INFO: 16053400 events read in total (429029ms).
[16:12:19.986] <TB2>     INFO: 17122200 events read in total (457651ms).
[16:12:48.489] <TB2>     INFO: 18190800 events read in total (486154ms).
[16:13:16.904] <TB2>     INFO: 19263600 events read in total (514569ms).
[16:13:45.379] <TB2>     INFO: 20332800 events read in total (543044ms).
[16:14:13.865] <TB2>     INFO: 21403600 events read in total (571530ms).
[16:14:42.106] <TB2>     INFO: 22474000 events read in total (599771ms).
[16:15:10.391] <TB2>     INFO: 23542400 events read in total (628056ms).
[16:15:38.981] <TB2>     INFO: 24613800 events read in total (656646ms).
[16:16:07.621] <TB2>     INFO: 25683400 events read in total (685286ms).
[16:16:36.380] <TB2>     INFO: 26752200 events read in total (714045ms).
[16:17:05.117] <TB2>     INFO: 27824400 events read in total (742782ms).
[16:17:33.588] <TB2>     INFO: 28893400 events read in total (771253ms).
[16:18:02.623] <TB2>     INFO: 29961800 events read in total (800288ms).
[16:18:31.002] <TB2>     INFO: 31034200 events read in total (829667ms).
[16:19:00.542] <TB2>     INFO: 32103000 events read in total (858207ms).
[16:19:29.293] <TB2>     INFO: 33172400 events read in total (886958ms).
[16:19:57.997] <TB2>     INFO: 34244600 events read in total (915662ms).
[16:20:26.656] <TB2>     INFO: 35312800 events read in total (944321ms).
[16:20:55.154] <TB2>     INFO: 36380600 events read in total (972819ms).
[16:21:23.626] <TB2>     INFO: 37453200 events read in total (1001291ms).
[16:21:52.224] <TB2>     INFO: 38521800 events read in total (1029889ms).
[16:22:20.776] <TB2>     INFO: 39591200 events read in total (1058441ms).
[16:22:49.400] <TB2>     INFO: 40662800 events read in total (1087065ms).
[16:23:17.927] <TB2>     INFO: 41730800 events read in total (1115592ms).
[16:23:46.519] <TB2>     INFO: 42799600 events read in total (1144184ms).
[16:24:15.142] <TB2>     INFO: 43871200 events read in total (1172807ms).
[16:24:43.588] <TB2>     INFO: 44939600 events read in total (1201253ms).
[16:25:12.103] <TB2>     INFO: 46007400 events read in total (1229768ms).
[16:25:40.607] <TB2>     INFO: 47078400 events read in total (1258272ms).
[16:26:09.257] <TB2>     INFO: 48147600 events read in total (1286922ms).
[16:26:37.834] <TB2>     INFO: 49216200 events read in total (1315499ms).
[16:27:06.492] <TB2>     INFO: 50286000 events read in total (1344157ms).
[16:27:35.035] <TB2>     INFO: 51355600 events read in total (1372700ms).
[16:28:03.656] <TB2>     INFO: 52423600 events read in total (1401321ms).
[16:28:31.865] <TB2>     INFO: 53493400 events read in total (1429530ms).
[16:28:59.960] <TB2>     INFO: 54564600 events read in total (1457625ms).
[16:29:28.423] <TB2>     INFO: 55632200 events read in total (1486088ms).
[16:29:56.345] <TB2>     INFO: 56700200 events read in total (1514010ms).
[16:30:24.956] <TB2>     INFO: 57771200 events read in total (1542621ms).
[16:30:53.913] <TB2>     INFO: 58840800 events read in total (1571578ms).
[16:31:00.365] <TB2>     INFO: 59072000 events read in total (1578030ms).
[16:31:00.386] <TB2>     INFO: Test took 1579110ms.
[16:31:00.445] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:00.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:00.595] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:01.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:01.755] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:02.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:02.945] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:04.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:04.125] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:05.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:05.303] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:06.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:06.482] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:07.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:07.687] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:08.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:08.889] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:10.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:10.074] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:11.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:11.257] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:12.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:12.447] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:13.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:13.630] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:14.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:14.786] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:15.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:15.976] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:17.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:17.155] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:18.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:18.350] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:31:19.502] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495632384
[16:31:19.535] <TB2>     INFO: PixTestScurves::scurves() done 
[16:31:19.535] <TB2>     INFO: Vcal mean:  35.21  35.05  35.06  35.05  35.07  35.09  35.04  35.12  35.07  35.08  35.10  35.16  35.08  35.09  35.09  35.09 
[16:31:19.535] <TB2>     INFO: Vcal RMS:    0.65   0.83   0.68   0.64   0.64   0.63   0.67   0.86   0.59   0.66   0.68   0.75   0.72   0.74   0.66   0.66 
[16:31:19.535] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:31:19.608] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:31:19.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:31:19.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:31:19.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:31:19.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:31:19.608] <TB2>     INFO: ######################################################################
[16:31:19.608] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:31:19.608] <TB2>     INFO: ######################################################################
[16:31:19.611] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:31:19.960] <TB2>     INFO: Expecting 41600 events.
[16:31:24.054] <TB2>     INFO: 41600 events read in total (3363ms).
[16:31:24.055] <TB2>     INFO: Test took 4444ms.
[16:31:24.063] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:24.063] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:31:24.063] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:31:24.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 51, 8] has eff 0/10
[16:31:24.067] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 51, 8]
[16:31:24.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 2, 5] has eff 0/10
[16:31:24.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 2, 5]
[16:31:24.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[16:31:24.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:31:24.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:31:24.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:31:24.412] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:31:24.760] <TB2>     INFO: Expecting 41600 events.
[16:31:28.906] <TB2>     INFO: 41600 events read in total (3431ms).
[16:31:28.907] <TB2>     INFO: Test took 4494ms.
[16:31:28.915] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:28.915] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:31:28.915] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:31:28.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.352
[16:31:28.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[16:31:28.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.198
[16:31:28.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 178
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.472
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.768
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.042
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 201
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.414
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.38
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 196
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.454
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:31:28.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.276
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.096
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 181
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.861
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.084
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 187
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.955
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.768
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.398
[16:31:28.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [32 ,5] phvalue 199
[16:31:28.922] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.095
[16:31:28.922] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:31:28.922] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:31:28.922] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:31:28.922] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:31:29.010] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:31:29.355] <TB2>     INFO: Expecting 41600 events.
[16:31:33.482] <TB2>     INFO: 41600 events read in total (3412ms).
[16:31:33.482] <TB2>     INFO: Test took 4472ms.
[16:31:33.490] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:33.490] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[16:31:33.490] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:31:33.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 65minph_roc = 13
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6113
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 88
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4532
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8343
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 87
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9568
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.9218
[16:31:33.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 93
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1093
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 84
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.6687
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 97
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4013
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 82
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7695
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2627
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 75
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9435
[16:31:33.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 85
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3728
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 81
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.2479
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 85
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0184
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 69
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8934
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 89
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9786
[16:31:33.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 84
[16:31:33.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:31:33.908] <TB2>     INFO: Expecting 2560 events.
[16:31:34.866] <TB2>     INFO: 2560 events read in total (243ms).
[16:31:34.866] <TB2>     INFO: Test took 1367ms.
[16:31:34.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:34.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[16:31:35.378] <TB2>     INFO: Expecting 2560 events.
[16:31:36.342] <TB2>     INFO: 2560 events read in total (246ms).
[16:31:36.343] <TB2>     INFO: Test took 1476ms.
[16:31:36.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:36.343] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 2 2
[16:31:36.851] <TB2>     INFO: Expecting 2560 events.
[16:31:37.810] <TB2>     INFO: 2560 events read in total (244ms).
[16:31:37.811] <TB2>     INFO: Test took 1468ms.
[16:31:37.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:37.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[16:31:38.320] <TB2>     INFO: Expecting 2560 events.
[16:31:39.278] <TB2>     INFO: 2560 events read in total (243ms).
[16:31:39.279] <TB2>     INFO: Test took 1468ms.
[16:31:39.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:39.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[16:31:39.798] <TB2>     INFO: Expecting 2560 events.
[16:31:40.756] <TB2>     INFO: 2560 events read in total (243ms).
[16:31:40.756] <TB2>     INFO: Test took 1477ms.
[16:31:40.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:40.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[16:31:41.268] <TB2>     INFO: Expecting 2560 events.
[16:31:42.226] <TB2>     INFO: 2560 events read in total (243ms).
[16:31:42.226] <TB2>     INFO: Test took 1469ms.
[16:31:42.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:42.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[16:31:42.737] <TB2>     INFO: Expecting 2560 events.
[16:31:43.698] <TB2>     INFO: 2560 events read in total (246ms).
[16:31:43.698] <TB2>     INFO: Test took 1472ms.
[16:31:43.698] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:43.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 7 7
[16:31:44.208] <TB2>     INFO: Expecting 2560 events.
[16:31:45.168] <TB2>     INFO: 2560 events read in total (245ms).
[16:31:45.168] <TB2>     INFO: Test took 1469ms.
[16:31:45.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:45.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[16:31:45.676] <TB2>     INFO: Expecting 2560 events.
[16:31:46.632] <TB2>     INFO: 2560 events read in total (241ms).
[16:31:46.633] <TB2>     INFO: Test took 1464ms.
[16:31:46.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:46.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 9 9
[16:31:47.152] <TB2>     INFO: Expecting 2560 events.
[16:31:48.112] <TB2>     INFO: 2560 events read in total (245ms).
[16:31:48.112] <TB2>     INFO: Test took 1479ms.
[16:31:48.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:48.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 10 10
[16:31:48.619] <TB2>     INFO: Expecting 2560 events.
[16:31:49.578] <TB2>     INFO: 2560 events read in total (242ms).
[16:31:49.579] <TB2>     INFO: Test took 1466ms.
[16:31:49.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:49.579] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[16:31:50.086] <TB2>     INFO: Expecting 2560 events.
[16:31:51.045] <TB2>     INFO: 2560 events read in total (244ms).
[16:31:51.045] <TB2>     INFO: Test took 1466ms.
[16:31:51.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:51.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[16:31:51.560] <TB2>     INFO: Expecting 2560 events.
[16:31:52.519] <TB2>     INFO: 2560 events read in total (244ms).
[16:31:52.519] <TB2>     INFO: Test took 1473ms.
[16:31:52.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:52.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[16:31:53.027] <TB2>     INFO: Expecting 2560 events.
[16:31:53.990] <TB2>     INFO: 2560 events read in total (248ms).
[16:31:53.990] <TB2>     INFO: Test took 1470ms.
[16:31:53.991] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:53.991] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[16:31:54.498] <TB2>     INFO: Expecting 2560 events.
[16:31:55.456] <TB2>     INFO: 2560 events read in total (243ms).
[16:31:55.456] <TB2>     INFO: Test took 1465ms.
[16:31:55.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:55.457] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 15 15
[16:31:55.964] <TB2>     INFO: Expecting 2560 events.
[16:31:56.921] <TB2>     INFO: 2560 events read in total (242ms).
[16:31:56.921] <TB2>     INFO: Test took 1464ms.
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:31:56.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[16:31:56.924] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:57.437] <TB2>     INFO: Expecting 655360 events.
[16:32:09.312] <TB2>     INFO: 655360 events read in total (11160ms).
[16:32:09.323] <TB2>     INFO: Expecting 655360 events.
[16:32:21.051] <TB2>     INFO: 655360 events read in total (11161ms).
[16:32:21.066] <TB2>     INFO: Expecting 655360 events.
[16:32:32.999] <TB2>     INFO: 655360 events read in total (11370ms).
[16:32:33.019] <TB2>     INFO: Expecting 655360 events.
[16:32:44.622] <TB2>     INFO: 655360 events read in total (11044ms).
[16:32:44.646] <TB2>     INFO: Expecting 655360 events.
[16:32:56.267] <TB2>     INFO: 655360 events read in total (11066ms).
[16:32:56.294] <TB2>     INFO: Expecting 655360 events.
[16:33:07.993] <TB2>     INFO: 655360 events read in total (11145ms).
[16:33:08.026] <TB2>     INFO: Expecting 655360 events.
[16:33:19.984] <TB2>     INFO: 655360 events read in total (11416ms).
[16:33:20.021] <TB2>     INFO: Expecting 655360 events.
[16:33:31.881] <TB2>     INFO: 655360 events read in total (11317ms).
[16:33:31.921] <TB2>     INFO: Expecting 655360 events.
[16:33:43.645] <TB2>     INFO: 655360 events read in total (11183ms).
[16:33:43.690] <TB2>     INFO: Expecting 655360 events.
[16:33:55.441] <TB2>     INFO: 655360 events read in total (11212ms).
[16:33:55.491] <TB2>     INFO: Expecting 655360 events.
[16:34:07.209] <TB2>     INFO: 655360 events read in total (11191ms).
[16:34:07.263] <TB2>     INFO: Expecting 655360 events.
[16:34:19.050] <TB2>     INFO: 655360 events read in total (11260ms).
[16:34:19.114] <TB2>     INFO: Expecting 655360 events.
[16:34:31.123] <TB2>     INFO: 655360 events read in total (11475ms).
[16:34:31.192] <TB2>     INFO: Expecting 655360 events.
[16:34:43.114] <TB2>     INFO: 655360 events read in total (11395ms).
[16:34:43.180] <TB2>     INFO: Expecting 655360 events.
[16:34:54.909] <TB2>     INFO: 655360 events read in total (11202ms).
[16:34:54.989] <TB2>     INFO: Expecting 655360 events.
[16:35:06.694] <TB2>     INFO: 655360 events read in total (11179ms).
[16:35:06.776] <TB2>     INFO: Test took 189852ms.
[16:35:06.874] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:07.181] <TB2>     INFO: Expecting 655360 events.
[16:35:19.059] <TB2>     INFO: 655360 events read in total (11163ms).
[16:35:19.070] <TB2>     INFO: Expecting 655360 events.
[16:35:30.954] <TB2>     INFO: 655360 events read in total (11313ms).
[16:35:30.970] <TB2>     INFO: Expecting 655360 events.
[16:35:42.801] <TB2>     INFO: 655360 events read in total (11264ms).
[16:35:42.820] <TB2>     INFO: Expecting 655360 events.
[16:35:54.963] <TB2>     INFO: 655360 events read in total (11582ms).
[16:35:54.988] <TB2>     INFO: Expecting 655360 events.
[16:36:06.734] <TB2>     INFO: 655360 events read in total (11189ms).
[16:36:06.762] <TB2>     INFO: Expecting 655360 events.
[16:36:18.405] <TB2>     INFO: 655360 events read in total (11087ms).
[16:36:18.437] <TB2>     INFO: Expecting 655360 events.
[16:36:30.243] <TB2>     INFO: 655360 events read in total (11252ms).
[16:36:30.281] <TB2>     INFO: Expecting 655360 events.
[16:36:42.137] <TB2>     INFO: 655360 events read in total (11310ms).
[16:36:42.189] <TB2>     INFO: Expecting 655360 events.
[16:36:54.056] <TB2>     INFO: 655360 events read in total (11333ms).
[16:36:54.102] <TB2>     INFO: Expecting 655360 events.
[16:37:06.109] <TB2>     INFO: 655360 events read in total (11474ms).
[16:37:06.159] <TB2>     INFO: Expecting 655360 events.
[16:37:18.026] <TB2>     INFO: 655360 events read in total (11335ms).
[16:37:18.082] <TB2>     INFO: Expecting 655360 events.
[16:37:29.911] <TB2>     INFO: 655360 events read in total (11303ms).
[16:37:29.975] <TB2>     INFO: Expecting 655360 events.
[16:37:41.949] <TB2>     INFO: 655360 events read in total (11447ms).
[16:37:42.010] <TB2>     INFO: Expecting 655360 events.
[16:37:53.827] <TB2>     INFO: 655360 events read in total (11290ms).
[16:37:53.897] <TB2>     INFO: Expecting 655360 events.
[16:38:05.680] <TB2>     INFO: 655360 events read in total (11257ms).
[16:38:05.750] <TB2>     INFO: Expecting 655360 events.
[16:38:17.546] <TB2>     INFO: 655360 events read in total (11270ms).
[16:38:17.631] <TB2>     INFO: Test took 190757ms.
[16:38:17.806] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:38:17.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:38:17.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:38:17.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:38:17.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:38:17.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:38:17.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:38:17.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:38:17.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:38:17.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:38:17.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:38:17.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:38:17.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:38:17.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:38:17.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:38:17.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:38:17.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:38:17.813] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.820] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.827] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.835] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.841] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.848] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.855] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.862] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.869] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.876] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.883] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.890] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.897] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.904] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.911] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.918] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:38:17.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:38:17.957] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C0.dat
[16:38:17.957] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C1.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C2.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C3.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C4.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C5.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C6.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C7.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C8.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C9.dat
[16:38:17.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C10.dat
[16:38:17.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C11.dat
[16:38:17.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C12.dat
[16:38:17.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C13.dat
[16:38:17.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C14.dat
[16:38:17.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C15.dat
[16:38:18.308] <TB2>     INFO: Expecting 41600 events.
[16:38:22.148] <TB2>     INFO: 41600 events read in total (3125ms).
[16:38:22.149] <TB2>     INFO: Test took 4187ms.
[16:38:22.804] <TB2>     INFO: Expecting 41600 events.
[16:38:26.662] <TB2>     INFO: 41600 events read in total (3143ms).
[16:38:26.662] <TB2>     INFO: Test took 4204ms.
[16:38:27.320] <TB2>     INFO: Expecting 41600 events.
[16:38:31.160] <TB2>     INFO: 41600 events read in total (3125ms).
[16:38:31.161] <TB2>     INFO: Test took 4190ms.
[16:38:31.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:31.603] <TB2>     INFO: Expecting 2560 events.
[16:38:32.563] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:32.564] <TB2>     INFO: Test took 1092ms.
[16:38:32.566] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:33.072] <TB2>     INFO: Expecting 2560 events.
[16:38:34.029] <TB2>     INFO: 2560 events read in total (242ms).
[16:38:34.030] <TB2>     INFO: Test took 1464ms.
[16:38:34.034] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:34.539] <TB2>     INFO: Expecting 2560 events.
[16:38:35.498] <TB2>     INFO: 2560 events read in total (244ms).
[16:38:35.499] <TB2>     INFO: Test took 1465ms.
[16:38:35.501] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:36.007] <TB2>     INFO: Expecting 2560 events.
[16:38:36.967] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:36.968] <TB2>     INFO: Test took 1467ms.
[16:38:36.970] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:37.477] <TB2>     INFO: Expecting 2560 events.
[16:38:38.436] <TB2>     INFO: 2560 events read in total (244ms).
[16:38:38.436] <TB2>     INFO: Test took 1466ms.
[16:38:38.440] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:38.945] <TB2>     INFO: Expecting 2560 events.
[16:38:39.906] <TB2>     INFO: 2560 events read in total (246ms).
[16:38:39.906] <TB2>     INFO: Test took 1466ms.
[16:38:39.908] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:40.415] <TB2>     INFO: Expecting 2560 events.
[16:38:41.375] <TB2>     INFO: 2560 events read in total (246ms).
[16:38:41.375] <TB2>     INFO: Test took 1467ms.
[16:38:41.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:41.883] <TB2>     INFO: Expecting 2560 events.
[16:38:42.843] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:42.843] <TB2>     INFO: Test took 1466ms.
[16:38:42.847] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:43.351] <TB2>     INFO: Expecting 2560 events.
[16:38:44.311] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:44.312] <TB2>     INFO: Test took 1465ms.
[16:38:44.313] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:44.821] <TB2>     INFO: Expecting 2560 events.
[16:38:45.781] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:45.781] <TB2>     INFO: Test took 1468ms.
[16:38:45.784] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:46.290] <TB2>     INFO: Expecting 2560 events.
[16:38:47.249] <TB2>     INFO: 2560 events read in total (244ms).
[16:38:47.249] <TB2>     INFO: Test took 1466ms.
[16:38:47.251] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:47.757] <TB2>     INFO: Expecting 2560 events.
[16:38:48.716] <TB2>     INFO: 2560 events read in total (244ms).
[16:38:48.717] <TB2>     INFO: Test took 1466ms.
[16:38:48.719] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:49.226] <TB2>     INFO: Expecting 2560 events.
[16:38:50.190] <TB2>     INFO: 2560 events read in total (249ms).
[16:38:50.190] <TB2>     INFO: Test took 1471ms.
[16:38:50.192] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:50.699] <TB2>     INFO: Expecting 2560 events.
[16:38:51.658] <TB2>     INFO: 2560 events read in total (244ms).
[16:38:51.659] <TB2>     INFO: Test took 1467ms.
[16:38:51.661] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:52.168] <TB2>     INFO: Expecting 2560 events.
[16:38:53.127] <TB2>     INFO: 2560 events read in total (244ms).
[16:38:53.128] <TB2>     INFO: Test took 1467ms.
[16:38:53.130] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:53.636] <TB2>     INFO: Expecting 2560 events.
[16:38:54.596] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:54.596] <TB2>     INFO: Test took 1466ms.
[16:38:54.598] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:55.105] <TB2>     INFO: Expecting 2560 events.
[16:38:56.065] <TB2>     INFO: 2560 events read in total (245ms).
[16:38:56.066] <TB2>     INFO: Test took 1468ms.
[16:38:56.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:56.574] <TB2>     INFO: Expecting 2560 events.
[16:38:57.535] <TB2>     INFO: 2560 events read in total (246ms).
[16:38:57.535] <TB2>     INFO: Test took 1467ms.
[16:38:57.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:58.047] <TB2>     INFO: Expecting 2560 events.
[16:38:59.011] <TB2>     INFO: 2560 events read in total (249ms).
[16:38:59.011] <TB2>     INFO: Test took 1473ms.
[16:38:59.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:59.520] <TB2>     INFO: Expecting 2560 events.
[16:39:00.482] <TB2>     INFO: 2560 events read in total (247ms).
[16:39:00.482] <TB2>     INFO: Test took 1469ms.
[16:39:00.485] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:00.991] <TB2>     INFO: Expecting 2560 events.
[16:39:01.949] <TB2>     INFO: 2560 events read in total (243ms).
[16:39:01.949] <TB2>     INFO: Test took 1465ms.
[16:39:01.951] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:02.458] <TB2>     INFO: Expecting 2560 events.
[16:39:03.416] <TB2>     INFO: 2560 events read in total (244ms).
[16:39:03.417] <TB2>     INFO: Test took 1466ms.
[16:39:03.419] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:03.926] <TB2>     INFO: Expecting 2560 events.
[16:39:04.886] <TB2>     INFO: 2560 events read in total (246ms).
[16:39:04.887] <TB2>     INFO: Test took 1468ms.
[16:39:04.890] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:05.395] <TB2>     INFO: Expecting 2560 events.
[16:39:06.355] <TB2>     INFO: 2560 events read in total (245ms).
[16:39:06.355] <TB2>     INFO: Test took 1465ms.
[16:39:06.357] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:06.864] <TB2>     INFO: Expecting 2560 events.
[16:39:07.821] <TB2>     INFO: 2560 events read in total (242ms).
[16:39:07.822] <TB2>     INFO: Test took 1465ms.
[16:39:07.826] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:08.330] <TB2>     INFO: Expecting 2560 events.
[16:39:09.290] <TB2>     INFO: 2560 events read in total (244ms).
[16:39:09.290] <TB2>     INFO: Test took 1464ms.
[16:39:09.292] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:09.804] <TB2>     INFO: Expecting 2560 events.
[16:39:10.763] <TB2>     INFO: 2560 events read in total (244ms).
[16:39:10.764] <TB2>     INFO: Test took 1472ms.
[16:39:10.767] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:11.272] <TB2>     INFO: Expecting 2560 events.
[16:39:12.233] <TB2>     INFO: 2560 events read in total (246ms).
[16:39:12.233] <TB2>     INFO: Test took 1466ms.
[16:39:12.237] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:12.741] <TB2>     INFO: Expecting 2560 events.
[16:39:13.698] <TB2>     INFO: 2560 events read in total (242ms).
[16:39:13.699] <TB2>     INFO: Test took 1463ms.
[16:39:13.700] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:14.207] <TB2>     INFO: Expecting 2560 events.
[16:39:15.166] <TB2>     INFO: 2560 events read in total (244ms).
[16:39:15.167] <TB2>     INFO: Test took 1467ms.
[16:39:15.169] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:15.675] <TB2>     INFO: Expecting 2560 events.
[16:39:16.634] <TB2>     INFO: 2560 events read in total (244ms).
[16:39:16.634] <TB2>     INFO: Test took 1466ms.
[16:39:16.636] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:17.145] <TB2>     INFO: Expecting 2560 events.
[16:39:18.101] <TB2>     INFO: 2560 events read in total (242ms).
[16:39:18.101] <TB2>     INFO: Test took 1465ms.
[16:39:19.116] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 479 seconds
[16:39:19.116] <TB2>     INFO: PH scale (per ROC):    85  88  79  82  90  85  89  84  90  81  74  80  78  74  92  80
[16:39:19.116] <TB2>     INFO: PH offset (per ROC):  158 166 161 166 152 161 147 162 162 170 166 170 165 179 156 163
[16:39:19.289] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:39:19.293] <TB2>     INFO: ######################################################################
[16:39:19.293] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:39:19.293] <TB2>     INFO: ######################################################################
[16:39:19.293] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:39:19.304] <TB2>     INFO: scanning low vcal = 10
[16:39:19.650] <TB2>     INFO: Expecting 41600 events.
[16:39:23.357] <TB2>     INFO: 41600 events read in total (2992ms).
[16:39:23.357] <TB2>     INFO: Test took 4053ms.
[16:39:23.359] <TB2>     INFO: scanning low vcal = 20
[16:39:23.865] <TB2>     INFO: Expecting 41600 events.
[16:39:27.612] <TB2>     INFO: 41600 events read in total (3032ms).
[16:39:27.613] <TB2>     INFO: Test took 4254ms.
[16:39:27.616] <TB2>     INFO: scanning low vcal = 30
[16:39:28.121] <TB2>     INFO: Expecting 41600 events.
[16:39:31.840] <TB2>     INFO: 41600 events read in total (3004ms).
[16:39:31.840] <TB2>     INFO: Test took 4223ms.
[16:39:31.842] <TB2>     INFO: scanning low vcal = 40
[16:39:32.346] <TB2>     INFO: Expecting 41600 events.
[16:39:36.654] <TB2>     INFO: 41600 events read in total (3593ms).
[16:39:36.655] <TB2>     INFO: Test took 4813ms.
[16:39:36.659] <TB2>     INFO: scanning low vcal = 50
[16:39:37.081] <TB2>     INFO: Expecting 41600 events.
[16:39:41.334] <TB2>     INFO: 41600 events read in total (3538ms).
[16:39:41.340] <TB2>     INFO: Test took 4681ms.
[16:39:41.343] <TB2>     INFO: scanning low vcal = 60
[16:39:41.761] <TB2>     INFO: Expecting 41600 events.
[16:39:46.040] <TB2>     INFO: 41600 events read in total (3564ms).
[16:39:46.041] <TB2>     INFO: Test took 4698ms.
[16:39:46.044] <TB2>     INFO: scanning low vcal = 70
[16:39:46.465] <TB2>     INFO: Expecting 41600 events.
[16:39:50.706] <TB2>     INFO: 41600 events read in total (3526ms).
[16:39:50.706] <TB2>     INFO: Test took 4662ms.
[16:39:50.709] <TB2>     INFO: scanning low vcal = 80
[16:39:51.134] <TB2>     INFO: Expecting 41600 events.
[16:39:55.403] <TB2>     INFO: 41600 events read in total (3554ms).
[16:39:55.403] <TB2>     INFO: Test took 4694ms.
[16:39:55.406] <TB2>     INFO: scanning low vcal = 90
[16:39:55.833] <TB2>     INFO: Expecting 41600 events.
[16:40:00.083] <TB2>     INFO: 41600 events read in total (3536ms).
[16:40:00.084] <TB2>     INFO: Test took 4678ms.
[16:40:00.087] <TB2>     INFO: scanning low vcal = 100
[16:40:00.509] <TB2>     INFO: Expecting 41600 events.
[16:40:04.907] <TB2>     INFO: 41600 events read in total (3683ms).
[16:40:04.908] <TB2>     INFO: Test took 4820ms.
[16:40:04.911] <TB2>     INFO: scanning low vcal = 110
[16:40:05.344] <TB2>     INFO: Expecting 41600 events.
[16:40:09.609] <TB2>     INFO: 41600 events read in total (3550ms).
[16:40:09.609] <TB2>     INFO: Test took 4698ms.
[16:40:09.612] <TB2>     INFO: scanning low vcal = 120
[16:40:10.037] <TB2>     INFO: Expecting 41600 events.
[16:40:14.289] <TB2>     INFO: 41600 events read in total (3537ms).
[16:40:14.289] <TB2>     INFO: Test took 4678ms.
[16:40:14.294] <TB2>     INFO: scanning low vcal = 130
[16:40:14.717] <TB2>     INFO: Expecting 41600 events.
[16:40:18.962] <TB2>     INFO: 41600 events read in total (3530ms).
[16:40:18.963] <TB2>     INFO: Test took 4669ms.
[16:40:18.966] <TB2>     INFO: scanning low vcal = 140
[16:40:19.392] <TB2>     INFO: Expecting 41600 events.
[16:40:23.669] <TB2>     INFO: 41600 events read in total (3560ms).
[16:40:23.670] <TB2>     INFO: Test took 4704ms.
[16:40:23.673] <TB2>     INFO: scanning low vcal = 150
[16:40:24.096] <TB2>     INFO: Expecting 41600 events.
[16:40:28.312] <TB2>     INFO: 41600 events read in total (3501ms).
[16:40:28.313] <TB2>     INFO: Test took 4640ms.
[16:40:28.317] <TB2>     INFO: scanning low vcal = 160
[16:40:28.739] <TB2>     INFO: Expecting 41600 events.
[16:40:34.087] <TB2>     INFO: 41600 events read in total (4633ms).
[16:40:34.111] <TB2>     INFO: Test took 5793ms.
[16:40:34.122] <TB2>     INFO: scanning low vcal = 170
[16:40:34.573] <TB2>     INFO: Expecting 41600 events.
[16:40:38.955] <TB2>     INFO: 41600 events read in total (3667ms).
[16:40:38.957] <TB2>     INFO: Test took 4835ms.
[16:40:38.963] <TB2>     INFO: scanning low vcal = 180
[16:40:39.372] <TB2>     INFO: Expecting 41600 events.
[16:40:43.860] <TB2>     INFO: 41600 events read in total (3773ms).
[16:40:43.861] <TB2>     INFO: Test took 4898ms.
[16:40:43.868] <TB2>     INFO: scanning low vcal = 190
[16:40:44.257] <TB2>     INFO: Expecting 41600 events.
[16:40:49.005] <TB2>     INFO: 41600 events read in total (4033ms).
[16:40:49.006] <TB2>     INFO: Test took 5139ms.
[16:40:49.017] <TB2>     INFO: scanning low vcal = 200
[16:40:49.397] <TB2>     INFO: Expecting 41600 events.
[16:40:53.665] <TB2>     INFO: 41600 events read in total (3554ms).
[16:40:53.666] <TB2>     INFO: Test took 4649ms.
[16:40:53.669] <TB2>     INFO: scanning low vcal = 210
[16:40:54.100] <TB2>     INFO: Expecting 41600 events.
[16:40:58.358] <TB2>     INFO: 41600 events read in total (3543ms).
[16:40:58.360] <TB2>     INFO: Test took 4691ms.
[16:40:58.364] <TB2>     INFO: scanning low vcal = 220
[16:40:58.789] <TB2>     INFO: Expecting 41600 events.
[16:41:03.039] <TB2>     INFO: 41600 events read in total (3535ms).
[16:41:03.039] <TB2>     INFO: Test took 4675ms.
[16:41:03.043] <TB2>     INFO: scanning low vcal = 230
[16:41:03.469] <TB2>     INFO: Expecting 41600 events.
[16:41:07.727] <TB2>     INFO: 41600 events read in total (3544ms).
[16:41:07.728] <TB2>     INFO: Test took 4685ms.
[16:41:07.732] <TB2>     INFO: scanning low vcal = 240
[16:41:08.192] <TB2>     INFO: Expecting 41600 events.
[16:41:12.514] <TB2>     INFO: 41600 events read in total (3608ms).
[16:41:12.515] <TB2>     INFO: Test took 4783ms.
[16:41:12.520] <TB2>     INFO: scanning low vcal = 250
[16:41:12.945] <TB2>     INFO: Expecting 41600 events.
[16:41:17.226] <TB2>     INFO: 41600 events read in total (3563ms).
[16:41:17.227] <TB2>     INFO: Test took 4707ms.
[16:41:17.231] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:41:17.662] <TB2>     INFO: Expecting 41600 events.
[16:41:21.948] <TB2>     INFO: 41600 events read in total (3571ms).
[16:41:21.948] <TB2>     INFO: Test took 4716ms.
[16:41:21.951] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:41:22.366] <TB2>     INFO: Expecting 41600 events.
[16:41:26.619] <TB2>     INFO: 41600 events read in total (3538ms).
[16:41:26.619] <TB2>     INFO: Test took 4668ms.
[16:41:26.626] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:41:27.057] <TB2>     INFO: Expecting 41600 events.
[16:41:31.309] <TB2>     INFO: 41600 events read in total (3536ms).
[16:41:31.310] <TB2>     INFO: Test took 4684ms.
[16:41:31.315] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:41:31.736] <TB2>     INFO: Expecting 41600 events.
[16:41:36.017] <TB2>     INFO: 41600 events read in total (3566ms).
[16:41:36.018] <TB2>     INFO: Test took 4703ms.
[16:41:36.021] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:41:36.441] <TB2>     INFO: Expecting 41600 events.
[16:41:40.706] <TB2>     INFO: 41600 events read in total (3550ms).
[16:41:40.707] <TB2>     INFO: Test took 4686ms.
[16:41:41.245] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:41:41.248] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:41:41.248] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:41:41.249] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:41:41.249] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:41:41.249] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:41:41.249] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:41:41.249] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:41:41.250] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:41:41.250] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:41:41.250] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:41:41.250] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:41:41.250] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:41:41.251] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:41:41.251] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:41:41.251] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:41:41.251] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:42:19.687] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:42:19.687] <TB2>     INFO: non-linearity mean:  0.964 0.952 0.948 0.951 0.950 0.950 0.954 0.953 0.958 0.955 0.948 0.962 0.950 0.949 0.958 0.950
[16:42:19.687] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.006 0.007 0.006 0.006 0.005 0.006 0.006 0.007 0.005 0.007 0.006 0.006 0.006
[16:42:19.687] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:42:19.710] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:42:19.733] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:42:19.755] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:42:19.778] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:42:19.800] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:42:19.823] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:42:19.845] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:42:19.868] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:42:19.890] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:42:19.913] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:42:19.935] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:42:19.958] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:42:19.980] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:42:19.003] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:42:20.025] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-48_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:42:20.048] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[16:42:20.048] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:42:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:42:20.055] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:42:20.058] <TB2>     INFO: ######################################################################
[16:42:20.058] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:42:20.058] <TB2>     INFO: ######################################################################
[16:42:20.060] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:42:20.072] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:42:20.072] <TB2>     INFO:     run 1 of 1
[16:42:20.073] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:42:20.422] <TB2>     INFO: Expecting 3120000 events.
[16:43:10.930] <TB2>     INFO: 1262270 events read in total (49793ms).
[16:43:58.058] <TB2>     INFO: 2516685 events read in total (96921ms).
[16:44:20.827] <TB2>     INFO: 3120000 events read in total (119691ms).
[16:44:20.873] <TB2>     INFO: Test took 120801ms.
[16:44:20.954] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:21.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:22.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:23.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:25.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:26.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:28.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:29.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:31.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:32.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:33.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:35.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:36.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:38.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:39.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:41.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:44:42.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:44:43.852] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 427196416
[16:44:43.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:44:43.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8358, RMS = 1.11869
[16:44:43.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:44:43.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:44:43.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5792, RMS = 1.15138
[16:44:43.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:44:43.884] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:44:43.884] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8612, RMS = 1.49064
[16:44:43.884] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:44:43.884] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:44:43.884] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1064, RMS = 1.85296
[16:44:43.884] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:44:43.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:44:43.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4782, RMS = 1.13724
[16:44:43.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:44:43.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:44:43.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7079, RMS = 1.88915
[16:44:43.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:44:43.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:44:43.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1085, RMS = 1.06836
[16:44:43.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:44:43.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:44:43.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5009, RMS = 1.51948
[16:44:43.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:44:43.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:44:43.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1333, RMS = 1.32311
[16:44:43.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:44:43.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:44:43.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2634, RMS = 1.20196
[16:44:43.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:44:43.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:44:43.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2799, RMS = 1.04116
[16:44:43.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:44:43.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:44:43.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6206, RMS = 1.80176
[16:44:43.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:44:43.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:44:43.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3706, RMS = 1.72403
[16:44:43.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:44:43.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:44:43.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2826, RMS = 2.27658
[16:44:43.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:44:43.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:44:43.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7873, RMS = 1.23088
[16:44:43.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:44:43.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:44:43.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1455, RMS = 1.34968
[16:44:43.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:44:43.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:44:43.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7749, RMS = 1.53047
[16:44:43.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:44:43.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:44:43.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5313, RMS = 1.60081
[16:44:43.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:44:43.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:44:43.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.8497, RMS = 1.71916
[16:44:43.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[16:44:43.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:44:43.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0368, RMS = 2.01117
[16:44:43.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:44:43.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:44:43.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7732, RMS = 1.2912
[16:44:43.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:44:43.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:44:43.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.271, RMS = 2.57788
[16:44:43.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:44:43.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:44:43.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9246, RMS = 1.80014
[16:44:43.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:44:43.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:44:43.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9562, RMS = 2.22825
[16:44:43.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:44:43.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:44:43.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7142, RMS = 1.84189
[16:44:43.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:44:43.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:44:43.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.664, RMS = 1.11219
[16:44:43.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:44:43.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:44:43.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8931, RMS = 1.56623
[16:44:43.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:44:43.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:44:43.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6112, RMS = 1.05615
[16:44:43.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:44:43.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:44:43.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6034, RMS = 1.66361
[16:44:43.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:44:43.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:44:43.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4667, RMS = 1.23352
[16:44:43.901] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:44:43.902] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:44:43.902] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5646, RMS = 1.04483
[16:44:43.902] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:44:43.902] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:44:43.902] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5814, RMS = 1.95013
[16:44:43.902] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:44:43.905] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[16:44:43.905] <TB2>     INFO: number of dead bumps (per ROC):     0    1    1    0    0    2    0    0    0    0    0    0    0    0    0    0
[16:44:43.905] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:44:43.000] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:44:43.000] <TB2>     INFO: enter test to run
[16:44:43.000] <TB2>     INFO:   test:  no parameter change
[16:44:43.001] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[16:44:43.002] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 456.6mA
[16:44:43.002] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[16:44:43.002] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:44:44.470] <TB2>    QUIET: Connection to board 141 closed.
[16:44:44.471] <TB2>     INFO: pXar: this is the end, my friend
[16:44:44.471] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
