##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 24
Clock: CapSense_SampleClk       | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SampleClk(FFB)  | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SenseClk        | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SenseClk(FFB)   | N/A                   | Target: 0.19 MHz   | 
Clock: Clk_Counter              | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_Counter(FFB)         | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_I2S/q                | Frequency: 50.11 MHz  | Target: 6.14 MHz   | 
Clock: CodecI2CM_SCBCLK         | N/A                   | Target: 8.00 MHz   | 
Clock: CodecI2CM_SCBCLK(FFB)    | N/A                   | Target: 8.00 MHz   | 
Clock: CyECO                    | N/A                   | Target: 17.20 MHz  | 
Clock: CyHFCLK                  | Frequency: 55.15 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyPLL0                   | N/A                   | Target: 24.58 MHz  | 
Clock: CyPLL1                   | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted1                | N/A                   | Target: 48.00 MHz  | 
Clock: CyRouted2                | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted3                | N/A                   | Target: 24.58 MHz  | 
Clock: CySYSCLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                    | N/A                   | Target: 0.03 MHz   | 
Clock: Net_3641/q               | N/A                   | Target: 12.29 MHz  | 
Clock: UART_SCBCLK              | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)         | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           142806      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2701        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -7557         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_BCLK(0)_PAD    45074         Clk_I2S/q:R       
Codec_DACDAT(0)_PAD  46429         Clk_I2S/q:R       
Codec_LRC(0)_PAD     46509         Clk_I2S/q:R       
Codec_MCLK(0)_PAD    33105         Net_3641/q:R      
Codec_MCLK(0)_PAD    33105         Net_3641/q:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 50.11 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 142806p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24201
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186961

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                       20499
-------------------------------------   ----- 
End-of-path arrival time (ps)           44155
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32936  142806  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2312  35248  142806  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  38598  142806  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5557  44155  142806  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4628  24201  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.15 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2762   6612   2701  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2762   6612   2701  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 142806p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24201
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186961

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                       20499
-------------------------------------   ----- 
End-of-path arrival time (ps)           44155
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32936  142806  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2312  35248  142806  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  38598  142806  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5557  44155  142806  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4628  24201  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2762   6612   2701  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4121p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4121  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2613   5193   4121  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell3      2765   6615   6968  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell3      3350   9965   6968  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2330  12296   6968  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 14315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  14315  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   2938   4418  14315  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 14315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  14315  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   2938   4418  14315  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 14335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  14335  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   2919   4399  14335  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 142806p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24201
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186961

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                       20499
-------------------------------------   ----- 
End-of-path arrival time (ps)           44155
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32936  142806  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2312  35248  142806  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  38598  142806  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5557  44155  142806  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4628  24201  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 145933p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187721

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       19891
-------------------------------------   ----- 
End-of-path arrival time (ps)           41787
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  31176  145933  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell1      2894  34070  145933  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell1      3350  37420  145933  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    4367  41787  145933  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         5388  24960  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 147052p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           35021
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24906  147052  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23  10115  35021  147052  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3250  22823  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 147604p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           34470
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24906  147052  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   9564  34470  147604  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3250  22823  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147659p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           35248
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32936  142806  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2312  35248  147659  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4084  23656  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 148003p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           34070
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  31176  145933  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2894  34070  148003  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 148042p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        9071
-------------------------------------   ----- 
End-of-path arrival time (ps)           34031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  26210  148042  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   7821  34031  148042  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 148425p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        7761
-------------------------------------   ----- 
End-of-path arrival time (ps)           32721
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  26210  148042  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   6511  32721  148425  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 148802p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177686

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6988
-------------------------------------   ----- 
End-of-path arrival time (ps)           28884
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  23146  148802  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   5738  28884  148802  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 149569p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        6617
-------------------------------------   ----- 
End-of-path arrival time (ps)           31577
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  26210  148042  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   5367  31577  149569  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 149569p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        6617
-------------------------------------   ----- 
End-of-path arrival time (ps)           31577
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  26210  148042  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   5367  31577  149569  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 149647p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           33259
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   9253  33259  149647  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 149647p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           33259
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   9253  33259  149647  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 149772p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        9478
-------------------------------------   ----- 
End-of-path arrival time (ps)           33134
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24906  147052  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   8228  33134  149772  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 149772p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        9478
-------------------------------------   ----- 
End-of-path arrival time (ps)           33134
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24906  147052  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   8228  33134  149772  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 150025p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        8392
-------------------------------------   ----- 
End-of-path arrival time (ps)           32048
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24906  150025  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   7142  32048  150025  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3250  22823  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 150114p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183246

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        9477
-------------------------------------   ----- 
End-of-path arrival time (ps)           33133
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  24906  147052  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   8227  33133  150114  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150266p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        8058
-------------------------------------   ----- 
End-of-path arrival time (ps)           30880
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  24073  150266  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   6808  30880  150266  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150500p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       12332
-------------------------------------   ----- 
End-of-path arrival time (ps)           34227
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  30586  150500  RISE       1
Net_4031_0/main_6                    macrocell18     3642  34227  150500  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 150519p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177686

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5271
-------------------------------------   ----- 
End-of-path arrival time (ps)           27167
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  23146  149715  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4021  27167  150519  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150570p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11745
-------------------------------------   ----- 
End-of-path arrival time (ps)           33641
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   9635  33641  150570  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 150591p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        7827
-------------------------------------   ----- 
End-of-path arrival time (ps)           31483
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24906  150025  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   6577  31483  150591  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3250  22823  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150861p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8389
-------------------------------------   ----- 
End-of-path arrival time (ps)           30285
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  23146  148802  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   7139  30285  150861  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150861p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8389
-------------------------------------   ----- 
End-of-path arrival time (ps)           30285
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  23146  148802  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   7139  30285  150861  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150924p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11391
-------------------------------------   ----- 
End-of-path arrival time (ps)           33287
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   9281  33287  150924  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150950p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           33778
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
Net_4031_0/main_3              macrocell18   9772  33778  150950  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 150953p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           33775
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   9769  33775  150953  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 151090p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        9921
-------------------------------------   ----- 
End-of-path arrival time (ps)           31817
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   7811  31817  151090  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151092p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       11223
-------------------------------------   ----- 
End-of-path arrival time (ps)           33119
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   9113  33119  151092  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151457p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           32754
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   8748  32754  151457  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 151463p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177686

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           26224
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  23146  151463  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   3078  26224  151463  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151478p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7772
-------------------------------------   ----- 
End-of-path arrival time (ps)           29668
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   5662  29668  151478  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151570p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8607
-------------------------------------   ----- 
End-of-path arrival time (ps)           30503
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  23146  148802  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   7357  30503  151570  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151570p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8607
-------------------------------------   ----- 
End-of-path arrival time (ps)           30503
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  23146  148802  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   7357  30503  151570  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 151666p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        6657
-------------------------------------   ----- 
End-of-path arrival time (ps)           29480
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  24073  150266  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   5407  29480  151666  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 151666p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        6657
-------------------------------------   ----- 
End-of-path arrival time (ps)           29480
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  24073  150266  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   5407  29480  151666  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151724p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7526
-------------------------------------   ----- 
End-of-path arrival time (ps)           29422
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  23146  149715  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   6276  29422  151724  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 151724p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7526
-------------------------------------   ----- 
End-of-path arrival time (ps)           29422
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  23146  149715  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   6276  29422  151724  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2323  21896  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151784p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8393
-------------------------------------   ----- 
End-of-path arrival time (ps)           30289
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  23146  149715  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   7143  30289  151784  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151784p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8393
-------------------------------------   ----- 
End-of-path arrival time (ps)           30289
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  23146  149715  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   7143  30289  151784  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 152059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        5888
-------------------------------------   ----- 
End-of-path arrival time (ps)           30848
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  26210  152059  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   4638  30848  152059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 152059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        5888
-------------------------------------   ----- 
End-of-path arrival time (ps)           30848
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  26210  152059  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   4638  30848  152059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152352p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           32376
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   8370  32376  152352  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152355p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7822
-------------------------------------   ----- 
End-of-path arrival time (ps)           29718
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  24006  152355  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   5712  29718  152355  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152418p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5999
-------------------------------------   ----- 
End-of-path arrival time (ps)           29655
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24906  152418  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   4749  29655  152418  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3250  22823  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152438p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5979
-------------------------------------   ----- 
End-of-path arrival time (ps)           29635
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24906  152418  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   4729  29635  152438  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3250  22823  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 152532p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        5414
-------------------------------------   ----- 
End-of-path arrival time (ps)           30375
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         5388  24960  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  27540  152532  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell8     2834  30375  152532  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell8           4084  23656  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 152541p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        5405
-------------------------------------   ----- 
End-of-path arrival time (ps)           30365
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         5388  24960  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  27540  152541  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell5     2825  30365  152541  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell5           4084  23656  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 152616p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        5331
-------------------------------------   ----- 
End-of-path arrival time (ps)           30291
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  26210  152059  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   4081  30291  152616  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 152803p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5614
-------------------------------------   ----- 
End-of-path arrival time (ps)           29270
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4084  23656  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25136  152803  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    4134  29270  152803  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           3250  22823  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152868p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     182766

Launch Clock Arrival Time                       0
+ Clock path delay                      25477
+ Data path delay                        4421
-------------------------------------   ----- 
End-of-path arrival time (ps)           29899
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  26727  152868  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   3171  29899  152868  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 152920p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7258
-------------------------------------   ----- 
End-of-path arrival time (ps)           29154
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24006  152355  RISE       1
I2S_LRCLK/main_1               macrocell10   5148  29154  152920  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          3250  22823  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 152951p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     181316

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4709
-------------------------------------   ----- 
End-of-path arrival time (ps)           28365
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4084  23656  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25136  152803  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    3229  28365  152951  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152986p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5431
-------------------------------------   ----- 
End-of-path arrival time (ps)           29087
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4084  23656  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25136  152986  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   3951  29087  152986  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153038p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        6212
-------------------------------------   ----- 
End-of-path arrival time (ps)           29868
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24906  150025  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   4962  29868  153038  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153051p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6200
-------------------------------------   ----- 
End-of-path arrival time (ps)           28095
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24006  152355  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   4090  28095  153051  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153051p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6200
-------------------------------------   ----- 
End-of-path arrival time (ps)           28095
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24006  152355  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   4090  28095  153051  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153365p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5885
-------------------------------------   ----- 
End-of-path arrival time (ps)           27781
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   3775  27781  153365  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153365p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5885
-------------------------------------   ----- 
End-of-path arrival time (ps)           27781
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24006  149647  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   3775  27781  153365  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153456p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        9376
-------------------------------------   ----- 
End-of-path arrival time (ps)           31272
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
Net_4031_0/main_1              macrocell18   7266  31272  153456  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153509p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8806
-------------------------------------   ----- 
End-of-path arrival time (ps)           30702
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   6696  30702  153509  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153529p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8786
-------------------------------------   ----- 
End-of-path arrival time (ps)           30681
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   6676  30681  153529  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153611p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7400
-------------------------------------   ----- 
End-of-path arrival time (ps)           29295
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   5290  29295  153611  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153624p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5626
-------------------------------------   ----- 
End-of-path arrival time (ps)           27522
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  23146  148802  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   4376  27522  153624  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 153624p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5626
-------------------------------------   ----- 
End-of-path arrival time (ps)           27522
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  23146  148802  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   4376  27522  153624  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2323  21896  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153630p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7380
-------------------------------------   ----- 
End-of-path arrival time (ps)           29276
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   5270  29276  153630  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153688p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5562
-------------------------------------   ----- 
End-of-path arrival time (ps)           27458
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24006  152355  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   3452  27458  153688  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153829p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        5421
-------------------------------------   ----- 
End-of-path arrival time (ps)           28244
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  24073  150266  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   4171  28244  153829  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153852p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8462
-------------------------------------   ----- 
End-of-path arrival time (ps)           30358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24006  153852  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   6352  30358  153852  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153866p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8449
-------------------------------------   ----- 
End-of-path arrival time (ps)           30344
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24006  153852  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   6339  30344  153866  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8418
-------------------------------------   ----- 
End-of-path arrival time (ps)           30314
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24006  152355  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   6308  30314  153897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153902p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8413
-------------------------------------   ----- 
End-of-path arrival time (ps)           30309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24006  152355  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   6303  30309  153902  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153961p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8354
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   6244  30250  153961  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153986p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5264
-------------------------------------   ----- 
End-of-path arrival time (ps)           27160
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  23146  149715  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   4014  27160  153986  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153986p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5264
-------------------------------------   ----- 
End-of-path arrival time (ps)           27160
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  23146  149715  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   4014  27160  153986  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154022p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8810
-------------------------------------   ----- 
End-of-path arrival time (ps)           30706
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
Net_4031_0/main_2              macrocell18   6700  30706  154022  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154025p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5225
-------------------------------------   ----- 
End-of-path arrival time (ps)           28881
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24906  150025  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   3975  28881  154025  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154025p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5225
-------------------------------------   ----- 
End-of-path arrival time (ps)           28881
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  24906  150025  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   3975  28881  154025  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154034p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8798
-------------------------------------   ----- 
End-of-path arrival time (ps)           30694
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   6688  30694  154034  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        5170
-------------------------------------   ----- 
End-of-path arrival time (ps)           28826
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  24906  147052  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   3920  28826  154081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154167p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6843
-------------------------------------   ----- 
End-of-path arrival time (ps)           28739
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   4733  28739  154167  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154167p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6843
-------------------------------------   ----- 
End-of-path arrival time (ps)           28739
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   4733  28739  154167  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154187p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6823
-------------------------------------   ----- 
End-of-path arrival time (ps)           28719
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   4713  28719  154187  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154306p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4945
-------------------------------------   ----- 
End-of-path arrival time (ps)           26841
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   2835  26841  154306  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154306p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4945
-------------------------------------   ----- 
End-of-path arrival time (ps)           26841
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   2835  26841  154306  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154320p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4931
-------------------------------------   ----- 
End-of-path arrival time (ps)           26827
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   2821  26827  154320  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154320p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4931
-------------------------------------   ----- 
End-of-path arrival time (ps)           26827
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   2821  26827  154320  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           26825
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   2819  26825  154322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           26825
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   2819  26825  154322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154324p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4927
-------------------------------------   ----- 
End-of-path arrival time (ps)           26822
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   2817  26822  154324  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154324p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4926
-------------------------------------   ----- 
End-of-path arrival time (ps)           26822
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   2816  26822  154324  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154324p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4926
-------------------------------------   ----- 
End-of-path arrival time (ps)           26822
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   2816  26822  154324  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154331p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4919
-------------------------------------   ----- 
End-of-path arrival time (ps)           26815
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24006  153509  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   2809  26815  154331  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154344p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4906
-------------------------------------   ----- 
End-of-path arrival time (ps)           26802
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   2796  26802  154344  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154350p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        8482
-------------------------------------   ----- 
End-of-path arrival time (ps)           30378
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   6372  30378  154350  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154351p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4900
-------------------------------------   ----- 
End-of-path arrival time (ps)           26796
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24006  150924  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   2790  26796  154351  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154364p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7951
-------------------------------------   ----- 
End-of-path arrival time (ps)           29847
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   5841  29847  154364  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154505p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7810
-------------------------------------   ----- 
End-of-path arrival time (ps)           29706
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   5700  29706  154505  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154730p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7585
-------------------------------------   ----- 
End-of-path arrival time (ps)           29481
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   5475  29481  154730  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154816p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      25477
+ Data path delay                        4435
-------------------------------------   ----- 
End-of-path arrival time (ps)           29912
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  26727  154816  RISE       1
Net_4031_0/main_7  macrocell18   3185  29912  154816  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154883p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183246

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4707
-------------------------------------   ----- 
End-of-path arrival time (ps)           28363
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  24906  150025  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   3457  28363  154883  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154936p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4315
-------------------------------------   ----- 
End-of-path arrival time (ps)           26211
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  23146  151463  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   3065  26211  154936  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154936p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4315
-------------------------------------   ----- 
End-of-path arrival time (ps)           26211
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  23146  151463  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   3065  26211  154936  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  21896  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154947p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        4821
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         5388  24960  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  27540  154947  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell7     2241  29781  154947  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell7           5905  25477  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155002p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        5081
-------------------------------------   ----- 
End-of-path arrival time (ps)           27904
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3250  22823  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  24073  150149  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   3831  27904  155002  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4084  23656  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155003p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6008
-------------------------------------   ----- 
End-of-path arrival time (ps)           27904
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   3898  27904  155003  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155003p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        6008
-------------------------------------   ----- 
End-of-path arrival time (ps)           27904
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   3898  27904  155003  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155014p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5997
-------------------------------------   ----- 
End-of-path arrival time (ps)           27893
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   3887  27893  155014  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155046p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4204
-------------------------------------   ----- 
End-of-path arrival time (ps)           26100
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  23146  151463  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   2954  26100  155046  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  21896  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155046p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181146

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        4204
-------------------------------------   ----- 
End-of-path arrival time (ps)           26100
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  23146  151463  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   2954  26100  155046  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2323  21896  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155048p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7784
-------------------------------------   ----- 
End-of-path arrival time (ps)           29680
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24006  153852  RISE       1
Net_4031_0/main_5              macrocell18   5674  29680  155048  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155075p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5103
-------------------------------------   ----- 
End-of-path arrival time (ps)           26998
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  23146  151463  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   3853  26998  155075  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155075p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5103
-------------------------------------   ----- 
End-of-path arrival time (ps)           26998
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  21896  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  23146  151463  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   3853  26998  155075  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3250  22823  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155078p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4172
-------------------------------------   ----- 
End-of-path arrival time (ps)           27828
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24906  152418  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   2922  27828  155078  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4084  23656  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4169
-------------------------------------   ----- 
End-of-path arrival time (ps)           27825
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24906  152418  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   2919  27825  155081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4169
-------------------------------------   ----- 
End-of-path arrival time (ps)           27825
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  24906  152418  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   2919  27825  155081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155158p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5852
-------------------------------------   ----- 
End-of-path arrival time (ps)           27748
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   3742  27748  155158  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4084  23656  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155158p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        5852
-------------------------------------   ----- 
End-of-path arrival time (ps)           27748
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   3742  27748  155158  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155247p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7585
-------------------------------------   ----- 
End-of-path arrival time (ps)           29481
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24006  154324  RISE       1
Net_4031_0/main_0              macrocell18   5475  29481  155247  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155405p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7427
-------------------------------------   ----- 
End-of-path arrival time (ps)           29323
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24006  153961  RISE       1
Net_4031_0/main_4              macrocell18   5317  29323  155405  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          5905  25477  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155410p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183246

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4180
-------------------------------------   ----- 
End-of-path arrival time (ps)           27836
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4084  23656  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  24906  152418  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   2930  27836  155410  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155433p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7399
-------------------------------------   ----- 
End-of-path arrival time (ps)           29295
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  24006  153961  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   5289  29295  155433  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155455p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        5933
-------------------------------------   ----- 
End-of-path arrival time (ps)           28755
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  24073  155455  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   4683  28755  155455  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155476p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        3774
-------------------------------------   ----- 
End-of-path arrival time (ps)           27430
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4084  23656  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25136  155476  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   2294  27430  155476  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4084  23656  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155607p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        7225
-------------------------------------   ----- 
End-of-path arrival time (ps)           29121
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  21896  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  24006  153852  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   5115  29121  155607  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155676p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4878
-------------------------------------   ----- 
End-of-path arrival time (ps)           28534
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4084  23656  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25136  152803  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   3398  28534  155676  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155686p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4868
-------------------------------------   ----- 
End-of-path arrival time (ps)           28524
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4084  23656  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25136  152803  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   3388  28524  155686  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155690p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182906

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        3560
-------------------------------------   ----- 
End-of-path arrival time (ps)           27216
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4084  23656  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  24906  155690  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2310  27216  155690  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4084  23656  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155700p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           26373
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  24073  155455  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2300  26373  155700  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3250  22823  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22823
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182073

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           26363
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           3250  22823  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  24073  155711  RISE       1
I2S_LRCLK/main_0    macrocell10   2290  26363  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          3250  22823  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155747p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25477
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184728

Launch Clock Arrival Time                       0
+ Clock path delay                      25477
+ Data path delay                        3503
-------------------------------------   ----- 
End-of-path arrival time (ps)           28981
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  26727  152868  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2253  28981  155747  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          5905  25477  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155755p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        3495
-------------------------------------   ----- 
End-of-path arrival time (ps)           28455
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  26210  152059  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2245  28455  155755  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155767p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      24960
+ Data path delay                        3483
-------------------------------------   ----- 
End-of-path arrival time (ps)           28443
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  26210  148042  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   2233  28443  155767  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155847p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4708
-------------------------------------   ----- 
End-of-path arrival time (ps)           28364
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4084  23656  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25136  152986  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   3228  28364  155847  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          5388  24960  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4658
-------------------------------------   ----- 
End-of-path arrival time (ps)           28314
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4084  23656  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25136  155476  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   3178  28314  155897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 156118p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24960
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184211

Launch Clock Arrival Time                       0
+ Clock path delay                      23656
+ Data path delay                        4437
-------------------------------------   ----- 
End-of-path arrival time (ps)           28093
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4084  23656  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  24906  155690  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   3187  28093  156118  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          5388  24960  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158515p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186416

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        5079
-------------------------------------   ----- 
End-of-path arrival time (ps)           27902
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          3250  22823  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  24073  150149  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   3829  27902  158515  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158677p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23656
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186416

Launch Clock Arrival Time                       0
+ Clock path delay                      22823
+ Data path delay                        4917
-------------------------------------   ----- 
End-of-path arrival time (ps)           27739
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          3250  22823  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  24073  158677  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   3667  27739  158677  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4084  23656  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 159208p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21896
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184656

Launch Clock Arrival Time                       0
+ Clock path delay                      21896
+ Data path delay                        3552
-------------------------------------   ----- 
End-of-path arrival time (ps)           25448
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          2323  21896  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  23146  159208  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2302  25448  159208  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5516   5516  RISE       1
Net_3651/q                                               macrocell4           3350   8866  RISE       1
Net_3641/clock_0                                         macrocell28          2311  11177  RISE       1
Net_3641/q                                               macrocell28          1250  12427  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12427  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          5895  18322  RISE       1
Clk_I2S/q                                                macrocell27          1250  19572  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  19572  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  21896  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

