Protel Design System Design Rule Check
PCB File : F:\Ñ§Ï°\°å×Ó\STM32CC\PCB_Project\STM32CC02.PcbDoc
Date     : 2018/6/15
Time     : 14:51:30

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (1195mil,415mil) on Top Overlay And Arc (1176.291mil,471.244mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.828mil < 10mil) Between Text "VCC" (1166mil,24mil) on Top Overlay And Track (1116.999mil,91.125mil)(1116.999mil,202.347mil) on Top Overlay Silk Text to Silk Clearance [5.828mil]
   Violation between Silk To Silk Clearance Constraint: (9.774mil < 10mil) Between Text "VCC" (1166mil,24mil) on Top Overlay And Track (1071.701mil,91.125mil)(1116.999mil,91.125mil) on Top Overlay Silk Text to Silk Clearance [9.774mil]
   Violation between Silk To Silk Clearance Constraint: (6.827mil < 10mil) Between Text "12" (1265mil,1575mil) on Top Overlay And Track (1215mil,1555mil)(1215mil,1755mil) on Top Overlay Silk Text to Silk Clearance [6.827mil]
   Violation between Silk To Silk Clearance Constraint: (5.856mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Track (15mil,1425mil)(515mil,1425mil) on Top Overlay Silk Text to Silk Clearance [5.856mil]
   Violation between Silk To Silk Clearance Constraint: (9.554mil < 10mil) Between Text "C2" (689mil,769mil) on Top Overlay And Track (591.085mil,845.719mil)(702.307mil,845.719mil) on Top Overlay Silk Text to Silk Clearance [9.554mil]
   Violation between Silk To Silk Clearance Constraint: (8.962mil < 10mil) Between Text "C7" (201.96mil,824.718mil) on Top Overlay And Track (217.751mil,845.719mil)(328.973mil,845.719mil) on Top Overlay Silk Text to Silk Clearance [8.962mil]
   Violation between Silk To Silk Clearance Constraint: (8.607mil < 10mil) Between Text "C7" (201.96mil,824.718mil) on Top Overlay And Track (217.751mil,845.719mil)(217.751mil,891.017mil) on Top Overlay Silk Text to Silk Clearance [8.607mil]
   Violation between Silk To Silk Clearance Constraint: (1.772mil < 10mil) Between Text "C3" (570.293mil,844.718mil) on Top Overlay And Track (561.96mil,914.718mil)(596.96mil,914.718mil) on Top Overlay Silk Text to Silk Clearance [1.772mil]
   Violation between Silk To Silk Clearance Constraint: (1.772mil < 10mil) Between Text "C3" (570.293mil,844.718mil) on Top Overlay And Track (426.96mil,914.718mil)(561.96mil,914.718mil) on Top Overlay Silk Text to Silk Clearance [1.772mil]
   Violation between Silk To Silk Clearance Constraint: (8.607mil < 10mil) Between Text "C6" (388.627mil,829.718mil) on Top Overlay And Track (404.418mil,845.719mil)(515.64mil,845.719mil) on Top Overlay Silk Text to Silk Clearance [8.607mil]
   Violation between Silk To Silk Clearance Constraint: (8.607mil < 10mil) Between Text "C6" (388.627mil,829.718mil) on Top Overlay And Track (404.418mil,845.719mil)(404.418mil,891.017mil) on Top Overlay Silk Text to Silk Clearance [8.607mil]
   Violation between Silk To Silk Clearance Constraint: (8.828mil < 10mil) Between Text "R3" (214mil,1059mil) on Top Overlay And Track (189.125mil,1111.001mil)(300.347mil,1111.001mil) on Top Overlay Silk Text to Silk Clearance [8.828mil]
   Violation between Silk To Silk Clearance Constraint: (6.481mil < 10mil) Between Text "R8" (355mil,1170mil) on Top Overlay And Track (404.653mil,1153.999mil)(515.875mil,1153.999mil) on Top Overlay Silk Text to Silk Clearance [6.481mil]
   Violation between Silk To Silk Clearance Constraint: (8.491mil < 10mil) Between Text "R8" (355mil,1170mil) on Top Overlay And Track (404.653mil,1108.701mil)(515.875mil,1108.701mil) on Top Overlay Silk Text to Silk Clearance [8.491mil]
   Violation between Silk To Silk Clearance Constraint: (6.481mil < 10mil) Between Text "R8" (355mil,1170mil) on Top Overlay And Track (404.653mil,1108.701mil)(404.653mil,1153.999mil) on Top Overlay Silk Text to Silk Clearance [6.481mil]
   Violation between Silk To Silk Clearance Constraint: (6.144mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Track (184.125mil,1336.001mil)(295.347mil,1336.001mil) on Top Overlay Silk Text to Silk Clearance [6.144mil]
   Violation between Silk To Silk Clearance Constraint: (5.941mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Track (184.125mil,1336.001mil)(184.125mil,1381.299mil) on Top Overlay Silk Text to Silk Clearance [5.941mil]
   Violation between Silk To Silk Clearance Constraint: (7.066mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Track (184.125mil,1381.299mil)(295.347mil,1381.299mil) on Top Overlay Silk Text to Silk Clearance [7.066mil]
   Violation between Silk To Silk Clearance Constraint: (3.114mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Track (180.709mil,1289.449mil)(180.709mil,1307.165mil) on Top Overlay Silk Text to Silk Clearance [3.114mil]
   Violation between Silk To Silk Clearance Constraint: (3.114mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Track (180.709mil,1307.165mil)(233.858mil,1307.165mil) on Top Overlay Silk Text to Silk Clearance [3.114mil]
   Violation between Silk To Silk Clearance Constraint: (5.952mil < 10mil) Between Text "U1" (185mil,605mil) on Top Overlay And Track (193.701mil,654.125mil)(238.999mil,654.125mil) on Top Overlay Silk Text to Silk Clearance [5.952mil]
   Violation between Silk To Silk Clearance Constraint: (8.654mil < 10mil) Between Text "U1" (185mil,605mil) on Top Overlay And Track (193.701mil,654.125mil)(193.701mil,765.347mil) on Top Overlay Silk Text to Silk Clearance [8.654mil]
   Violation between Silk To Silk Clearance Constraint: (6.198mil < 10mil) Between Text "TXD" (1171mil,211mil) on Top Overlay And Text "R4" (1063mil,226mil) on Top Overlay Silk Text to Silk Clearance [6.198mil]
   Violation between Silk To Silk Clearance Constraint: (9.979mil < 10mil) Between Text "R1" (55mil,1145mil) on Top Overlay And Text "REST" (52mil,1197mil) on Top Overlay Silk Text to Silk Clearance [9.979mil]
Rule Violations :25

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (1071.701mil,91.125mil)(1116.999mil,91.125mil) on Top Overlay And Pad R4-2(1094.339mil,116.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (1071.701mil,91.125mil)(1071.701mil,202.347mil) on Top Overlay And Pad R4-2(1094.339mil,116.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (1116.999mil,91.125mil)(1116.999mil,202.347mil) on Top Overlay And Pad R4-2(1094.339mil,116.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (1071.701mil,202.347mil)(1116.999mil,202.347mil) on Top Overlay And Pad R4-1(1093.999mil,177.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (1071.701mil,91.125mil)(1071.701mil,202.347mil) on Top Overlay And Pad R4-1(1093.999mil,177.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (1116.999mil,91.125mil)(1116.999mil,202.347mil) on Top Overlay And Pad R4-1(1093.999mil,177.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (828.875mil,374.701mil)(828.875mil,419.999mil) on Top Overlay And Pad C15-2(803.229mil,397.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (717.653mil,374.701mil)(828.875mil,374.701mil) on Top Overlay And Pad C15-2(803.229mil,397.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (717.653mil,419.999mil)(828.875mil,419.999mil) on Top Overlay And Pad C15-2(803.229mil,397.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (717.653mil,374.701mil)(717.653mil,419.999mil) on Top Overlay And Pad C15-1(742.999mil,396.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (717.653mil,374.701mil)(828.875mil,374.701mil) on Top Overlay And Pad C15-1(742.999mil,396.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (717.653mil,419.999mil)(828.875mil,419.999mil) on Top Overlay And Pad C15-1(742.999mil,396.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (897.701mil,437.125mil)(942.999mil,437.125mil) on Top Overlay And Pad R5-2(920.339mil,462.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (897.701mil,437.125mil)(897.701mil,548.347mil) on Top Overlay And Pad R5-2(920.339mil,462.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (942.999mil,437.125mil)(942.999mil,548.347mil) on Top Overlay And Pad R5-2(920.339mil,462.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (897.701mil,548.347mil)(942.999mil,548.347mil) on Top Overlay And Pad R5-1(919.999mil,523.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (897.701mil,437.125mil)(897.701mil,548.347mil) on Top Overlay And Pad R5-1(919.999mil,523.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (942.999mil,437.125mil)(942.999mil,548.347mil) on Top Overlay And Pad R5-1(919.999mil,523.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.551mil < 10mil) Between Track (1095mil,1315.794mil)(1095mil,1475mil) on Top Overlay And Pad D1-1(1048.016mil,1429.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Track (1000mil,1220.952mil)(1000mil,1475mil) on Top Overlay And Pad D1-1(1048.016mil,1429.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.545mil < 10mil) Between Track (1000mil,1475mil)(1095mil,1475mil) on Top Overlay And Pad D1-1(1048.016mil,1429.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.551mil < 10mil) Between Track (1095mil,1220.952mil)(1095mil,1315.794mil) on Top Overlay And Pad D1-2(1048.016mil,1268.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Track (1000mil,1220.952mil)(1000mil,1475mil) on Top Overlay And Pad D1-2(1048.016mil,1268.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Track (1003.804mil,1315.794mil)(1095mil,1315.794mil) on Top Overlay And Pad D1-2(1048.016mil,1268.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1000mil,1220.952mil)(1095mil,1220.952mil) on Top Overlay And Pad D1-2(1048.016mil,1268.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Track (1000mil,935.952mil)(1000mil,1190mil) on Top Overlay And Pad D2-1(1048.016mil,1144.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.551mil < 10mil) Between Track (1095mil,1030.794mil)(1095mil,1190mil) on Top Overlay And Pad D2-1(1048.016mil,1144.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.545mil < 10mil) Between Track (1000mil,1190mil)(1095mil,1190mil) on Top Overlay And Pad D2-1(1048.016mil,1144.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.551mil < 10mil) Between Track (1095mil,935.952mil)(1095mil,1030.794mil) on Top Overlay And Pad D2-2(1048.016mil,983.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Track (1000mil,935.952mil)(1000mil,1190mil) on Top Overlay And Pad D2-2(1048.016mil,983.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1000mil,935.952mil)(1095mil,935.952mil) on Top Overlay And Pad D2-2(1048.016mil,983.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Track (1003.804mil,1030.794mil)(1095mil,1030.794mil) on Top Overlay And Pad D2-2(1048.016mil,983.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Track (1005mil,700mil)(1005mil,780mil) on Top Overlay And Pad C8-1(1047.678mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Track (1005mil,696.692mil)(1005mil,783.308mil) on Top Overlay And Pad C8-1(1047.678mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1090mil,700mil)(1090mil,780mil) on Top Overlay And Pad C8-1(1047.678mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,696.692mil)(1170.748mil,696.692mil) on Top Overlay And Pad C8-1(1047.678mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,783.308mil)(1225mil,783.308mil) on Top Overlay And Pad C8-1(1047.678mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Track (1225mil,696.692mil)(1225mil,783.308mil) on Top Overlay And Pad C8-2(1182.322mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1170.748mil,696.692mil)(1225mil,696.692mil) on Top Overlay And Pad C8-2(1182.322mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,696.692mil)(1170.748mil,696.692mil) on Top Overlay And Pad C8-2(1182.322mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,783.308mil)(1225mil,783.308mil) on Top Overlay And Pad C8-2(1182.322mil,740mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Track (1005mil,815mil)(1005mil,895mil) on Top Overlay And Pad C11-1(1047.678mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Track (1005mil,811.692mil)(1005mil,898.308mil) on Top Overlay And Pad C11-1(1047.678mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1090mil,815mil)(1090mil,895mil) on Top Overlay And Pad C11-1(1047.678mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,811.692mil)(1170.748mil,811.692mil) on Top Overlay And Pad C11-1(1047.678mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,898.308mil)(1225mil,898.308mil) on Top Overlay And Pad C11-1(1047.678mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Track (1225mil,811.692mil)(1225mil,898.308mil) on Top Overlay And Pad C11-2(1182.322mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1170.748mil,811.692mil)(1225mil,811.692mil) on Top Overlay And Pad C11-2(1182.322mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,811.692mil)(1170.748mil,811.692mil) on Top Overlay And Pad C11-2(1182.322mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Track (1005mil,898.308mil)(1225mil,898.308mil) on Top Overlay And Pad C11-2(1182.322mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.551mil < 10mil) Between Track (1215mil,1025.794mil)(1215mil,1185mil) on Top Overlay And Pad D3-1(1168.016mil,1139.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.545mil < 10mil) Between Track (1120mil,1185mil)(1215mil,1185mil) on Top Overlay And Pad D3-1(1168.016mil,1139.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Track (1120mil,930.952mil)(1120mil,1185mil) on Top Overlay And Pad D3-1(1168.016mil,1139.022mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.551mil < 10mil) Between Track (1215mil,930.952mil)(1215mil,1025.794mil) on Top Overlay And Pad D3-2(1168.016mil,978.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1120mil,930.952mil)(1215mil,930.952mil) on Top Overlay And Pad D3-2(1168.016mil,978.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Track (1123.804mil,1025.794mil)(1215mil,1025.794mil) on Top Overlay And Pad D3-2(1168.016mil,978.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Track (1120mil,930.952mil)(1120mil,1185mil) on Top Overlay And Pad D3-2(1168.016mil,978.786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (764.125mil,456.001mil)(764.125mil,501.299mil) on Top Overlay And Pad C12-2(789.771mil,478.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (764.125mil,456.001mil)(875.347mil,456.001mil) on Top Overlay And Pad C12-2(789.771mil,478.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (764.125mil,501.299mil)(875.347mil,501.299mil) on Top Overlay And Pad C12-2(789.771mil,478.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (875.347mil,456.001mil)(875.347mil,501.299mil) on Top Overlay And Pad C12-1(850.001mil,479.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (764.125mil,456.001mil)(875.347mil,456.001mil) on Top Overlay And Pad C12-1(850.001mil,479.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (764.125mil,501.299mil)(875.347mil,501.299mil) on Top Overlay And Pad C12-1(850.001mil,479.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (597.701mil,86.125mil)(597.701mil,197.347mil) on Top Overlay And Pad C10-2(620.339mil,111.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (597.701mil,86.125mil)(642.999mil,86.125mil) on Top Overlay And Pad C10-2(620.339mil,111.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (642.999mil,86.125mil)(642.999mil,197.347mil) on Top Overlay And Pad C10-2(620.339mil,111.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (597.701mil,86.125mil)(597.701mil,197.347mil) on Top Overlay And Pad C10-1(619.999mil,172.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (597.701mil,197.347mil)(642.999mil,197.347mil) on Top Overlay And Pad C10-1(619.999mil,172.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (642.999mil,86.125mil)(642.999mil,197.347mil) on Top Overlay And Pad C10-1(619.999mil,172.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (98.701mil,574.125mil)(143.999mil,574.125mil) on Top Overlay And Pad C14-2(121.339mil,599.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (98.701mil,574.125mil)(98.701mil,685.347mil) on Top Overlay And Pad C14-2(121.339mil,599.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (143.999mil,574.125mil)(143.999mil,685.347mil) on Top Overlay And Pad C14-2(121.339mil,599.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (98.701mil,685.347mil)(143.999mil,685.347mil) on Top Overlay And Pad C14-1(120.999mil,660.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (98.701mil,574.125mil)(98.701mil,685.347mil) on Top Overlay And Pad C14-1(120.999mil,660.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (143.999mil,574.125mil)(143.999mil,685.347mil) on Top Overlay And Pad C14-1(120.999mil,660.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (822.875mil,191.701mil)(822.875mil,236.999mil) on Top Overlay And Pad C9-2(797.229mil,214.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (711.653mil,191.701mil)(822.875mil,191.701mil) on Top Overlay And Pad C9-2(797.229mil,214.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (711.653mil,236.999mil)(822.875mil,236.999mil) on Top Overlay And Pad C9-2(797.229mil,214.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (711.653mil,191.701mil)(711.653mil,236.999mil) on Top Overlay And Pad C9-1(736.999mil,213.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (711.653mil,191.701mil)(822.875mil,191.701mil) on Top Overlay And Pad C9-1(736.999mil,213.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (711.653mil,236.999mil)(822.875mil,236.999mil) on Top Overlay And Pad C9-1(736.999mil,213.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (190.875mil,203.701mil)(190.875mil,248.999mil) on Top Overlay And Pad R15-2(165.229mil,226.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (79.653mil,203.701mil)(190.875mil,203.701mil) on Top Overlay And Pad R15-2(165.229mil,226.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (79.653mil,248.999mil)(190.875mil,248.999mil) on Top Overlay And Pad R15-2(165.229mil,226.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (79.653mil,203.701mil)(79.653mil,248.999mil) on Top Overlay And Pad R15-1(104.999mil,225.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (79.653mil,203.701mil)(190.875mil,203.701mil) on Top Overlay And Pad R15-1(104.999mil,225.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (79.653mil,248.999mil)(190.875mil,248.999mil) on Top Overlay And Pad R15-1(104.999mil,225.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (190.875mil,278.701mil)(190.875mil,323.999mil) on Top Overlay And Pad R16-2(165.229mil,301.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (79.653mil,278.701mil)(190.875mil,278.701mil) on Top Overlay And Pad R16-2(165.229mil,301.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (79.653mil,323.999mil)(190.875mil,323.999mil) on Top Overlay And Pad R16-2(165.229mil,301.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (79.653mil,278.701mil)(79.653mil,323.999mil) on Top Overlay And Pad R16-1(104.999mil,300.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (79.653mil,278.701mil)(190.875mil,278.701mil) on Top Overlay And Pad R16-1(104.999mil,300.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (79.653mil,323.999mil)(190.875mil,323.999mil) on Top Overlay And Pad R16-1(104.999mil,300.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (76.001mil,24.653mil)(76.001mil,135.875mil) on Top Overlay And Pad C13-2(98.661mil,110.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (121.299mil,24.653mil)(121.299mil,135.875mil) on Top Overlay And Pad C13-2(98.661mil,110.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (76.001mil,135.875mil)(121.299mil,135.875mil) on Top Overlay And Pad C13-2(98.661mil,110.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (76.001mil,24.653mil)(76.001mil,135.875mil) on Top Overlay And Pad C13-1(99.001mil,49.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (121.299mil,24.653mil)(121.299mil,135.875mil) on Top Overlay And Pad C13-1(99.001mil,49.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (76.001mil,24.653mil)(121.299mil,24.653mil) on Top Overlay And Pad C13-1(99.001mil,49.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (821.875mil,258.701mil)(821.875mil,303.999mil) on Top Overlay And Pad R12-2(796.229mil,281.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (710.653mil,258.701mil)(821.875mil,258.701mil) on Top Overlay And Pad R12-2(796.229mil,281.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (710.653mil,303.999mil)(821.875mil,303.999mil) on Top Overlay And Pad R12-2(796.229mil,281.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (710.653mil,258.701mil)(710.653mil,303.999mil) on Top Overlay And Pad R12-1(735.999mil,280.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (710.653mil,258.701mil)(821.875mil,258.701mil) on Top Overlay And Pad R12-1(735.999mil,280.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (710.653mil,303.999mil)(821.875mil,303.999mil) on Top Overlay And Pad R12-1(735.999mil,280.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Track (851.766mil,90mil)(877mil,90mil) on Top Overlay And Pad D4-1(947mil,113.7mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Track (1017mil,95mil)(1042mil,95mil) on Top Overlay And Pad D4-1(947mil,113.7mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Area Fill (852mil,335mil) (877mil,370mil) on Top Overlay And Pad D4-2(947mil,326.3mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Area Fill (1017mil,335mil) (1042mil,370mil) on Top Overlay And Pad D4-2(947mil,326.3mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (626.96mil,914.718mil)(626.96mil,994.718mil) on Top Overlay And Pad R6-1(666.96mil,954.718mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (762mil,994.718mil)(796.96mil,994.718mil) on Top Overlay And Pad R6-2(755mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.96mil < 10mil) Between Track (796.96mil,914.718mil)(796.96mil,994.718mil) on Top Overlay And Pad R6-2(755mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (626.96mil,994.718mil)(762mil,994.718mil) on Top Overlay And Pad R6-2(755mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (591.085mil,845.719mil)(591.085mil,891.017mil) on Top Overlay And Pad C2-2(616.731mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (591.085mil,891.017mil)(702.307mil,891.017mil) on Top Overlay And Pad C2-2(616.731mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (591.085mil,845.719mil)(702.307mil,845.719mil) on Top Overlay And Pad C2-2(616.731mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (702.307mil,845.719mil)(702.307mil,891.017mil) on Top Overlay And Pad C2-1(676.961mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (591.085mil,891.017mil)(702.307mil,891.017mil) on Top Overlay And Pad C2-1(676.961mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (591.085mil,845.719mil)(702.307mil,845.719mil) on Top Overlay And Pad C2-1(676.961mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (217.751mil,845.719mil)(217.751mil,891.017mil) on Top Overlay And Pad C6-2(243.397mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (217.751mil,891.017mil)(328.973mil,891.017mil) on Top Overlay And Pad C6-2(243.397mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (217.751mil,845.719mil)(328.973mil,845.719mil) on Top Overlay And Pad C6-2(243.397mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (328.973mil,845.719mil)(328.973mil,891.017mil) on Top Overlay And Pad C6-1(303.627mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (217.751mil,891.017mil)(328.973mil,891.017mil) on Top Overlay And Pad C6-1(303.627mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (217.751mil,845.719mil)(328.973mil,845.719mil) on Top Overlay And Pad C6-1(303.627mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (226.96mil,914.718mil)(226.96mil,994.718mil) on Top Overlay And Pad R10-1(266.96mil,954.718mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (362mil,994.718mil)(396.96mil,994.718mil) on Top Overlay And Pad R10-2(355mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.96mil < 10mil) Between Track (396.96mil,914.718mil)(396.96mil,994.718mil) on Top Overlay And Pad R10-2(355mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (226.96mil,994.718mil)(362mil,994.718mil) on Top Overlay And Pad R10-2(355mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (26.96mil,914.718mil)(26.96mil,994.718mil) on Top Overlay And Pad R11-1(66.96mil,954.718mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.96mil < 10mil) Between Track (196.96mil,914.718mil)(196.96mil,994.718mil) on Top Overlay And Pad R11-2(155mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (162mil,994.718mil)(196.96mil,994.718mil) on Top Overlay And Pad R11-2(155mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (26.96mil,994.718mil)(162mil,994.718mil) on Top Overlay And Pad R11-2(155mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (31.085mil,845.719mil)(31.085mil,891.017mil) on Top Overlay And Pad C7-2(56.731mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (31.085mil,891.017mil)(142.307mil,891.017mil) on Top Overlay And Pad C7-2(56.731mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (31.085mil,845.719mil)(142.307mil,845.719mil) on Top Overlay And Pad C7-2(56.731mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (142.307mil,845.719mil)(142.307mil,891.017mil) on Top Overlay And Pad C7-1(116.961mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (31.085mil,891.017mil)(142.307mil,891.017mil) on Top Overlay And Pad C7-1(116.961mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (31.085mil,845.719mil)(142.307mil,845.719mil) on Top Overlay And Pad C7-1(116.961mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (426.96mil,914.718mil)(426.96mil,994.718mil) on Top Overlay And Pad R7-1(466.96mil,954.718mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.96mil < 10mil) Between Track (596.96mil,914.718mil)(596.96mil,994.718mil) on Top Overlay And Pad R7-2(555mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (426.96mil,994.718mil)(562mil,994.718mil) on Top Overlay And Pad R7-2(555mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.718mil < 10mil) Between Track (562mil,994.718mil)(596.96mil,994.718mil) on Top Overlay And Pad R7-2(555mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (404.418mil,891.017mil)(515.64mil,891.017mil) on Top Overlay And Pad C3-2(430.064mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (404.418mil,845.719mil)(404.418mil,891.017mil) on Top Overlay And Pad C3-2(430.064mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (404.418mil,845.719mil)(515.64mil,845.719mil) on Top Overlay And Pad C3-2(430.064mil,868.379mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (515.64mil,845.719mil)(515.64mil,891.017mil) on Top Overlay And Pad C3-1(490.294mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (404.418mil,891.017mil)(515.64mil,891.017mil) on Top Overlay And Pad C3-1(490.294mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (404.418mil,845.719mil)(515.64mil,845.719mil) on Top Overlay And Pad C3-1(490.294mil,868.719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (189.125mil,1111.001mil)(189.125mil,1156.299mil) on Top Overlay And Pad R3-2(214.771mil,1133.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (189.125mil,1111.001mil)(300.347mil,1111.001mil) on Top Overlay And Pad R3-2(214.771mil,1133.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (189.125mil,1156.299mil)(300.347mil,1156.299mil) on Top Overlay And Pad R3-2(214.771mil,1133.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (300.347mil,1111.001mil)(300.347mil,1156.299mil) on Top Overlay And Pad R3-1(275.001mil,1134.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (189.125mil,1111.001mil)(300.347mil,1111.001mil) on Top Overlay And Pad R3-1(275.001mil,1134.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (189.125mil,1156.299mil)(300.347mil,1156.299mil) on Top Overlay And Pad R3-1(275.001mil,1134.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (515.875mil,1108.701mil)(515.875mil,1153.999mil) on Top Overlay And Pad R8-2(490.229mil,1131.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (404.653mil,1108.701mil)(515.875mil,1108.701mil) on Top Overlay And Pad R8-2(490.229mil,1131.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (404.653mil,1153.999mil)(515.875mil,1153.999mil) on Top Overlay And Pad R8-2(490.229mil,1131.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (404.653mil,1108.701mil)(515.875mil,1108.701mil) on Top Overlay And Pad R8-1(429.999mil,1130.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (404.653mil,1153.999mil)(515.875mil,1153.999mil) on Top Overlay And Pad R8-1(429.999mil,1130.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (404.653mil,1108.701mil)(404.653mil,1153.999mil) on Top Overlay And Pad R8-1(429.999mil,1130.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (378.416mil,1336.001mil)(378.416mil,1381.299mil) on Top Overlay And Pad C4-2(404.062mil,1358.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (378.416mil,1336.001mil)(489.638mil,1336.001mil) on Top Overlay And Pad C4-2(404.062mil,1358.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (378.416mil,1381.299mil)(489.638mil,1381.299mil) on Top Overlay And Pad C4-2(404.062mil,1358.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (489.638mil,1336.001mil)(489.638mil,1381.299mil) on Top Overlay And Pad C4-1(464.292mil,1359.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (378.416mil,1336.001mil)(489.638mil,1336.001mil) on Top Overlay And Pad C4-1(464.292mil,1359.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (378.416mil,1381.299mil)(489.638mil,1381.299mil) on Top Overlay And Pad C4-1(464.292mil,1359.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (1130.875mil,398.701mil)(1130.875mil,443.999mil) on Top Overlay And Pad R9-2(1105.229mil,421.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (1019.653mil,398.701mil)(1130.875mil,398.701mil) on Top Overlay And Pad R9-2(1105.229mil,421.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (1019.653mil,443.999mil)(1130.875mil,443.999mil) on Top Overlay And Pad R9-2(1105.229mil,421.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (1019.653mil,398.701mil)(1019.653mil,443.999mil) on Top Overlay And Pad R9-1(1044.999mil,420.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (1019.653mil,398.701mil)(1130.875mil,398.701mil) on Top Overlay And Pad R9-1(1044.999mil,420.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (1019.653mil,443.999mil)(1130.875mil,443.999mil) on Top Overlay And Pad R9-1(1044.999mil,420.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (881.001mil,1279.653mil)(881.001mil,1390.875mil) on Top Overlay And Pad R13-2(903.661mil,1365.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (926.299mil,1279.653mil)(926.299mil,1390.875mil) on Top Overlay And Pad R13-2(903.661mil,1365.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (881.001mil,1390.875mil)(926.299mil,1390.875mil) on Top Overlay And Pad R13-2(903.661mil,1365.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (881.001mil,1279.653mil)(881.001mil,1390.875mil) on Top Overlay And Pad R13-1(904.001mil,1304.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (926.299mil,1279.653mil)(926.299mil,1390.875mil) on Top Overlay And Pad R13-1(904.001mil,1304.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (881.001mil,1279.653mil)(926.299mil,1279.653mil) on Top Overlay And Pad R13-1(904.001mil,1304.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (750.701mil,1129.125mil)(795.999mil,1129.125mil) on Top Overlay And Pad R14-2(773.339mil,1154.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (750.701mil,1129.125mil)(750.701mil,1240.347mil) on Top Overlay And Pad R14-2(773.339mil,1154.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (795.999mil,1129.125mil)(795.999mil,1240.347mil) on Top Overlay And Pad R14-2(773.339mil,1154.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (750.701mil,1240.347mil)(795.999mil,1240.347mil) on Top Overlay And Pad R14-1(772.999mil,1215.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (750.701mil,1129.125mil)(750.701mil,1240.347mil) on Top Overlay And Pad R14-1(772.999mil,1215.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (795.999mil,1129.125mil)(795.999mil,1240.347mil) on Top Overlay And Pad R14-1(772.999mil,1215.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (184.125mil,1336.001mil)(184.125mil,1381.299mil) on Top Overlay And Pad C1-2(209.771mil,1358.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (184.125mil,1336.001mil)(295.347mil,1336.001mil) on Top Overlay And Pad C1-2(209.771mil,1358.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (184.125mil,1381.299mil)(295.347mil,1381.299mil) on Top Overlay And Pad C1-2(209.771mil,1358.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (295.347mil,1336.001mil)(295.347mil,1381.299mil) on Top Overlay And Pad C1-1(270.001mil,1359.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (184.125mil,1336.001mil)(295.347mil,1336.001mil) on Top Overlay And Pad C1-1(270.001mil,1359.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (184.125mil,1381.299mil)(295.347mil,1381.299mil) on Top Overlay And Pad C1-1(270.001mil,1359.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.052mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Pad Q1-3(180.709mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (1070.125mil,624.001mil)(1070.125mil,669.299mil) on Top Overlay And Pad C5-2(1095.771mil,646.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (1070.125mil,624.001mil)(1181.347mil,624.001mil) on Top Overlay And Pad C5-2(1095.771mil,646.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (1070.125mil,669.299mil)(1181.347mil,669.299mil) on Top Overlay And Pad C5-2(1095.771mil,646.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (1181.347mil,624.001mil)(1181.347mil,669.299mil) on Top Overlay And Pad C5-1(1156.001mil,647.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (1070.125mil,624.001mil)(1181.347mil,624.001mil) on Top Overlay And Pad C5-1(1156.001mil,647.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (1070.125mil,669.299mil)(1181.347mil,669.299mil) on Top Overlay And Pad C5-1(1156.001mil,647.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (140.875mil,1073.701mil)(140.875mil,1118.999mil) on Top Overlay And Pad R1-2(115.229mil,1096.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (29.653mil,1073.701mil)(140.875mil,1073.701mil) on Top Overlay And Pad R1-2(115.229mil,1096.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (29.653mil,1118.999mil)(140.875mil,1118.999mil) on Top Overlay And Pad R1-2(115.229mil,1096.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (29.653mil,1073.701mil)(29.653mil,1118.999mil) on Top Overlay And Pad R1-1(54.999mil,1095.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (29.653mil,1073.701mil)(140.875mil,1073.701mil) on Top Overlay And Pad R1-1(54.999mil,1095.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (29.653mil,1118.999mil)(140.875mil,1118.999mil) on Top Overlay And Pad R1-1(54.999mil,1095.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (193.701mil,654.125mil)(238.999mil,654.125mil) on Top Overlay And Pad R2-2(216.339mil,679.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (193.701mil,654.125mil)(193.701mil,765.347mil) on Top Overlay And Pad R2-2(216.339mil,679.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (238.999mil,654.125mil)(238.999mil,765.347mil) on Top Overlay And Pad R2-2(216.339mil,679.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (193.701mil,765.347mil)(238.999mil,765.347mil) on Top Overlay And Pad R2-1(215.999mil,740.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (193.701mil,654.125mil)(193.701mil,765.347mil) on Top Overlay And Pad R2-1(215.999mil,740.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (238.999mil,654.125mil)(238.999mil,765.347mil) on Top Overlay And Pad R2-1(215.999mil,740.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.66mil < 10mil) Between Text "REST" (52mil,1197mil) on Top Overlay And Pad Free-7(93mil,1251mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.722mil < 10mil) Between Text "RING" (171mil,1286mil) on Top Overlay And Pad Free-6(93mil,1351mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.722mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.565mil < 10mil) Between Text "RXD" (1287mil,374mil) on Top Overlay And Pad Free-5(1215mil,350mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (800mil,1430mil)(800mil,1520mil) on Top Overlay And Pad D5-1(845mil,1475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
Rule Violations :214

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.661mil < 10mil) Between Via (816mil,437mil) from Top Layer to Bottom Layer And Pad C15-2(803.229mil,397.339mil) on Top Layer [Top Solder] Mask Sliver [6.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.551mil < 10mil) Between Via (1229mil,990mil) from Top Layer to Bottom Layer And Pad D3-2(1168.016mil,978.786mil) on Top Layer [Top Solder] Mask Sliver [7.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.149mil < 10mil) Between Via (816mil,437mil) from Top Layer to Bottom Layer And Pad C12-2(789.771mil,478.661mil) on Top Layer [Top Solder] Mask Sliver [9.149mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.627mil < 10mil) Between Via (818mil,526mil) from Top Layer to Bottom Layer And Pad C12-2(789.771mil,478.661mil) on Top Layer [Top Solder] Mask Sliver [7.627mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.404mil < 10mil) Between Via (818mil,526mil) from Top Layer to Bottom Layer And Pad C12-1(850.001mil,479.001mil) on Top Layer [Top Solder] Mask Sliver [8.404mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.331mil < 10mil) Between Via (500mil,211mil) from Top Layer to Bottom Layer And Pad U1-47(503.583mil,270.551mil) on Top Layer [Top Solder] Mask Sliver [6.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.407mil < 10mil) Between Via (277mil,226mil) from Top Layer to Bottom Layer And Pad U1-37(306.732mil,270.551mil) on Top Layer [Top Solder] Mask Sliver [9.407mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.897mil < 10mil) Between Via (192mil,528mil) from Top Layer to Bottom Layer And Pad U1-26(255.551mil,518.583mil) on Top Layer [Top Solder] Mask Sliver [8.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Via (192mil,528mil) from Top Layer to Bottom Layer And Pad U1-25(255.551mil,538.268mil) on Top Layer [Top Solder] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.592mil < 10mil) Between Via (312mil,648mil) from Top Layer to Bottom Layer And Pad U1-24(306.732mil,589.449mil) on Top Layer [Top Solder] Mask Sliver [5.592mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.502mil < 10mil) Between Via (312mil,648mil) from Top Layer to Bottom Layer And Pad U1-23(326.417mil,589.449mil) on Top Layer [Top Solder] Mask Sliver [8.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.271mil < 10mil) Between Via (208mil,211mil) from Top Layer to Bottom Layer And Pad R15-2(165.229mil,226.339mil) on Top Layer [Top Solder] Mask Sliver [7.271mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.163mil < 10mil) Between Via (134mil,263mil) from Top Layer to Bottom Layer And Pad R15-2(165.229mil,226.339mil) on Top Layer [Top Solder] Mask Sliver [6.163mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.339mil < 10mil) Between Via (170mil,188mil) from Top Layer to Bottom Layer And Pad R15-2(165.229mil,226.339mil) on Top Layer [Top Solder] Mask Sliver [5.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.501mil < 10mil) Between Via (134mil,263mil) from Top Layer to Bottom Layer And Pad R15-1(104.999mil,225.999mil) on Top Layer [Top Solder] Mask Sliver [5.501mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.649mil < 10mil) Between Via (134mil,263mil) from Top Layer to Bottom Layer And Pad R16-2(165.229mil,301.339mil) on Top Layer [Top Solder] Mask Sliver [7.649mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.426mil < 10mil) Between Via (134mil,263mil) from Top Layer to Bottom Layer And Pad R16-1(104.999mil,300.999mil) on Top Layer [Top Solder] Mask Sliver [6.426mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.064mil < 10mil) Between Via (1034mil,161mil) from Top Layer to Bottom Layer And Pad D4-1(947mil,113.7mil) on Top Layer [Top Solder] Mask Sliver [8.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.592mil < 10mil) Between Via (875mil,180mil) from Top Layer to Bottom Layer And Pad D4-1(947mil,113.7mil) on Top Layer [Top Solder] Mask Sliver [5.592mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.861mil < 10mil) Between Via (951mil,396mil) from Top Layer to Bottom Layer And Pad D4-2(947mil,326.3mil) on Top Layer [Top Solder] Mask Sliver [2.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.976mil < 10mil) Between Via (1035mil,313mil) from Top Layer to Bottom Layer And Pad D4-2(947mil,326.3mil) on Top Layer [Top Solder] Mask Sliver [8.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.841mil < 10mil) Between Via (1035mil,378mil) from Top Layer to Bottom Layer And Pad D4-2(947mil,326.3mil) on Top Layer [Top Solder] Mask Sliver [9.841mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.091mil < 10mil) Between Via (719mil,904mil) from Top Layer to Bottom Layer And Pad R6-2(755mil,955mil) on Top Layer [Top Solder] Mask Sliver [8.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.779mil < 10mil) Between Via (587mil,902mil) from Top Layer to Bottom Layer And Pad C2-2(616.731mil,868.379mil) on Top Layer [Top Solder] Mask Sliver [2.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.96mil < 10mil) Between Via (18mil,929mil) from Top Layer to Bottom Layer And Pad R11-1(66.96mil,954.718mil) on Top Layer [Top Solder] Mask Sliver [0.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.272mil < 10mil) Between Via (20mil,836mil) from Top Layer to Bottom Layer And Pad C7-2(56.731mil,868.379mil) on Top Layer [Top Solder] Mask Sliver [6.272mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.231mil < 10mil) Between Via (16mil,887mil) from Top Layer to Bottom Layer And Pad C7-2(56.731mil,868.379mil) on Top Layer [Top Solder] Mask Sliver [5.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.96mil < 10mil) Between Via (415mil,926mil) from Top Layer to Bottom Layer And Pad R7-1(466.96mil,954.718mil) on Top Layer [Top Solder] Mask Sliver [3.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.96mil < 10mil) Between Via (415mil,982mil) from Top Layer to Bottom Layer And Pad R7-1(466.96mil,954.718mil) on Top Layer [Top Solder] Mask Sliver [3.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (604mil,983mil) from Top Layer to Bottom Layer And Pad R7-2(555mil,955mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.531mil < 10mil) Between Via (454mil,830mil) from Top Layer to Bottom Layer And Pad C3-2(430.064mil,868.379mil) on Top Layer [Top Solder] Mask Sliver [5.531mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.852mil < 10mil) Between Via (1001mil,398mil) from Top Layer to Bottom Layer And Pad R9-1(1044.999mil,420.999mil) on Top Layer [Top Solder] Mask Sliver [8.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.999mil < 10mil) Between Via (1035mil,378mil) from Top Layer to Bottom Layer And Pad R9-1(1044.999mil,420.999mil) on Top Layer [Top Solder] Mask Sliver [9.999mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.001mil < 10mil) Between Via (811mil,1210mil) from Top Layer to Bottom Layer And Pad R14-1(772.999mil,1215.001mil) on Top Layer [Top Solder] Mask Sliver [5.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.361mil < 10mil) Between Via (1133mil,547mil) from Top Layer to Bottom Layer And Pad Q3-1(1176.291mil,511.598mil) on Top Layer [Top Solder] Mask Sliver [9.361mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.606mil < 10mil) Between Via (1131mil,599mil) from Top Layer to Bottom Layer And Pad Q3-2(1176.291mil,586.402mil) on Top Layer [Top Solder] Mask Sliver [7.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.606mil < 10mil) Between Via (1133mil,547mil) from Top Layer to Bottom Layer And Pad Q3-3(1087.709mil,549mil) on Top Layer [Top Solder] Mask Sliver [7.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.499mil < 10mil) Between Via (1195mil,635mil) from Top Layer to Bottom Layer And Pad C5-1(1156.001mil,647.001mil) on Top Layer [Top Solder] Mask Sliver [3.499mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.691mil < 10mil) Between Via (19mil,1071mil) from Top Layer to Bottom Layer And Pad R1-1(54.999mil,1095.999mil) on Top Layer [Top Solder] Mask Sliver [1.691mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (1276mil,33mil) from Top Layer to Bottom Layer And Pad Free-2(1215mil,50mil) on Multi-Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.471mil < 10mil) Between Via (211mil,1774mil) from Top Layer to Bottom Layer And Pad P2-2(165mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [6.471mil] / [Bottom Solder] Mask Sliver [6.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.706mil < 10mil) Between Via (716mil,1832mil) from Top Layer to Bottom Layer And Pad P2-7(665mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [8.706mil] / [Bottom Solder] Mask Sliver [8.706mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.946mil < 10mil) Between Via (716mil,1832mil) from Top Layer to Bottom Layer And Pad P2-8(765mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [6.946mil] / [Bottom Solder] Mask Sliver [6.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.245mil < 10mil) Between Via (816mil,1831mil) from Top Layer to Bottom Layer And Pad P2-8(765mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [8.245mil] / [Bottom Solder] Mask Sliver [8.245mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.181mil < 10mil) Between Via (816mil,1777mil) from Top Layer to Bottom Layer And Pad P2-8(765mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [9.181mil] / [Bottom Solder] Mask Sliver [9.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.824mil < 10mil) Between Via (915mil,1778mil) from Top Layer to Bottom Layer And Pad P2-9(865mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [7.824mil] / [Bottom Solder] Mask Sliver [7.824mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.471mil < 10mil) Between Via (816mil,1831mil) from Top Layer to Bottom Layer And Pad P2-9(865mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [6.471mil] / [Bottom Solder] Mask Sliver [6.471mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.436mil < 10mil) Between Via (816mil,1777mil) from Top Layer to Bottom Layer And Pad P2-9(865mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [7.436mil] / [Bottom Solder] Mask Sliver [7.436mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.781mil < 10mil) Between Via (1016mil,1825mil) from Top Layer to Bottom Layer And Pad P2-10(965mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [5.781mil] / [Bottom Solder] Mask Sliver [5.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.824mil < 10mil) Between Via (915mil,1778mil) from Top Layer to Bottom Layer And Pad P2-10(965mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [7.824mil] / [Bottom Solder] Mask Sliver [7.824mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.83mil < 10mil) Between Via (1015mil,1774mil) from Top Layer to Bottom Layer And Pad P2-10(965mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [9.83mil] / [Bottom Solder] Mask Sliver [9.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.924mil < 10mil) Between Via (1016mil,1825mil) from Top Layer to Bottom Layer And Pad P2-11(1065mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [3.925mil] / [Bottom Solder] Mask Sliver [3.925mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.83mil < 10mil) Between Via (1015mil,1774mil) from Top Layer to Bottom Layer And Pad P2-11(1065mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [9.83mil] / [Bottom Solder] Mask Sliver [9.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.824mil < 10mil) Between Via (1115mil,1778mil) from Top Layer to Bottom Layer And Pad P2-11(1065mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [7.824mil] / [Bottom Solder] Mask Sliver [7.824mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.498mil < 10mil) Between Via (1181mil,1855mil) from Top Layer to Bottom Layer And Pad P2-12(1165mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [3.498mil] / [Bottom Solder] Mask Sliver [3.498mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.824mil < 10mil) Between Via (1115mil,1778mil) from Top Layer to Bottom Layer And Pad P2-12(1165mil,1805mil) on Multi-Layer [Top Solder] Mask Sliver [7.824mil] / [Bottom Solder] Mask Sliver [7.824mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.462mil < 10mil) Between Via (815mil,1881mil) from Top Layer to Bottom Layer And Pad P2-20(765mil,1905mil) on Multi-Layer [Top Solder] Mask Sliver [6.462mil] / [Bottom Solder] Mask Sliver [6.462mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.462mil < 10mil) Between Via (815mil,1881mil) from Top Layer to Bottom Layer And Pad P2-21(865mil,1905mil) on Multi-Layer [Top Solder] Mask Sliver [6.462mil] / [Bottom Solder] Mask Sliver [6.462mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.498mil < 10mil) Between Via (1181mil,1855mil) from Top Layer to Bottom Layer And Pad P2-24(1165mil,1905mil) on Multi-Layer [Top Solder] Mask Sliver [3.498mil] / [Bottom Solder] Mask Sliver [3.498mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.154mil < 10mil) Between Via (516mil,1726mil) from Top Layer to Bottom Layer And Pad P1-17(465mil,1705mil) on Multi-Layer [Top Solder] Mask Sliver [6.154mil] / [Bottom Solder] Mask Sliver [6.154mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.31mil < 10mil) Between Via (516mil,1726mil) from Top Layer to Bottom Layer And Pad P1-18(565mil,1705mil) on Multi-Layer [Top Solder] Mask Sliver [4.31mil] / [Bottom Solder] Mask Sliver [4.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.13mil < 10mil) Between Via (714mil,1728mil) from Top Layer to Bottom Layer And Pad P1-19(665mil,1705mil) on Multi-Layer [Top Solder] Mask Sliver [5.13mil] / [Bottom Solder] Mask Sliver [5.13mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.946mil < 10mil) Between Via (714mil,1728mil) from Top Layer to Bottom Layer And Pad P1-20(765mil,1705mil) on Multi-Layer [Top Solder] Mask Sliver [6.946mil] / [Bottom Solder] Mask Sliver [6.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.983mil < 10mil) Between Via (1116mil,1736mil) from Top Layer to Bottom Layer And Pad P1-24(1165mil,1705mil) on Multi-Layer [Top Solder] Mask Sliver [8.983mil] / [Bottom Solder] Mask Sliver [8.983mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.997mil < 10mil) Between Via (590mil,1021mil) from Top Layer to Bottom Layer And Via (604mil,983mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.997mil] / [Bottom Solder] Mask Sliver [9.997mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.855mil < 10mil) Between Via (1162mil,1457mil) from Top Layer to Bottom Layer And Via (1170mil,1420mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.855mil] / [Bottom Solder] Mask Sliver [9.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.513mil < 10mil) Between Via (455mil,790mil) from Top Layer to Bottom Layer And Via (454mil,830mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.512mil] / [Bottom Solder] Mask Sliver [9.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.162mil < 10mil) Between Via (534mil,196mil) from Top Layer to Bottom Layer And Via (500mil,211mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.162mil] / [Bottom Solder] Mask Sliver [9.162mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.511mil < 10mil) Between Via (999mil,255mil) from Top Layer to Bottom Layer And Via (1034mil,249mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.511mil] / [Bottom Solder] Mask Sliver [7.511mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.363mil < 10mil) Between Via (813mil,1558mil) from Top Layer to Bottom Layer And Via (849mil,1548mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.363mil] / [Bottom Solder] Mask Sliver [9.363mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.242mil < 10mil) Between Via (1091mil,1548mil) from Top Layer to Bottom Layer And Via (1114mil,1572mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.242mil] / [Bottom Solder] Mask Sliver [5.242mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1015mil,1774mil) from Top Layer to Bottom Layer And Via (1015mil,1739mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.788mil < 10mil) Between Via (287mil,677mil) from Top Layer to Bottom Layer And Via (312mil,648mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.788mil] / [Bottom Solder] Mask Sliver [7.788mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.366mil < 10mil) Between Via (498mil,511mil) from Top Layer to Bottom Layer And Via (503mil,477mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.366mil] / [Bottom Solder] Mask Sliver [6.366mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.414mil < 10mil) Between Via (435mil,409mil) from Top Layer to Bottom Layer And Via (430mil,439mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.414mil] / [Bottom Solder] Mask Sliver [2.414mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.069mil < 10mil) Between Via (344mil,393mil) from Top Layer to Bottom Layer And Via (369mil,419mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.069mil] / [Bottom Solder] Mask Sliver [8.069mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.205mil < 10mil) Between Via (390mil,446mil) from Top Layer to Bottom Layer And Via (369mil,419mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.205mil] / [Bottom Solder] Mask Sliver [6.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.65mil < 10mil) Between Via (329mil,459mil) from Top Layer to Bottom Layer And Via (358mil,474mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.65mil] / [Bottom Solder] Mask Sliver [4.65mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.971mil < 10mil) Between Via (1069mil,360mil) from Top Layer to Bottom Layer And Via (1035mil,378mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.971mil] / [Bottom Solder] Mask Sliver [7.971mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.623mil < 10mil) Between Via (1048mil,1537mil) from Top Layer to Bottom Layer And Via (1066mil,1511mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.623mil] / [Bottom Solder] Mask Sliver [3.623mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.643mil < 10mil) Between Via (741mil,1035mil) from Top Layer to Bottom Layer And Via (770mil,1011mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.643mil] / [Bottom Solder] Mask Sliver [9.643mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.325mil < 10mil) Between Via (246mil,201mil) from Top Layer to Bottom Layer And Via (277mil,226mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.325mil] / [Bottom Solder] Mask Sliver [9.325mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.794mil < 10mil) Between Via (246mil,201mil) from Top Layer to Bottom Layer And Via (208mil,211mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.794mil] / [Bottom Solder] Mask Sliver [8.794mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (1144mil,65mil) from Top Layer to Bottom Layer And Via (1144mil,30mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.048mil < 10mil) Between Via (1144mil,65mil) from Top Layer to Bottom Layer And Via (1114mil,57mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.048mil] / [Bottom Solder] Mask Sliver [3.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.894mil < 10mil) Between Via (1103mil,26mil) from Top Layer to Bottom Layer And Via (1114mil,57mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.894mil] / [Bottom Solder] Mask Sliver [4.894mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.715mil < 10mil) Between Via (958mil,256mil) from Top Layer to Bottom Layer And Via (976mil,224mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.715mil] / [Bottom Solder] Mask Sliver [8.715mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.216mil < 10mil) Between Via (1143mil,296mil) from Top Layer to Bottom Layer And Via (1139mil,259mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.216mil] / [Bottom Solder] Mask Sliver [9.216mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.401mil < 10mil) Between Via (1146mil,159mil) from Top Layer to Bottom Layer And Via (1151mil,190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.401mil] / [Bottom Solder] Mask Sliver [3.401mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.757mil < 10mil) Between Via (1134mil,218mil) from Top Layer to Bottom Layer And Via (1151mil,190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.757mil] / [Bottom Solder] Mask Sliver [4.757mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.863mil < 10mil) Between Via (826mil,1145mil) from Top Layer to Bottom Layer And Via (836mil,1181mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.863mil] / [Bottom Solder] Mask Sliver [6.863mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.228mil < 10mil) Between Via (818mil,526mil) from Top Layer to Bottom Layer And Via (847mil,562mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.228mil] / [Bottom Solder] Mask Sliver [8.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.922mil < 10mil) Between Via (85.315mil,444mil) from Top Layer to Bottom Layer And Via (100.5mil,482mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.922mil] / [Bottom Solder] Mask Sliver [7.922mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.379mil < 10mil) Between Via (457mil,711mil) from Top Layer to Bottom Layer And Via (497mil,697mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.379mil] / [Bottom Solder] Mask Sliver [9.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.051mil < 10mil) Between Via (457mil,711mil) from Top Layer to Bottom Layer And Via (455mil,672mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.051mil] / [Bottom Solder] Mask Sliver [6.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.231mil < 10mil) Between Via (465mil,750mil) from Top Layer to Bottom Layer And Via (455mil,790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.231mil] / [Bottom Solder] Mask Sliver [8.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.812mil < 10mil) Between Via (457mil,711mil) from Top Layer to Bottom Layer And Via (465mil,750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.812mil] / [Bottom Solder] Mask Sliver [6.812mil]
Rule Violations :97

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (InComponent('U1')),(All)
Rule Violations :0


Violations Detected : 336
Time Elapsed        : 00:00:01