# Nasscom_vsd_soc_design
Opensource RTL - GDSII implementation 

Sky130 Day 1 - Inception of open-source EDA, OpenLane, Sky130 PDK
SKY130_D1_SK1 - How to talk to computers

SKY_L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPs

SKY_L2 - Introduction to RISC-V





clock count, clock%,clock ratio....+ %dff


standard cell placed in placement stage not in floorplan....in floorplan die,core area, utility factor, aspect ratio.
i/p o/p cells,pg grid creation for power distribution network, macro cell placement
openlane has lot of switches controlling the flow...instead of using direct run_floorplan
