INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.sim/sim_1/synth/timing/xsim/FIR_filter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module FIR_filter_unit
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module depth_reg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gamin/VivadoWorkspace/FIR_filter/FIR_filter.srcs/sim_1/new/FIR_filter_uutb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_filter_tb'
