{
    "DESIGN_NAME": "AES_Encryption",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 4.0,
    "CLOCK_NET": "clk",
    "DESIGN_IS_CORE": true,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "SYNTH_STRATEGY": "AREA 3",

    "SYNTH_SIZING":1,

    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.1,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.075,

    "GLB_RESIZER_ALLOW_SETUP_VIOS": 1,
    "PL_RESIZER_ALLOW_SETUP_VIOS": 1,

    "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT": 100,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 100,

    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT": 100,
    "GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT": 100,

    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,

    "CTS_TOLERANCE": 15,
    "CTS_SINK_CLUSTERING_SIZE": 15,
    "CTS_SINK_CLUSTERING_MAX_DIAMETER": 25,
    "CTS_DISTANCE_BETWEEN_BUFFERS": 30,
    "MAX_FANOUT_CONSTRAINT": 4,
    "pdk::sky130A": {
        "MAX_FANOUT_CONSTRAINT": 4, 
        "FP_CORE_UTIL": 30,
        "PL_TARGET_DENSITY": 0.4,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 4.0
        }
    }
}