

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sat Oct 18 16:27:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 88, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 88, D = 88, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_12 = load i16 103" [FIR_HLS.cpp:66]   --->   Operation 89 'load' 'H_filter_FIR_kernel_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_16 = load i16 99" [FIR_HLS.cpp:66]   --->   Operation 90 'load' 'H_filter_FIR_kernel_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 91 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_12 = load i16 103" [FIR_HLS.cpp:66]   --->   Operation 91 'load' 'H_filter_FIR_kernel_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_2 : Operation 92 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_16 = load i16 99" [FIR_HLS.cpp:66]   --->   Operation 92 'load' 'H_filter_FIR_kernel_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_25 = load i16 90" [FIR_HLS.cpp:66]   --->   Operation 93 'load' 'H_filter_FIR_kernel_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_37 = load i16 78" [FIR_HLS.cpp:66]   --->   Operation 94 'load' 'H_filter_FIR_kernel_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 95 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_25 = load i16 90" [FIR_HLS.cpp:66]   --->   Operation 95 'load' 'H_filter_FIR_kernel_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_3 : Operation 96 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_37 = load i16 78" [FIR_HLS.cpp:66]   --->   Operation 96 'load' 'H_filter_FIR_kernel_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_3 : Operation 97 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_40 = load i16 75" [FIR_HLS.cpp:66]   --->   Operation 97 'load' 'H_filter_FIR_kernel_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_43 = load i16 72" [FIR_HLS.cpp:66]   --->   Operation 98 'load' 'H_filter_FIR_kernel_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 99 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_40 = load i16 75" [FIR_HLS.cpp:66]   --->   Operation 99 'load' 'H_filter_FIR_kernel_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_4 : Operation 100 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_43 = load i16 72" [FIR_HLS.cpp:66]   --->   Operation 100 'load' 'H_filter_FIR_kernel_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_4 : Operation 101 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_46 = load i16 69" [FIR_HLS.cpp:66]   --->   Operation 101 'load' 'H_filter_FIR_kernel_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_4 : Operation 102 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_49 = load i16 66" [FIR_HLS.cpp:66]   --->   Operation 102 'load' 'H_filter_FIR_kernel_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 103 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_46 = load i16 69" [FIR_HLS.cpp:66]   --->   Operation 103 'load' 'H_filter_FIR_kernel_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_5 : Operation 104 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_49 = load i16 66" [FIR_HLS.cpp:66]   --->   Operation 104 'load' 'H_filter_FIR_kernel_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_5 : Operation 105 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_52 = load i16 63" [FIR_HLS.cpp:66]   --->   Operation 105 'load' 'H_filter_FIR_kernel_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_5 : Operation 106 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_62 = load i16 53" [FIR_HLS.cpp:66]   --->   Operation 106 'load' 'H_filter_FIR_kernel_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 6 <SV = 5> <Delay = 4.62>
ST_6 : Operation 107 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_52 = load i16 63" [FIR_HLS.cpp:66]   --->   Operation 107 'load' 'H_filter_FIR_kernel_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln66_51 = sext i16 %H_filter_FIR_kernel_load_52" [FIR_HLS.cpp:66]   --->   Operation 108 'sext' 'sext_ln66_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_62 = load i16 53" [FIR_HLS.cpp:66]   --->   Operation 109 'load' 'H_filter_FIR_kernel_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %H_filter_FIR_kernel_load_62" [FIR_HLS.cpp:59]   --->   Operation 110 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_65 = load i16 50" [FIR_HLS.cpp:66]   --->   Operation 111 'load' 'H_filter_FIR_kernel_load_65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_6 : Operation 112 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_68 = load i16 47" [FIR_HLS.cpp:66]   --->   Operation 112 'load' 'H_filter_FIR_kernel_load_68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_6 : Operation 113 [1/1] (2.39ns) (grouped into DSP with root node tmp28)   --->   "%tmp27 = add i17 %sext_ln59, i17 %sext_ln66_51" [FIR_HLS.cpp:59]   --->   Operation 113 'add' 'tmp27' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node tmp28)   --->   "%tmp27_cast = sext i17 %tmp27" [FIR_HLS.cpp:59]   --->   Operation 114 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1987" [FIR_HLS.cpp:59]   --->   Operation 115 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.62>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln66_48 = sext i16 %H_filter_FIR_kernel_load_49" [FIR_HLS.cpp:66]   --->   Operation 116 'sext' 'sext_ln66_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_65 = load i16 50" [FIR_HLS.cpp:66]   --->   Operation 117 'load' 'H_filter_FIR_kernel_load_65' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln66_63 = sext i16 %H_filter_FIR_kernel_load_65" [FIR_HLS.cpp:66]   --->   Operation 118 'sext' 'sext_ln66_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_68 = load i16 47" [FIR_HLS.cpp:66]   --->   Operation 119 'load' 'H_filter_FIR_kernel_load_68' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_7 : Operation 120 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_71 = load i16 44" [FIR_HLS.cpp:66]   --->   Operation 120 'load' 'H_filter_FIR_kernel_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_7 : Operation 121 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_74 = load i16 41" [FIR_HLS.cpp:66]   --->   Operation 121 'load' 'H_filter_FIR_kernel_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_7 : Operation 122 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1987" [FIR_HLS.cpp:59]   --->   Operation 122 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [1/1] (2.39ns) (grouped into DSP with root node tmp34)   --->   "%tmp33 = add i17 %sext_ln66_63, i17 %sext_ln66_48" [FIR_HLS.cpp:66]   --->   Operation 123 'add' 'tmp33' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into DSP with root node tmp34)   --->   "%tmp33_cast = sext i17 %tmp33" [FIR_HLS.cpp:66]   --->   Operation 124 'sext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp34 = mul i28 %tmp33_cast, i28 540" [FIR_HLS.cpp:66]   --->   Operation 125 'mul' 'tmp34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln66_45 = sext i16 %H_filter_FIR_kernel_load_46" [FIR_HLS.cpp:66]   --->   Operation 126 'sext' 'sext_ln66_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln66_66 = sext i16 %H_filter_FIR_kernel_load_68" [FIR_HLS.cpp:66]   --->   Operation 127 'sext' 'sext_ln66_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_71 = load i16 44" [FIR_HLS.cpp:66]   --->   Operation 128 'load' 'H_filter_FIR_kernel_load_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_8 : Operation 129 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_74 = load i16 41" [FIR_HLS.cpp:66]   --->   Operation 129 'load' 'H_filter_FIR_kernel_load_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_8 : Operation 130 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_77 = load i16 38" [FIR_HLS.cpp:66]   --->   Operation 130 'load' 'H_filter_FIR_kernel_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_8 : Operation 131 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_89 = load i16 26" [FIR_HLS.cpp:66]   --->   Operation 131 'load' 'H_filter_FIR_kernel_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_8 : Operation 132 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1987" [FIR_HLS.cpp:59]   --->   Operation 132 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 133 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp34 = mul i28 %tmp33_cast, i28 540" [FIR_HLS.cpp:66]   --->   Operation 133 'mul' 'tmp34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/1] (2.39ns) (grouped into DSP with root node tmp40)   --->   "%tmp39 = add i17 %sext_ln66_66, i17 %sext_ln66_45" [FIR_HLS.cpp:66]   --->   Operation 134 'add' 'tmp39' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node tmp40)   --->   "%tmp39_cast = sext i17 %tmp39" [FIR_HLS.cpp:66]   --->   Operation 135 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp40 = mul i28 %tmp39_cast, i28 268434714" [FIR_HLS.cpp:66]   --->   Operation 136 'mul' 'tmp40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.39>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln66_42 = sext i16 %H_filter_FIR_kernel_load_43" [FIR_HLS.cpp:66]   --->   Operation 137 'sext' 'sext_ln66_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln66_69 = sext i16 %H_filter_FIR_kernel_load_71" [FIR_HLS.cpp:66]   --->   Operation 138 'sext' 'sext_ln66_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_77 = load i16 38" [FIR_HLS.cpp:66]   --->   Operation 139 'load' 'H_filter_FIR_kernel_load_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_9 : Operation 140 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_89 = load i16 26" [FIR_HLS.cpp:66]   --->   Operation 140 'load' 'H_filter_FIR_kernel_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_9 : Operation 141 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_98 = load i16 17" [FIR_HLS.cpp:66]   --->   Operation 141 'load' 'H_filter_FIR_kernel_load_98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_9 : Operation 142 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_102 = load i16 13" [FIR_HLS.cpp:66]   --->   Operation 142 'load' 'H_filter_FIR_kernel_load_102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_9 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1987" [FIR_HLS.cpp:59]   --->   Operation 143 'mul' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 144 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp34 = mul i28 %tmp33_cast, i28 540" [FIR_HLS.cpp:66]   --->   Operation 144 'mul' 'tmp34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 145 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp40 = mul i28 %tmp39_cast, i28 268434714" [FIR_HLS.cpp:66]   --->   Operation 145 'mul' 'tmp40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (2.39ns) (grouped into DSP with root node tmp44)   --->   "%tmp43 = add i17 %sext_ln66_69, i17 %sext_ln66_42" [FIR_HLS.cpp:66]   --->   Operation 146 'add' 'tmp43' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into DSP with root node tmp44)   --->   "%tmp43_cast = sext i17 %tmp43" [FIR_HLS.cpp:66]   --->   Operation 147 'sext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp44 = mul i27 %tmp43_cast, i27 134217249" [FIR_HLS.cpp:66]   --->   Operation 148 'mul' 'tmp44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.39>
ST_10 : Operation 149 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_7 = load i16 108" [FIR_HLS.cpp:66]   --->   Operation 149 'load' 'H_filter_FIR_kernel_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_10 : Operation 150 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_11 = load i16 104" [FIR_HLS.cpp:66]   --->   Operation 150 'load' 'H_filter_FIR_kernel_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln66_39 = sext i16 %H_filter_FIR_kernel_load_40" [FIR_HLS.cpp:66]   --->   Operation 151 'sext' 'sext_ln66_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln66_72 = sext i16 %H_filter_FIR_kernel_load_74" [FIR_HLS.cpp:66]   --->   Operation 152 'sext' 'sext_ln66_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_98 = load i16 17" [FIR_HLS.cpp:66]   --->   Operation 153 'load' 'H_filter_FIR_kernel_load_98' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_10 : Operation 154 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_102 = load i16 13" [FIR_HLS.cpp:66]   --->   Operation 154 'load' 'H_filter_FIR_kernel_load_102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_10 : Operation 155 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp34 = mul i28 %tmp33_cast, i28 540" [FIR_HLS.cpp:66]   --->   Operation 155 'mul' 'tmp34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 156 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp40 = mul i28 %tmp39_cast, i28 268434714" [FIR_HLS.cpp:66]   --->   Operation 156 'mul' 'tmp40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 157 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp44 = mul i27 %tmp43_cast, i27 134217249" [FIR_HLS.cpp:66]   --->   Operation 157 'mul' 'tmp44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 158 [1/1] (2.39ns) (grouped into DSP with root node tmp50)   --->   "%tmp49 = add i17 %sext_ln66_72, i17 %sext_ln66_39" [FIR_HLS.cpp:66]   --->   Operation 158 'add' 'tmp49' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into DSP with root node tmp50)   --->   "%tmp49_cast = sext i17 %tmp49" [FIR_HLS.cpp:66]   --->   Operation 159 'sext' 'tmp49_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp50 = mul i27 %tmp49_cast, i27 322" [FIR_HLS.cpp:66]   --->   Operation 160 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 161 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_7 = load i16 108" [FIR_HLS.cpp:66]   --->   Operation 161 'load' 'H_filter_FIR_kernel_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_11 : Operation 162 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_11 = load i16 104" [FIR_HLS.cpp:66]   --->   Operation 162 'load' 'H_filter_FIR_kernel_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_11 : Operation 163 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_15 = load i16 100" [FIR_HLS.cpp:66]   --->   Operation 163 'load' 'H_filter_FIR_kernel_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_11 : Operation 164 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_19 = load i16 96" [FIR_HLS.cpp:66]   --->   Operation 164 'load' 'H_filter_FIR_kernel_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln66_36 = sext i16 %H_filter_FIR_kernel_load_37" [FIR_HLS.cpp:66]   --->   Operation 165 'sext' 'sext_ln66_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln66_75 = sext i16 %H_filter_FIR_kernel_load_77" [FIR_HLS.cpp:66]   --->   Operation 166 'sext' 'sext_ln66_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp40 = mul i28 %tmp39_cast, i28 268434714" [FIR_HLS.cpp:66]   --->   Operation 167 'mul' 'tmp40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 168 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp44 = mul i27 %tmp43_cast, i27 134217249" [FIR_HLS.cpp:66]   --->   Operation 168 'mul' 'tmp44' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 169 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp50 = mul i27 %tmp49_cast, i27 322" [FIR_HLS.cpp:66]   --->   Operation 169 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 170 [1/1] (2.39ns) (grouped into DSP with root node tmp56)   --->   "%tmp55 = add i17 %sext_ln66_75, i17 %sext_ln66_36" [FIR_HLS.cpp:66]   --->   Operation 170 'add' 'tmp55' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into DSP with root node tmp56)   --->   "%tmp55_cast = sext i17 %tmp55" [FIR_HLS.cpp:66]   --->   Operation 171 'sext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 393" [FIR_HLS.cpp:66]   --->   Operation 172 'mul' 'tmp56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.39>
ST_12 : Operation 173 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_15 = load i16 100" [FIR_HLS.cpp:66]   --->   Operation 173 'load' 'H_filter_FIR_kernel_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_12 : Operation 174 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_19 = load i16 96" [FIR_HLS.cpp:66]   --->   Operation 174 'load' 'H_filter_FIR_kernel_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_12 : Operation 175 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_21 = load i16 94" [FIR_HLS.cpp:66]   --->   Operation 175 'load' 'H_filter_FIR_kernel_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_12 : Operation 176 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_24 = load i16 91" [FIR_HLS.cpp:66]   --->   Operation 176 'load' 'H_filter_FIR_kernel_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln66_25 = sext i16 %H_filter_FIR_kernel_load_25" [FIR_HLS.cpp:66]   --->   Operation 177 'sext' 'sext_ln66_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln66_86 = sext i16 %H_filter_FIR_kernel_load_89" [FIR_HLS.cpp:66]   --->   Operation 178 'sext' 'sext_ln66_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp44 = mul i27 %tmp43_cast, i27 134217249" [FIR_HLS.cpp:66]   --->   Operation 179 'mul' 'tmp44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 180 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp50 = mul i27 %tmp49_cast, i27 322" [FIR_HLS.cpp:66]   --->   Operation 180 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 181 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 393" [FIR_HLS.cpp:66]   --->   Operation 181 'mul' 'tmp56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 182 [1/1] (2.39ns) (grouped into DSP with root node tmp76)   --->   "%tmp75 = add i17 %sext_ln66_86, i17 %sext_ln66_25" [FIR_HLS.cpp:66]   --->   Operation 182 'add' 'tmp75' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into DSP with root node tmp76)   --->   "%tmp75_cast = sext i17 %tmp75" [FIR_HLS.cpp:66]   --->   Operation 183 'sext' 'tmp75_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp76 = mul i25 %tmp75_cast, i25 205" [FIR_HLS.cpp:66]   --->   Operation 184 'mul' 'tmp76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.39>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln66_16 = sext i16 %H_filter_FIR_kernel_load_16" [FIR_HLS.cpp:66]   --->   Operation 185 'sext' 'sext_ln66_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_21 = load i16 94" [FIR_HLS.cpp:66]   --->   Operation 186 'load' 'H_filter_FIR_kernel_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_13 : Operation 187 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_24 = load i16 91" [FIR_HLS.cpp:66]   --->   Operation 187 'load' 'H_filter_FIR_kernel_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_13 : Operation 188 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_29 = load i16 86" [FIR_HLS.cpp:66]   --->   Operation 188 'load' 'H_filter_FIR_kernel_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_13 : Operation 189 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_30 = load i16 85" [FIR_HLS.cpp:66]   --->   Operation 189 'load' 'H_filter_FIR_kernel_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln66_95 = sext i16 %H_filter_FIR_kernel_load_98" [FIR_HLS.cpp:66]   --->   Operation 190 'sext' 'sext_ln66_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp50 = mul i27 %tmp49_cast, i27 322" [FIR_HLS.cpp:66]   --->   Operation 191 'mul' 'tmp50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 192 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 393" [FIR_HLS.cpp:66]   --->   Operation 192 'mul' 'tmp56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 193 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp76 = mul i25 %tmp75_cast, i25 205" [FIR_HLS.cpp:66]   --->   Operation 193 'mul' 'tmp76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 194 [1/1] (2.39ns) (grouped into DSP with root node tmp94)   --->   "%tmp93 = add i17 %sext_ln66_95, i17 %sext_ln66_16" [FIR_HLS.cpp:66]   --->   Operation 194 'add' 'tmp93' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node tmp94)   --->   "%tmp93_cast = sext i17 %tmp93" [FIR_HLS.cpp:66]   --->   Operation 195 'sext' 'tmp93_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp94 = mul i25 %tmp93_cast, i25 33554353" [FIR_HLS.cpp:66]   --->   Operation 196 'mul' 'tmp94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.39>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln66_12 = sext i16 %H_filter_FIR_kernel_load_12" [FIR_HLS.cpp:66]   --->   Operation 197 'sext' 'sext_ln66_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_29 = load i16 86" [FIR_HLS.cpp:66]   --->   Operation 198 'load' 'H_filter_FIR_kernel_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_14 : Operation 199 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_30 = load i16 85" [FIR_HLS.cpp:66]   --->   Operation 199 'load' 'H_filter_FIR_kernel_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_14 : Operation 200 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_35 = load i16 80" [FIR_HLS.cpp:66]   --->   Operation 200 'load' 'H_filter_FIR_kernel_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_14 : Operation 201 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_36 = load i16 79" [FIR_HLS.cpp:66]   --->   Operation 201 'load' 'H_filter_FIR_kernel_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln66_99 = sext i16 %H_filter_FIR_kernel_load_102" [FIR_HLS.cpp:66]   --->   Operation 202 'sext' 'sext_ln66_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 393" [FIR_HLS.cpp:66]   --->   Operation 203 'mul' 'tmp56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 204 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp76 = mul i25 %tmp75_cast, i25 205" [FIR_HLS.cpp:66]   --->   Operation 204 'mul' 'tmp76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 205 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp94 = mul i25 %tmp93_cast, i25 33554353" [FIR_HLS.cpp:66]   --->   Operation 205 'mul' 'tmp94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 206 [1/1] (2.39ns) (grouped into DSP with root node tmp100)   --->   "%tmp99 = add i17 %sext_ln66_99, i17 %sext_ln66_12" [FIR_HLS.cpp:66]   --->   Operation 206 'add' 'tmp99' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 207 [1/1] (0.00ns) (grouped into DSP with root node tmp100)   --->   "%tmp99_cast = sext i17 %tmp99" [FIR_HLS.cpp:66]   --->   Operation 207 'sext' 'tmp99_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp100 = mul i24 %tmp99_cast, i24 16777141" [FIR_HLS.cpp:66]   --->   Operation 208 'mul' 'tmp100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 209 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_35 = load i16 80" [FIR_HLS.cpp:66]   --->   Operation 209 'load' 'H_filter_FIR_kernel_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_15 : Operation 210 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_36 = load i16 79" [FIR_HLS.cpp:66]   --->   Operation 210 'load' 'H_filter_FIR_kernel_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_15 : Operation 211 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_39 = load i16 76" [FIR_HLS.cpp:66]   --->   Operation 211 'load' 'H_filter_FIR_kernel_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_15 : Operation 212 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_42 = load i16 73" [FIR_HLS.cpp:66]   --->   Operation 212 'load' 'H_filter_FIR_kernel_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_15 : Operation 213 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp76 = mul i25 %tmp75_cast, i25 205" [FIR_HLS.cpp:66]   --->   Operation 213 'mul' 'tmp76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 214 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp94 = mul i25 %tmp93_cast, i25 33554353" [FIR_HLS.cpp:66]   --->   Operation 214 'mul' 'tmp94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 215 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp100 = mul i24 %tmp99_cast, i24 16777141" [FIR_HLS.cpp:66]   --->   Operation 215 'mul' 'tmp100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 216 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_39 = load i16 76" [FIR_HLS.cpp:66]   --->   Operation 216 'load' 'H_filter_FIR_kernel_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_16 : Operation 217 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_42 = load i16 73" [FIR_HLS.cpp:66]   --->   Operation 217 'load' 'H_filter_FIR_kernel_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_16 : Operation 218 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_45 = load i16 70" [FIR_HLS.cpp:66]   --->   Operation 218 'load' 'H_filter_FIR_kernel_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_16 : Operation 219 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_48 = load i16 67" [FIR_HLS.cpp:66]   --->   Operation 219 'load' 'H_filter_FIR_kernel_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_16 : Operation 220 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp94 = mul i25 %tmp93_cast, i25 33554353" [FIR_HLS.cpp:66]   --->   Operation 220 'mul' 'tmp94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 221 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp100 = mul i24 %tmp99_cast, i24 16777141" [FIR_HLS.cpp:66]   --->   Operation 221 'mul' 'tmp100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 222 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_45 = load i16 70" [FIR_HLS.cpp:66]   --->   Operation 222 'load' 'H_filter_FIR_kernel_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_17 : Operation 223 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_48 = load i16 67" [FIR_HLS.cpp:66]   --->   Operation 223 'load' 'H_filter_FIR_kernel_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_17 : Operation 224 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_51 = load i16 64" [FIR_HLS.cpp:66]   --->   Operation 224 'load' 'H_filter_FIR_kernel_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_17 : Operation 225 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_56 = load i16 59" [FIR_HLS.cpp:66]   --->   Operation 225 'load' 'H_filter_FIR_kernel_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_17 : Operation 226 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp100 = mul i24 %tmp99_cast, i24 16777141" [FIR_HLS.cpp:66]   --->   Operation 226 'mul' 'tmp100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 227 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_51 = load i16 64" [FIR_HLS.cpp:66]   --->   Operation 227 'load' 'H_filter_FIR_kernel_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_18 : Operation 228 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_56 = load i16 59" [FIR_HLS.cpp:66]   --->   Operation 228 'load' 'H_filter_FIR_kernel_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_18 : Operation 229 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_58 = load i16 57" [FIR_HLS.cpp:66]   --->   Operation 229 'load' 'H_filter_FIR_kernel_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_18 : Operation 230 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_63 = load i16 52" [FIR_HLS.cpp:66]   --->   Operation 230 'load' 'H_filter_FIR_kernel_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_18 : Operation 231 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_62, i16 52" [FIR_HLS.cpp:70]   --->   Operation 231 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 19 <SV = 18> <Delay = 4.62>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln66_50 = sext i16 %H_filter_FIR_kernel_load_51" [FIR_HLS.cpp:66]   --->   Operation 232 'sext' 'sext_ln66_50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln66_55 = sext i16 %H_filter_FIR_kernel_load_56" [FIR_HLS.cpp:66]   --->   Operation 233 'sext' 'sext_ln66_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_58 = load i16 57" [FIR_HLS.cpp:66]   --->   Operation 234 'load' 'H_filter_FIR_kernel_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln66_57 = sext i16 %H_filter_FIR_kernel_load_58" [FIR_HLS.cpp:66]   --->   Operation 235 'sext' 'sext_ln66_57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_63 = load i16 52" [FIR_HLS.cpp:66]   --->   Operation 236 'load' 'H_filter_FIR_kernel_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln66_61 = sext i16 %H_filter_FIR_kernel_load_63" [FIR_HLS.cpp:66]   --->   Operation 237 'sext' 'sext_ln66_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_66 = load i16 49" [FIR_HLS.cpp:66]   --->   Operation 238 'load' 'H_filter_FIR_kernel_load_66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_19 : Operation 239 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_69 = load i16 46" [FIR_HLS.cpp:66]   --->   Operation 239 'load' 'H_filter_FIR_kernel_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_19 : Operation 240 [1/1] (2.39ns) (grouped into DSP with root node tmp22)   --->   "%tmp21 = add i17 %sext_ln66_57, i17 %sext_ln66_55" [FIR_HLS.cpp:66]   --->   Operation 240 'add' 'tmp21' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into DSP with root node tmp22)   --->   "%tmp21_cast = sext i17 %tmp21" [FIR_HLS.cpp:66]   --->   Operation 241 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 10410" [FIR_HLS.cpp:66]   --->   Operation 242 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 243 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_2)   --->   "%tmp29 = add i17 %sext_ln66_61, i17 %sext_ln66_50" [FIR_HLS.cpp:66]   --->   Operation 243 'add' 'tmp29' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_2)   --->   "%tmp29_cast = sext i17 %tmp29" [FIR_HLS.cpp:66]   --->   Operation 244 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_2)   --->   "%tmp30 = mul i28 %tmp29_cast, i28 268434901" [FIR_HLS.cpp:66]   --->   Operation 245 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 246 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_68, i16 46" [FIR_HLS.cpp:70]   --->   Operation 246 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_19 : Operation 247 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_65, i16 49" [FIR_HLS.cpp:70]   --->   Operation 247 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 20 <SV = 19> <Delay = 1.23>
ST_20 : Operation 248 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_66 = load i16 49" [FIR_HLS.cpp:66]   --->   Operation 248 'load' 'H_filter_FIR_kernel_load_66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_20 : Operation 249 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_69 = load i16 46" [FIR_HLS.cpp:66]   --->   Operation 249 'load' 'H_filter_FIR_kernel_load_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_20 : Operation 250 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_72 = load i16 43" [FIR_HLS.cpp:66]   --->   Operation 250 'load' 'H_filter_FIR_kernel_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_20 : Operation 251 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_75 = load i16 40" [FIR_HLS.cpp:66]   --->   Operation 251 'load' 'H_filter_FIR_kernel_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_20 : Operation 252 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 10410" [FIR_HLS.cpp:66]   --->   Operation 252 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 253 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_2)   --->   "%tmp30 = mul i28 %tmp29_cast, i28 268434901" [FIR_HLS.cpp:66]   --->   Operation 253 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 254 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_74, i16 40" [FIR_HLS.cpp:70]   --->   Operation 254 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_20 : Operation 255 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_71, i16 43" [FIR_HLS.cpp:70]   --->   Operation 255 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 21 <SV = 20> <Delay = 2.69>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln66_47 = sext i16 %H_filter_FIR_kernel_load_48" [FIR_HLS.cpp:66]   --->   Operation 256 'sext' 'sext_ln66_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln66_64 = sext i16 %H_filter_FIR_kernel_load_66" [FIR_HLS.cpp:66]   --->   Operation 257 'sext' 'sext_ln66_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_72 = load i16 43" [FIR_HLS.cpp:66]   --->   Operation 258 'load' 'H_filter_FIR_kernel_load_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_21 : Operation 259 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_75 = load i16 40" [FIR_HLS.cpp:66]   --->   Operation 259 'load' 'H_filter_FIR_kernel_load_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_21 : Operation 260 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_78 = load i16 37" [FIR_HLS.cpp:66]   --->   Operation 260 'load' 'H_filter_FIR_kernel_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_21 : Operation 261 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_79 = load i16 36" [FIR_HLS.cpp:66]   --->   Operation 261 'load' 'H_filter_FIR_kernel_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_21 : Operation 262 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 10410" [FIR_HLS.cpp:66]   --->   Operation 262 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_2)   --->   "%tmp30 = mul i28 %tmp29_cast, i28 268434901" [FIR_HLS.cpp:66]   --->   Operation 263 'mul' 'tmp30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_2)   --->   "%tmp30_cast = sext i28 %tmp30" [FIR_HLS.cpp:66]   --->   Operation 264 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_5)   --->   "%tmp35 = add i17 %sext_ln66_64, i17 %sext_ln66_47" [FIR_HLS.cpp:66]   --->   Operation 265 'add' 'tmp35' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_5)   --->   "%tmp35_cast = sext i17 %tmp35" [FIR_HLS.cpp:66]   --->   Operation 266 'sext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_5)   --->   "%tmp36 = mul i28 %tmp35_cast, i28 986" [FIR_HLS.cpp:66]   --->   Operation 267 'mul' 'tmp36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 268 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_2 = add i29 %tmp28, i29 %tmp30_cast" [FIR_HLS.cpp:66]   --->   Operation 268 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 269 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_77, i16 37" [FIR_HLS.cpp:70]   --->   Operation 269 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 22 <SV = 21> <Delay = 4.62>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln66_34 = sext i16 %H_filter_FIR_kernel_load_35" [FIR_HLS.cpp:66]   --->   Operation 270 'sext' 'sext_ln66_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln66_44 = sext i16 %H_filter_FIR_kernel_load_45" [FIR_HLS.cpp:66]   --->   Operation 271 'sext' 'sext_ln66_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln66_67 = sext i16 %H_filter_FIR_kernel_load_69" [FIR_HLS.cpp:66]   --->   Operation 272 'sext' 'sext_ln66_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_78 = load i16 37" [FIR_HLS.cpp:66]   --->   Operation 273 'load' 'H_filter_FIR_kernel_load_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_22 : Operation 274 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_79 = load i16 36" [FIR_HLS.cpp:66]   --->   Operation 274 'load' 'H_filter_FIR_kernel_load_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln66_77 = sext i16 %H_filter_FIR_kernel_load_79" [FIR_HLS.cpp:66]   --->   Operation 275 'sext' 'sext_ln66_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_84 = load i16 31" [FIR_HLS.cpp:66]   --->   Operation 276 'load' 'H_filter_FIR_kernel_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_22 : Operation 277 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_85 = load i16 30" [FIR_HLS.cpp:66]   --->   Operation 277 'load' 'H_filter_FIR_kernel_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_22 : Operation 278 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 10410" [FIR_HLS.cpp:66]   --->   Operation 278 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 279 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_5)   --->   "%tmp36 = mul i28 %tmp35_cast, i28 986" [FIR_HLS.cpp:66]   --->   Operation 279 'mul' 'tmp36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 280 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_7)   --->   "%tmp41 = add i17 %sext_ln66_67, i17 %sext_ln66_44" [FIR_HLS.cpp:66]   --->   Operation 280 'add' 'tmp41' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_7)   --->   "%tmp41_cast = sext i17 %tmp41" [FIR_HLS.cpp:66]   --->   Operation 281 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_7)   --->   "%tmp42 = mul i27 %tmp41_cast, i27 502" [FIR_HLS.cpp:66]   --->   Operation 282 'mul' 'tmp42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 283 [1/1] (2.39ns) (grouped into DSP with root node tmp60)   --->   "%tmp59 = add i17 %sext_ln66_77, i17 %sext_ln66_34" [FIR_HLS.cpp:66]   --->   Operation 283 'add' 'tmp59' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 284 [1/1] (0.00ns) (grouped into DSP with root node tmp60)   --->   "%tmp59_cast = sext i17 %tmp59" [FIR_HLS.cpp:66]   --->   Operation 284 'sext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp60 = mul i26 %tmp59_cast, i26 67108501" [FIR_HLS.cpp:66]   --->   Operation 285 'mul' 'tmp60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 286 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_2 = add i29 %tmp28, i29 %tmp30_cast" [FIR_HLS.cpp:66]   --->   Operation 286 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 287 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_84 = load i16 31" [FIR_HLS.cpp:66]   --->   Operation 287 'load' 'H_filter_FIR_kernel_load_84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_23 : Operation 288 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_85 = load i16 30" [FIR_HLS.cpp:66]   --->   Operation 288 'load' 'H_filter_FIR_kernel_load_85' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_23 : Operation 289 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_90 = load i16 25" [FIR_HLS.cpp:66]   --->   Operation 289 'load' 'H_filter_FIR_kernel_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_23 : Operation 290 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_93 = load i16 22" [FIR_HLS.cpp:66]   --->   Operation 290 'load' 'H_filter_FIR_kernel_load_93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_23 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_5)   --->   "%tmp36 = mul i28 %tmp35_cast, i28 986" [FIR_HLS.cpp:66]   --->   Operation 291 'mul' 'tmp36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 292 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_7)   --->   "%tmp42 = mul i27 %tmp41_cast, i27 502" [FIR_HLS.cpp:66]   --->   Operation 292 'mul' 'tmp42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 293 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp60 = mul i26 %tmp59_cast, i26 67108501" [FIR_HLS.cpp:66]   --->   Operation 293 'mul' 'tmp60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_5 = add i28 %tmp34, i28 %tmp36" [FIR_HLS.cpp:66]   --->   Operation 294 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 295 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_89, i16 25" [FIR_HLS.cpp:70]   --->   Operation 295 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 296 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_90 = load i16 25" [FIR_HLS.cpp:66]   --->   Operation 296 'load' 'H_filter_FIR_kernel_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_24 : Operation 297 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_93 = load i16 22" [FIR_HLS.cpp:66]   --->   Operation 297 'load' 'H_filter_FIR_kernel_load_93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_24 : Operation 298 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_95 = load i16 20" [FIR_HLS.cpp:66]   --->   Operation 298 'load' 'H_filter_FIR_kernel_load_95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_24 : Operation 299 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_99 = load i16 16" [FIR_HLS.cpp:66]   --->   Operation 299 'load' 'H_filter_FIR_kernel_load_99' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_24 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_7)   --->   "%tmp42 = mul i27 %tmp41_cast, i27 502" [FIR_HLS.cpp:66]   --->   Operation 300 'mul' 'tmp42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_7)   --->   "%tmp42_cast = sext i27 %tmp42" [FIR_HLS.cpp:66]   --->   Operation 301 'sext' 'tmp42_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp60 = mul i26 %tmp59_cast, i26 67108501" [FIR_HLS.cpp:66]   --->   Operation 302 'mul' 'tmp60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 303 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_5 = add i28 %tmp34, i28 %tmp36" [FIR_HLS.cpp:66]   --->   Operation 303 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 304 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_7 = add i28 %tmp40, i28 %tmp42_cast" [FIR_HLS.cpp:66]   --->   Operation 304 'add' 'add_ln66_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 305 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_98, i16 16" [FIR_HLS.cpp:70]   --->   Operation 305 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 25 <SV = 24> <Delay = 4.62>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln66_19 = sext i16 %H_filter_FIR_kernel_load_19" [FIR_HLS.cpp:66]   --->   Operation 306 'sext' 'sext_ln66_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln66_41 = sext i16 %H_filter_FIR_kernel_load_42" [FIR_HLS.cpp:66]   --->   Operation 307 'sext' 'sext_ln66_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln66_70 = sext i16 %H_filter_FIR_kernel_load_72" [FIR_HLS.cpp:66]   --->   Operation 308 'sext' 'sext_ln66_70' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_95 = load i16 20" [FIR_HLS.cpp:66]   --->   Operation 309 'load' 'H_filter_FIR_kernel_load_95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln66_92 = sext i16 %H_filter_FIR_kernel_load_95" [FIR_HLS.cpp:66]   --->   Operation 310 'sext' 'sext_ln66_92' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_99 = load i16 16" [FIR_HLS.cpp:66]   --->   Operation 311 'load' 'H_filter_FIR_kernel_load_99' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_25 : Operation 312 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_103 = load i16 12" [FIR_HLS.cpp:66]   --->   Operation 312 'load' 'H_filter_FIR_kernel_load_103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_25 : Operation 313 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_107 = load i16 8" [FIR_HLS.cpp:66]   --->   Operation 313 'load' 'H_filter_FIR_kernel_load_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_25 : Operation 314 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_11)   --->   "%tmp45 = add i17 %sext_ln66_70, i17 %sext_ln66_41" [FIR_HLS.cpp:66]   --->   Operation 314 'add' 'tmp45' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 315 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_11)   --->   "%tmp45_cast = sext i17 %tmp45" [FIR_HLS.cpp:66]   --->   Operation 315 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_11)   --->   "%tmp46 = mul i27 %tmp45_cast, i27 134217298" [FIR_HLS.cpp:66]   --->   Operation 316 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 317 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp60 = mul i26 %tmp59_cast, i26 67108501" [FIR_HLS.cpp:66]   --->   Operation 317 'mul' 'tmp60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 318 [1/1] (2.39ns) (grouped into DSP with root node tmp88)   --->   "%tmp87 = add i17 %sext_ln66_92, i17 %sext_ln66_19" [FIR_HLS.cpp:66]   --->   Operation 318 'add' 'tmp87' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 319 [1/1] (0.00ns) (grouped into DSP with root node tmp88)   --->   "%tmp87_cast = sext i17 %tmp87" [FIR_HLS.cpp:66]   --->   Operation 319 'sext' 'tmp87_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp88 = mul i25 %tmp87_cast, i25 33554307" [FIR_HLS.cpp:66]   --->   Operation 320 'mul' 'tmp88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 321 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_7 = add i28 %tmp40, i28 %tmp42_cast" [FIR_HLS.cpp:66]   --->   Operation 321 'add' 'add_ln66_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 322 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_102, i16 12" [FIR_HLS.cpp:70]   --->   Operation 322 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 26 <SV = 25> <Delay = 5.48>
ST_26 : Operation 323 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_4 = load i16 111" [FIR_HLS.cpp:66]   --->   Operation 323 'load' 'H_filter_FIR_kernel_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_26 : Operation 324 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_5 = load i16 110" [FIR_HLS.cpp:66]   --->   Operation 324 'load' 'H_filter_FIR_kernel_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_26 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln66_8 = sext i16 %H_filter_FIR_kernel_load_7" [FIR_HLS.cpp:66]   --->   Operation 325 'sext' 'sext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln66_29 = sext i16 %H_filter_FIR_kernel_load_30" [FIR_HLS.cpp:66]   --->   Operation 326 'sext' 'sext_ln66_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln66_38 = sext i16 %H_filter_FIR_kernel_load_39" [FIR_HLS.cpp:66]   --->   Operation 327 'sext' 'sext_ln66_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln66_73 = sext i16 %H_filter_FIR_kernel_load_75" [FIR_HLS.cpp:66]   --->   Operation 328 'sext' 'sext_ln66_73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln66_82 = sext i16 %H_filter_FIR_kernel_load_84" [FIR_HLS.cpp:66]   --->   Operation 329 'sext' 'sext_ln66_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_103 = load i16 12" [FIR_HLS.cpp:66]   --->   Operation 330 'load' 'H_filter_FIR_kernel_load_103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_26 : Operation 331 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_107 = load i16 8" [FIR_HLS.cpp:66]   --->   Operation 331 'load' 'H_filter_FIR_kernel_load_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln66_103 = sext i16 %H_filter_FIR_kernel_load_107" [FIR_HLS.cpp:66]   --->   Operation 332 'sext' 'sext_ln66_103' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 333 [1/1] (0.85ns)   --->   "%tmp115 = add i17 %sext_ln66_29, i17 %sext_ln66_8" [FIR_HLS.cpp:66]   --->   Operation 333 'add' 'tmp115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%tmp115_cast = sext i17 %tmp115" [FIR_HLS.cpp:66]   --->   Operation 334 'sext' 'tmp115_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.85ns)   --->   "%tmp116 = add i17 %sext_ln66_82, i17 %sext_ln66_103" [FIR_HLS.cpp:66]   --->   Operation 335 'add' 'tmp116' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%tmp116_cast = sext i17 %tmp116" [FIR_HLS.cpp:66]   --->   Operation 336 'sext' 'tmp116_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (2.39ns) (grouped into DSP with root node tmp11)   --->   "%tmp10 = add i18 %tmp116_cast, i18 %tmp115_cast" [FIR_HLS.cpp:66]   --->   Operation 337 'add' 'tmp10' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 338 [1/1] (0.00ns) (grouped into DSP with root node tmp11)   --->   "%tmp10_cast = sext i18 %tmp10" [FIR_HLS.cpp:66]   --->   Operation 338 'sext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp11 = mul i23 %tmp10_cast, i23 8388585" [FIR_HLS.cpp:66]   --->   Operation 339 'mul' 'tmp11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 340 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_11)   --->   "%tmp46 = mul i27 %tmp45_cast, i27 134217298" [FIR_HLS.cpp:66]   --->   Operation 340 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 341 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_13)   --->   "%tmp51 = add i17 %sext_ln66_73, i17 %sext_ln66_38" [FIR_HLS.cpp:66]   --->   Operation 341 'add' 'tmp51' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 342 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_13)   --->   "%tmp51_cast = sext i17 %tmp51" [FIR_HLS.cpp:66]   --->   Operation 342 'sext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_13)   --->   "%tmp52 = mul i27 %tmp51_cast, i27 134217304" [FIR_HLS.cpp:66]   --->   Operation 343 'mul' 'tmp52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 344 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp88 = mul i25 %tmp87_cast, i25 33554307" [FIR_HLS.cpp:66]   --->   Operation 344 'mul' 'tmp88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.69>
ST_27 : Operation 345 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_4 = load i16 111" [FIR_HLS.cpp:66]   --->   Operation 345 'load' 'H_filter_FIR_kernel_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_27 : Operation 346 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_5 = load i16 110" [FIR_HLS.cpp:66]   --->   Operation 346 'load' 'H_filter_FIR_kernel_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_27 : Operation 347 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_6 = load i16 109" [FIR_HLS.cpp:66]   --->   Operation 347 'load' 'H_filter_FIR_kernel_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_27 : Operation 348 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_10 = load i16 105" [FIR_HLS.cpp:66]   --->   Operation 348 'load' 'H_filter_FIR_kernel_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln66_35 = sext i16 %H_filter_FIR_kernel_load_36" [FIR_HLS.cpp:66]   --->   Operation 349 'sext' 'sext_ln66_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln66_76 = sext i16 %H_filter_FIR_kernel_load_78" [FIR_HLS.cpp:66]   --->   Operation 350 'sext' 'sext_ln66_76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 351 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp11 = mul i23 %tmp10_cast, i23 8388585" [FIR_HLS.cpp:66]   --->   Operation 351 'mul' 'tmp11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 352 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_11)   --->   "%tmp46 = mul i27 %tmp45_cast, i27 134217298" [FIR_HLS.cpp:66]   --->   Operation 352 'mul' 'tmp46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 353 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_13)   --->   "%tmp52 = mul i27 %tmp51_cast, i27 134217304" [FIR_HLS.cpp:66]   --->   Operation 353 'mul' 'tmp52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 354 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_16)   --->   "%tmp57 = add i17 %sext_ln66_76, i17 %sext_ln66_35" [FIR_HLS.cpp:66]   --->   Operation 354 'add' 'tmp57' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 355 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_16)   --->   "%tmp57_cast = sext i17 %tmp57" [FIR_HLS.cpp:66]   --->   Operation 355 'sext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 356 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_16)   --->   "%tmp58 = mul i26 %tmp57_cast, i26 165" [FIR_HLS.cpp:66]   --->   Operation 356 'mul' 'tmp58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 357 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp88 = mul i25 %tmp87_cast, i25 33554307" [FIR_HLS.cpp:66]   --->   Operation 357 'mul' 'tmp88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 358 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_11 = add i27 %tmp44, i27 %tmp46" [FIR_HLS.cpp:66]   --->   Operation 358 'add' 'add_ln66_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 359 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_5, i16 109" [FIR_HLS.cpp:70]   --->   Operation 359 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 28 <SV = 27> <Delay = 2.69>
ST_28 : Operation 360 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_6 = load i16 109" [FIR_HLS.cpp:66]   --->   Operation 360 'load' 'H_filter_FIR_kernel_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_28 : Operation 361 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_10 = load i16 105" [FIR_HLS.cpp:66]   --->   Operation 361 'load' 'H_filter_FIR_kernel_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_28 : Operation 362 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_14 = load i16 101" [FIR_HLS.cpp:66]   --->   Operation 362 'load' 'H_filter_FIR_kernel_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_28 : Operation 363 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_17 = load i16 98" [FIR_HLS.cpp:66]   --->   Operation 363 'load' 'H_filter_FIR_kernel_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln66_24 = sext i16 %H_filter_FIR_kernel_load_24" [FIR_HLS.cpp:66]   --->   Operation 364 'sext' 'sext_ln66_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln66_87 = sext i16 %H_filter_FIR_kernel_load_90" [FIR_HLS.cpp:66]   --->   Operation 365 'sext' 'sext_ln66_87' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp11 = mul i23 %tmp10_cast, i23 8388585" [FIR_HLS.cpp:66]   --->   Operation 366 'mul' 'tmp11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_13)   --->   "%tmp52 = mul i27 %tmp51_cast, i27 134217304" [FIR_HLS.cpp:66]   --->   Operation 367 'mul' 'tmp52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 368 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_16)   --->   "%tmp58 = mul i26 %tmp57_cast, i26 165" [FIR_HLS.cpp:66]   --->   Operation 368 'mul' 'tmp58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 369 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_26)   --->   "%tmp77 = add i17 %sext_ln66_87, i17 %sext_ln66_24" [FIR_HLS.cpp:66]   --->   Operation 369 'add' 'tmp77' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 370 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_26)   --->   "%tmp77_cast = sext i17 %tmp77" [FIR_HLS.cpp:66]   --->   Operation 370 'sext' 'tmp77_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 371 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_26)   --->   "%tmp78 = mul i24 %tmp77_cast, i24 16777165" [FIR_HLS.cpp:66]   --->   Operation 371 'mul' 'tmp78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 372 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp88 = mul i25 %tmp87_cast, i25 33554307" [FIR_HLS.cpp:66]   --->   Operation 372 'mul' 'tmp88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 373 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_11 = add i27 %tmp44, i27 %tmp46" [FIR_HLS.cpp:66]   --->   Operation 373 'add' 'add_ln66_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 374 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_13 = add i27 %tmp50, i27 %tmp52" [FIR_HLS.cpp:66]   --->   Operation 374 'add' 'add_ln66_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 375 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_16, i16 98" [FIR_HLS.cpp:70]   --->   Operation 375 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 29 <SV = 28> <Delay = 2.69>
ST_29 : Operation 376 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_14 = load i16 101" [FIR_HLS.cpp:66]   --->   Operation 376 'load' 'H_filter_FIR_kernel_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln66_15 = sext i16 %H_filter_FIR_kernel_load_15" [FIR_HLS.cpp:66]   --->   Operation 377 'sext' 'sext_ln66_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 378 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_17 = load i16 98" [FIR_HLS.cpp:66]   --->   Operation 378 'load' 'H_filter_FIR_kernel_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_29 : Operation 379 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_18 = load i16 97" [FIR_HLS.cpp:66]   --->   Operation 379 'load' 'H_filter_FIR_kernel_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_29 : Operation 380 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_23 = load i16 92" [FIR_HLS.cpp:66]   --->   Operation 380 'load' 'H_filter_FIR_kernel_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln66_96 = sext i16 %H_filter_FIR_kernel_load_99" [FIR_HLS.cpp:66]   --->   Operation 381 'sext' 'sext_ln66_96' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp11 = mul i23 %tmp10_cast, i23 8388585" [FIR_HLS.cpp:66]   --->   Operation 382 'mul' 'tmp11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_16)   --->   "%tmp58 = mul i26 %tmp57_cast, i26 165" [FIR_HLS.cpp:66]   --->   Operation 383 'mul' 'tmp58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 384 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_16)   --->   "%tmp58_cast = sext i26 %tmp58" [FIR_HLS.cpp:66]   --->   Operation 384 'sext' 'tmp58_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 385 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_26)   --->   "%tmp78 = mul i24 %tmp77_cast, i24 16777165" [FIR_HLS.cpp:66]   --->   Operation 385 'mul' 'tmp78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 386 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_35)   --->   "%tmp95 = add i17 %sext_ln66_96, i17 %sext_ln66_15" [FIR_HLS.cpp:66]   --->   Operation 386 'add' 'tmp95' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 387 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_35)   --->   "%tmp95_cast = sext i17 %tmp95" [FIR_HLS.cpp:66]   --->   Operation 387 'sext' 'tmp95_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_35)   --->   "%tmp96 = mul i25 %tmp95_cast, i25 33554351" [FIR_HLS.cpp:66]   --->   Operation 388 'mul' 'tmp96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 389 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_13 = add i27 %tmp50, i27 %tmp52" [FIR_HLS.cpp:66]   --->   Operation 389 'add' 'add_ln66_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 390 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_16 = add i27 %tmp56, i27 %tmp58_cast" [FIR_HLS.cpp:66]   --->   Operation 390 'add' 'add_ln66_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 391 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_17, i16 97" [FIR_HLS.cpp:70]   --->   Operation 391 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 30 <SV = 29> <Delay = 2.69>
ST_30 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln66_11 = sext i16 %H_filter_FIR_kernel_load_11" [FIR_HLS.cpp:66]   --->   Operation 392 'sext' 'sext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 393 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_18 = load i16 97" [FIR_HLS.cpp:66]   --->   Operation 393 'load' 'H_filter_FIR_kernel_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_30 : Operation 394 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_23 = load i16 92" [FIR_HLS.cpp:66]   --->   Operation 394 'load' 'H_filter_FIR_kernel_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_30 : Operation 395 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_27 = load i16 88" [FIR_HLS.cpp:66]   --->   Operation 395 'load' 'H_filter_FIR_kernel_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_30 : Operation 396 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_31 = load i16 84" [FIR_HLS.cpp:66]   --->   Operation 396 'load' 'H_filter_FIR_kernel_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_30 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln66_100 = sext i16 %H_filter_FIR_kernel_load_103" [FIR_HLS.cpp:66]   --->   Operation 397 'sext' 'sext_ln66_100' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 398 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_26)   --->   "%tmp78 = mul i24 %tmp77_cast, i24 16777165" [FIR_HLS.cpp:66]   --->   Operation 398 'mul' 'tmp78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 399 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_26)   --->   "%tmp78_cast = sext i24 %tmp78" [FIR_HLS.cpp:66]   --->   Operation 399 'sext' 'tmp78_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 400 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_35)   --->   "%tmp96 = mul i25 %tmp95_cast, i25 33554351" [FIR_HLS.cpp:66]   --->   Operation 400 'mul' 'tmp96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 401 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_37)   --->   "%tmp101 = add i17 %sext_ln66_100, i17 %sext_ln66_11" [FIR_HLS.cpp:66]   --->   Operation 401 'add' 'tmp101' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 402 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_37)   --->   "%tmp101_cast = sext i17 %tmp101" [FIR_HLS.cpp:66]   --->   Operation 402 'sext' 'tmp101_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 403 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_37)   --->   "%tmp102 = mul i24 %tmp101_cast, i24 16777169" [FIR_HLS.cpp:66]   --->   Operation 403 'mul' 'tmp102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 404 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_16 = add i27 %tmp56, i27 %tmp58_cast" [FIR_HLS.cpp:66]   --->   Operation 404 'add' 'add_ln66_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 405 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_26 = add i25 %tmp76, i25 %tmp78_cast" [FIR_HLS.cpp:66]   --->   Operation 405 'add' 'add_ln66_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 406 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_30, i16 84" [FIR_HLS.cpp:70]   --->   Operation 406 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 31 <SV = 30> <Delay = 1.23>
ST_31 : Operation 407 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_27 = load i16 88" [FIR_HLS.cpp:66]   --->   Operation 407 'load' 'H_filter_FIR_kernel_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_31 : Operation 408 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_31 = load i16 84" [FIR_HLS.cpp:66]   --->   Operation 408 'load' 'H_filter_FIR_kernel_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_31 : Operation 409 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_33 = load i16 82" [FIR_HLS.cpp:66]   --->   Operation 409 'load' 'H_filter_FIR_kernel_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_31 : Operation 410 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_34 = load i16 81" [FIR_HLS.cpp:66]   --->   Operation 410 'load' 'H_filter_FIR_kernel_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_31 : Operation 411 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_35)   --->   "%tmp96 = mul i25 %tmp95_cast, i25 33554351" [FIR_HLS.cpp:66]   --->   Operation 411 'mul' 'tmp96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 412 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_37)   --->   "%tmp102 = mul i24 %tmp101_cast, i24 16777169" [FIR_HLS.cpp:66]   --->   Operation 412 'mul' 'tmp102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 413 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_26 = add i25 %tmp76, i25 %tmp78_cast" [FIR_HLS.cpp:66]   --->   Operation 413 'add' 'add_ln66_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 414 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_35 = add i25 %tmp94, i25 %tmp96" [FIR_HLS.cpp:66]   --->   Operation 414 'add' 'add_ln66_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.23>
ST_32 : Operation 415 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_33 = load i16 82" [FIR_HLS.cpp:66]   --->   Operation 415 'load' 'H_filter_FIR_kernel_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_32 : Operation 416 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_34 = load i16 81" [FIR_HLS.cpp:66]   --->   Operation 416 'load' 'H_filter_FIR_kernel_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_32 : Operation 417 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_38 = load i16 77" [FIR_HLS.cpp:66]   --->   Operation 417 'load' 'H_filter_FIR_kernel_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_32 : Operation 418 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_41 = load i16 74" [FIR_HLS.cpp:66]   --->   Operation 418 'load' 'H_filter_FIR_kernel_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_32 : Operation 419 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_37)   --->   "%tmp102 = mul i24 %tmp101_cast, i24 16777169" [FIR_HLS.cpp:66]   --->   Operation 419 'mul' 'tmp102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 420 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_35 = add i25 %tmp94, i25 %tmp96" [FIR_HLS.cpp:66]   --->   Operation 420 'add' 'add_ln66_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 421 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_37 = add i24 %tmp100, i24 %tmp102" [FIR_HLS.cpp:66]   --->   Operation 421 'add' 'add_ln66_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 422 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_40, i16 74" [FIR_HLS.cpp:70]   --->   Operation 422 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_32 : Operation 423 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_37, i16 77" [FIR_HLS.cpp:70]   --->   Operation 423 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 33 <SV = 32> <Delay = 1.23>
ST_33 : Operation 424 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_38 = load i16 77" [FIR_HLS.cpp:66]   --->   Operation 424 'load' 'H_filter_FIR_kernel_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_33 : Operation 425 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_41 = load i16 74" [FIR_HLS.cpp:66]   --->   Operation 425 'load' 'H_filter_FIR_kernel_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_33 : Operation 426 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_44 = load i16 71" [FIR_HLS.cpp:66]   --->   Operation 426 'load' 'H_filter_FIR_kernel_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_33 : Operation 427 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_47 = load i16 68" [FIR_HLS.cpp:66]   --->   Operation 427 'load' 'H_filter_FIR_kernel_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_33 : Operation 428 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_37 = add i24 %tmp100, i24 %tmp102" [FIR_HLS.cpp:66]   --->   Operation 428 'add' 'add_ln66_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 429 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_46, i16 68" [FIR_HLS.cpp:70]   --->   Operation 429 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_33 : Operation 430 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_43, i16 71" [FIR_HLS.cpp:70]   --->   Operation 430 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 34 <SV = 33> <Delay = 1.23>
ST_34 : Operation 431 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_44 = load i16 71" [FIR_HLS.cpp:66]   --->   Operation 431 'load' 'H_filter_FIR_kernel_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_34 : Operation 432 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_47 = load i16 68" [FIR_HLS.cpp:66]   --->   Operation 432 'load' 'H_filter_FIR_kernel_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_34 : Operation 433 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_50 = load i16 65" [FIR_HLS.cpp:66]   --->   Operation 433 'load' 'H_filter_FIR_kernel_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_34 : Operation 434 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_53 = load i16 62" [FIR_HLS.cpp:66]   --->   Operation 434 'load' 'H_filter_FIR_kernel_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_34 : Operation 435 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_52, i16 62" [FIR_HLS.cpp:70]   --->   Operation 435 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_34 : Operation 436 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_49, i16 65" [FIR_HLS.cpp:70]   --->   Operation 436 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 35 <SV = 34> <Delay = 2.47>
ST_35 : Operation 437 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_50 = load i16 65" [FIR_HLS.cpp:66]   --->   Operation 437 'load' 'H_filter_FIR_kernel_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_35 : Operation 438 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_53 = load i16 62" [FIR_HLS.cpp:66]   --->   Operation 438 'load' 'H_filter_FIR_kernel_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_35 : Operation 439 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_54 = load i16 61" [FIR_HLS.cpp:66]   --->   Operation 439 'load' 'H_filter_FIR_kernel_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_35 : Operation 440 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_55 = load i16 60" [FIR_HLS.cpp:66]   --->   Operation 440 'load' 'H_filter_FIR_kernel_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_35 : Operation 441 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_53, i16 61" [FIR_HLS.cpp:70]   --->   Operation 441 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 36 <SV = 35> <Delay = 1.23>
ST_36 : Operation 442 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_54 = load i16 61" [FIR_HLS.cpp:66]   --->   Operation 442 'load' 'H_filter_FIR_kernel_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_36 : Operation 443 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_55 = load i16 60" [FIR_HLS.cpp:66]   --->   Operation 443 'load' 'H_filter_FIR_kernel_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_36 : Operation 444 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_57 = load i16 58" [FIR_HLS.cpp:66]   --->   Operation 444 'load' 'H_filter_FIR_kernel_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_36 : Operation 445 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_59 = load i16 56" [FIR_HLS.cpp:66]   --->   Operation 445 'load' 'H_filter_FIR_kernel_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_36 : Operation 446 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_58, i16 56" [FIR_HLS.cpp:70]   --->   Operation 446 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_36 : Operation 447 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_56, i16 58" [FIR_HLS.cpp:70]   --->   Operation 447 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 37 <SV = 36> <Delay = 3.92>
ST_37 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln66_54 = sext i16 %H_filter_FIR_kernel_load_55" [FIR_HLS.cpp:66]   --->   Operation 448 'sext' 'sext_ln66_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 449 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_57 = load i16 58" [FIR_HLS.cpp:66]   --->   Operation 449 'load' 'H_filter_FIR_kernel_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_37 : Operation 450 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_59 = load i16 56" [FIR_HLS.cpp:66]   --->   Operation 450 'load' 'H_filter_FIR_kernel_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln66_58 = sext i16 %H_filter_FIR_kernel_load_59" [FIR_HLS.cpp:66]   --->   Operation 451 'sext' 'sext_ln66_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 452 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_60 = load i16 55" [FIR_HLS.cpp:66]   --->   Operation 452 'load' 'H_filter_FIR_kernel_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_37 : Operation 453 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_61 = load i16 54" [FIR_HLS.cpp:66]   --->   Operation 453 'load' 'H_filter_FIR_kernel_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_37 : Operation 454 [1/1] (1.69ns) (grouped into DSP with root node add_ln66)   --->   "%tmp23 = add i17 %sext_ln66_58, i17 %sext_ln66_54" [FIR_HLS.cpp:66]   --->   Operation 454 'add' 'tmp23' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 455 [1/1] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp23_cast = sext i17 %tmp23" [FIR_HLS.cpp:66]   --->   Operation 455 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [3/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%tmp24 = mul i28 %tmp23_cast, i28 268434884" [FIR_HLS.cpp:66]   --->   Operation 456 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 457 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_59, i16 55" [FIR_HLS.cpp:70]   --->   Operation 457 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 38 <SV = 37> <Delay = 3.92>
ST_38 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln66_53 = sext i16 %H_filter_FIR_kernel_load_54" [FIR_HLS.cpp:66]   --->   Operation 458 'sext' 'sext_ln66_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 459 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_60 = load i16 55" [FIR_HLS.cpp:66]   --->   Operation 459 'load' 'H_filter_FIR_kernel_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_38 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln66_59 = sext i16 %H_filter_FIR_kernel_load_60" [FIR_HLS.cpp:66]   --->   Operation 460 'sext' 'sext_ln66_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 461 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_61 = load i16 54" [FIR_HLS.cpp:66]   --->   Operation 461 'load' 'H_filter_FIR_kernel_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_38 : Operation 462 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_64 = load i16 51" [FIR_HLS.cpp:66]   --->   Operation 462 'load' 'H_filter_FIR_kernel_load_64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_38 : Operation 463 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_67 = load i16 48" [FIR_HLS.cpp:66]   --->   Operation 463 'load' 'H_filter_FIR_kernel_load_67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_38 : Operation 464 [2/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%tmp24 = mul i28 %tmp23_cast, i28 268434884" [FIR_HLS.cpp:66]   --->   Operation 464 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 465 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_3)   --->   "%tmp25 = add i17 %sext_ln66_59, i17 %sext_ln66_53" [FIR_HLS.cpp:66]   --->   Operation 465 'add' 'tmp25' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 466 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_3)   --->   "%tmp25_cast = sext i17 %tmp25" [FIR_HLS.cpp:66]   --->   Operation 466 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 467 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_3)   --->   "%tmp26 = mul i30 %tmp25_cast, i30 1073738407" [FIR_HLS.cpp:66]   --->   Operation 467 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 468 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_66, i16 48" [FIR_HLS.cpp:70]   --->   Operation 468 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_38 : Operation 469 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_63, i16 51" [FIR_HLS.cpp:70]   --->   Operation 469 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 39 <SV = 38> <Delay = 3.92>
ST_39 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln66_49 = sext i16 %H_filter_FIR_kernel_load_50" [FIR_HLS.cpp:66]   --->   Operation 470 'sext' 'sext_ln66_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 471 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_64 = load i16 51" [FIR_HLS.cpp:66]   --->   Operation 471 'load' 'H_filter_FIR_kernel_load_64' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_39 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln66_62 = sext i16 %H_filter_FIR_kernel_load_64" [FIR_HLS.cpp:66]   --->   Operation 472 'sext' 'sext_ln66_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 473 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_67 = load i16 48" [FIR_HLS.cpp:66]   --->   Operation 473 'load' 'H_filter_FIR_kernel_load_67' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_39 : Operation 474 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_70 = load i16 45" [FIR_HLS.cpp:66]   --->   Operation 474 'load' 'H_filter_FIR_kernel_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_39 : Operation 475 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_73 = load i16 42" [FIR_HLS.cpp:66]   --->   Operation 475 'load' 'H_filter_FIR_kernel_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_39 : Operation 476 [1/3] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp24 = mul i28 %tmp23_cast, i28 268434884" [FIR_HLS.cpp:66]   --->   Operation 476 'mul' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 477 [1/1] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp24_cast = sext i28 %tmp24" [FIR_HLS.cpp:66]   --->   Operation 477 'sext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 478 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_3)   --->   "%tmp26 = mul i30 %tmp25_cast, i30 1073738407" [FIR_HLS.cpp:66]   --->   Operation 478 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 479 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_6)   --->   "%tmp31 = add i17 %sext_ln66_62, i17 %sext_ln66_49" [FIR_HLS.cpp:66]   --->   Operation 479 'add' 'tmp31' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 480 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_6)   --->   "%tmp31_cast = sext i17 %tmp31" [FIR_HLS.cpp:66]   --->   Operation 480 'sext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 481 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_6)   --->   "%tmp32 = mul i29 %tmp31_cast, i29 536869558" [FIR_HLS.cpp:66]   --->   Operation 481 'mul' 'tmp32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 482 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i31 %tmp22, i31 %tmp24_cast" [FIR_HLS.cpp:66]   --->   Operation 482 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 483 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_72, i16 42" [FIR_HLS.cpp:70]   --->   Operation 483 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_39 : Operation 484 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_69, i16 45" [FIR_HLS.cpp:70]   --->   Operation 484 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 40 <SV = 39> <Delay = 2.69>
ST_40 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln66_46 = sext i16 %H_filter_FIR_kernel_load_47" [FIR_HLS.cpp:66]   --->   Operation 485 'sext' 'sext_ln66_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln66_65 = sext i16 %H_filter_FIR_kernel_load_67" [FIR_HLS.cpp:66]   --->   Operation 486 'sext' 'sext_ln66_65' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 487 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_70 = load i16 45" [FIR_HLS.cpp:66]   --->   Operation 487 'load' 'H_filter_FIR_kernel_load_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_40 : Operation 488 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_73 = load i16 42" [FIR_HLS.cpp:66]   --->   Operation 488 'load' 'H_filter_FIR_kernel_load_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_40 : Operation 489 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_76 = load i16 39" [FIR_HLS.cpp:66]   --->   Operation 489 'load' 'H_filter_FIR_kernel_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_40 : Operation 490 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_80 = load i16 35" [FIR_HLS.cpp:66]   --->   Operation 490 'load' 'H_filter_FIR_kernel_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_40 : Operation 491 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_3)   --->   "%tmp26 = mul i30 %tmp25_cast, i30 1073738407" [FIR_HLS.cpp:66]   --->   Operation 491 'mul' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 492 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_6)   --->   "%tmp32 = mul i29 %tmp31_cast, i29 536869558" [FIR_HLS.cpp:66]   --->   Operation 492 'mul' 'tmp32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 493 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_8)   --->   "%tmp37 = add i17 %sext_ln66_65, i17 %sext_ln66_46" [FIR_HLS.cpp:66]   --->   Operation 493 'add' 'tmp37' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 494 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_8)   --->   "%tmp37_cast = sext i17 %tmp37" [FIR_HLS.cpp:66]   --->   Operation 494 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 495 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_8)   --->   "%tmp38 = mul i28 %tmp37_cast, i28 268434933" [FIR_HLS.cpp:66]   --->   Operation 495 'mul' 'tmp38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 496 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i31 %tmp22, i31 %tmp24_cast" [FIR_HLS.cpp:66]   --->   Operation 496 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln66_109 = sext i29 %add_ln66_2" [FIR_HLS.cpp:66]   --->   Operation 497 'sext' 'sext_ln66_109' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 498 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_3 = add i30 %sext_ln66_109, i30 %tmp26" [FIR_HLS.cpp:66]   --->   Operation 498 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 499 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_79, i16 35" [FIR_HLS.cpp:70]   --->   Operation 499 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_40 : Operation 500 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_75, i16 39" [FIR_HLS.cpp:70]   --->   Operation 500 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 41 <SV = 40> <Delay = 3.92>
ST_41 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln66_33 = sext i16 %H_filter_FIR_kernel_load_34" [FIR_HLS.cpp:66]   --->   Operation 501 'sext' 'sext_ln66_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 502 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_76 = load i16 39" [FIR_HLS.cpp:66]   --->   Operation 502 'load' 'H_filter_FIR_kernel_load_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_41 : Operation 503 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_80 = load i16 35" [FIR_HLS.cpp:66]   --->   Operation 503 'load' 'H_filter_FIR_kernel_load_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_41 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln66_78 = sext i16 %H_filter_FIR_kernel_load_80" [FIR_HLS.cpp:66]   --->   Operation 504 'sext' 'sext_ln66_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 505 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_81 = load i16 34" [FIR_HLS.cpp:66]   --->   Operation 505 'load' 'H_filter_FIR_kernel_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_41 : Operation 506 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_83 = load i16 32" [FIR_HLS.cpp:66]   --->   Operation 506 'load' 'H_filter_FIR_kernel_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_41 : Operation 507 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_6)   --->   "%tmp32 = mul i29 %tmp31_cast, i29 536869558" [FIR_HLS.cpp:66]   --->   Operation 507 'mul' 'tmp32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 508 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_8)   --->   "%tmp38 = mul i28 %tmp37_cast, i28 268434933" [FIR_HLS.cpp:66]   --->   Operation 508 'mul' 'tmp38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 509 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_18)   --->   "%tmp61 = add i17 %sext_ln66_78, i17 %sext_ln66_33" [FIR_HLS.cpp:66]   --->   Operation 509 'add' 'tmp61' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 510 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_18)   --->   "%tmp61_cast = sext i17 %tmp61" [FIR_HLS.cpp:66]   --->   Operation 510 'sext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_18)   --->   "%tmp62 = mul i25 %tmp61_cast, i25 33554323" [FIR_HLS.cpp:66]   --->   Operation 511 'mul' 'tmp62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 512 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_3 = add i30 %sext_ln66_109, i30 %tmp26" [FIR_HLS.cpp:66]   --->   Operation 512 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln66_111 = sext i28 %add_ln66_5" [FIR_HLS.cpp:66]   --->   Operation 513 'sext' 'sext_ln66_111' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_6 = add i29 %sext_ln66_111, i29 %tmp32" [FIR_HLS.cpp:66]   --->   Operation 514 'add' 'add_ln66_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 515 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_80, i16 34" [FIR_HLS.cpp:70]   --->   Operation 515 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 42 <SV = 41> <Delay = 3.54>
ST_42 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln66_43 = sext i16 %H_filter_FIR_kernel_load_44" [FIR_HLS.cpp:66]   --->   Operation 516 'sext' 'sext_ln66_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln66_52 = sext i16 %H_filter_FIR_kernel_load_53" [FIR_HLS.cpp:66]   --->   Operation 517 'sext' 'sext_ln66_52' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln66_60 = sext i16 %H_filter_FIR_kernel_load_61" [FIR_HLS.cpp:66]   --->   Operation 518 'sext' 'sext_ln66_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln66_68 = sext i16 %H_filter_FIR_kernel_load_70" [FIR_HLS.cpp:66]   --->   Operation 519 'sext' 'sext_ln66_68' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 520 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_81 = load i16 34" [FIR_HLS.cpp:66]   --->   Operation 520 'load' 'H_filter_FIR_kernel_load_81' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_42 : Operation 521 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_83 = load i16 32" [FIR_HLS.cpp:66]   --->   Operation 521 'load' 'H_filter_FIR_kernel_load_83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_42 : Operation 522 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_87 = load i16 28" [FIR_HLS.cpp:66]   --->   Operation 522 'load' 'H_filter_FIR_kernel_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_42 : Operation 523 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_91 = load i16 24" [FIR_HLS.cpp:66]   --->   Operation 523 'load' 'H_filter_FIR_kernel_load_91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_42 : Operation 524 [1/1] (0.85ns)   --->   "%tmp4 = add i17 %sext_ln66_52, i17 %sext_ln66_43" [FIR_HLS.cpp:66]   --->   Operation 524 'add' 'tmp4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 525 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4" [FIR_HLS.cpp:66]   --->   Operation 525 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 526 [1/1] (0.85ns)   --->   "%tmp5 = add i17 %sext_ln66_60, i17 %sext_ln66_68" [FIR_HLS.cpp:66]   --->   Operation 526 'add' 'tmp5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 527 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5" [FIR_HLS.cpp:66]   --->   Operation 527 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 528 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_12)   --->   "%tmp2 = add i18 %tmp5_cast, i18 %tmp4_cast" [FIR_HLS.cpp:66]   --->   Operation 528 'add' 'tmp2' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 529 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_12)   --->   "%tmp2_cast = sext i18 %tmp2" [FIR_HLS.cpp:66]   --->   Operation 529 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 530 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_12)   --->   "%tmp3 = mul i28 %tmp2_cast, i28 564" [FIR_HLS.cpp:66]   --->   Operation 530 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 531 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_8)   --->   "%tmp38 = mul i28 %tmp37_cast, i28 268434933" [FIR_HLS.cpp:66]   --->   Operation 531 'mul' 'tmp38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 532 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_18)   --->   "%tmp62 = mul i25 %tmp61_cast, i25 33554323" [FIR_HLS.cpp:66]   --->   Operation 532 'mul' 'tmp62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 533 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_6 = add i29 %sext_ln66_111, i29 %tmp32" [FIR_HLS.cpp:66]   --->   Operation 533 'add' 'add_ln66_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 534 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_8 = add i28 %add_ln66_7, i28 %tmp38" [FIR_HLS.cpp:66]   --->   Operation 534 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 535 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_90, i16 24" [FIR_HLS.cpp:70]   --->   Operation 535 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 43 <SV = 42> <Delay = 2.69>
ST_43 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln66_40 = sext i16 %H_filter_FIR_kernel_load_41" [FIR_HLS.cpp:66]   --->   Operation 536 'sext' 'sext_ln66_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln66_71 = sext i16 %H_filter_FIR_kernel_load_73" [FIR_HLS.cpp:66]   --->   Operation 537 'sext' 'sext_ln66_71' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 538 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_87 = load i16 28" [FIR_HLS.cpp:66]   --->   Operation 538 'load' 'H_filter_FIR_kernel_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_43 : Operation 539 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_91 = load i16 24" [FIR_HLS.cpp:66]   --->   Operation 539 'load' 'H_filter_FIR_kernel_load_91' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_43 : Operation 540 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_96 = load i16 19" [FIR_HLS.cpp:66]   --->   Operation 540 'load' 'H_filter_FIR_kernel_load_96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_43 : Operation 541 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_97 = load i16 18" [FIR_HLS.cpp:66]   --->   Operation 541 'load' 'H_filter_FIR_kernel_load_97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_43 : Operation 542 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_12)   --->   "%tmp3 = mul i28 %tmp2_cast, i28 564" [FIR_HLS.cpp:66]   --->   Operation 542 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 543 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_14)   --->   "%tmp47 = add i17 %sext_ln66_71, i17 %sext_ln66_40" [FIR_HLS.cpp:66]   --->   Operation 543 'add' 'tmp47' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 544 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_14)   --->   "%tmp47_cast = sext i17 %tmp47" [FIR_HLS.cpp:66]   --->   Operation 544 'sext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 545 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_14)   --->   "%tmp48 = mul i27 %tmp47_cast, i27 451" [FIR_HLS.cpp:66]   --->   Operation 545 'mul' 'tmp48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_18)   --->   "%tmp62 = mul i25 %tmp61_cast, i25 33554323" [FIR_HLS.cpp:66]   --->   Operation 546 'mul' 'tmp62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 547 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_18)   --->   "%tmp62_cast = sext i25 %tmp62" [FIR_HLS.cpp:66]   --->   Operation 547 'sext' 'tmp62_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln66_112 = sext i29 %add_ln66_6" [FIR_HLS.cpp:66]   --->   Operation 548 'sext' 'sext_ln66_112' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 549 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_8 = add i28 %add_ln66_7, i28 %tmp38" [FIR_HLS.cpp:66]   --->   Operation 549 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln66_113 = sext i28 %add_ln66_8" [FIR_HLS.cpp:66]   --->   Operation 550 'sext' 'sext_ln66_113' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 551 [1/1] (0.98ns)   --->   "%add_ln66_9 = add i30 %sext_ln66_113, i30 %sext_ln66_112" [FIR_HLS.cpp:66]   --->   Operation 551 'add' 'add_ln66_9' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 552 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_18 = add i26 %tmp60, i26 %tmp62_cast" [FIR_HLS.cpp:66]   --->   Operation 552 'add' 'add_ln66_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 553 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_95, i16 19" [FIR_HLS.cpp:70]   --->   Operation 553 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 44 <SV = 43> <Delay = 3.92>
ST_44 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln66_18 = sext i16 %H_filter_FIR_kernel_load_18" [FIR_HLS.cpp:66]   --->   Operation 554 'sext' 'sext_ln66_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 555 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_96 = load i16 19" [FIR_HLS.cpp:66]   --->   Operation 555 'load' 'H_filter_FIR_kernel_load_96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_44 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln66_93 = sext i16 %H_filter_FIR_kernel_load_96" [FIR_HLS.cpp:66]   --->   Operation 556 'sext' 'sext_ln66_93' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 557 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_97 = load i16 18" [FIR_HLS.cpp:66]   --->   Operation 557 'load' 'H_filter_FIR_kernel_load_97' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_44 : Operation 558 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_100 = load i16 15" [FIR_HLS.cpp:66]   --->   Operation 558 'load' 'H_filter_FIR_kernel_load_100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_44 : Operation 559 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_104 = load i16 11" [FIR_HLS.cpp:66]   --->   Operation 559 'load' 'H_filter_FIR_kernel_load_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_44 : Operation 560 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_12)   --->   "%tmp3 = mul i28 %tmp2_cast, i28 564" [FIR_HLS.cpp:66]   --->   Operation 560 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 561 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_14)   --->   "%tmp48 = mul i27 %tmp47_cast, i27 451" [FIR_HLS.cpp:66]   --->   Operation 561 'mul' 'tmp48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 562 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_31)   --->   "%tmp89 = add i17 %sext_ln66_93, i17 %sext_ln66_18" [FIR_HLS.cpp:66]   --->   Operation 562 'add' 'tmp89' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 563 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_31)   --->   "%tmp89_cast = sext i17 %tmp89" [FIR_HLS.cpp:66]   --->   Operation 563 'sext' 'tmp89_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 564 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_31)   --->   "%tmp90 = mul i25 %tmp89_cast, i25 76" [FIR_HLS.cpp:66]   --->   Operation 564 'mul' 'tmp90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln66_115 = sext i27 %add_ln66_11" [FIR_HLS.cpp:66]   --->   Operation 565 'sext' 'sext_ln66_115' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 566 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_12 = add i28 %sext_ln66_115, i28 %tmp3" [FIR_HLS.cpp:66]   --->   Operation 566 'add' 'add_ln66_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 567 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_18 = add i26 %tmp60, i26 %tmp62_cast" [FIR_HLS.cpp:66]   --->   Operation 567 'add' 'add_ln66_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 568 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_103, i16 11" [FIR_HLS.cpp:70]   --->   Operation 568 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_44 : Operation 569 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_99, i16 15" [FIR_HLS.cpp:70]   --->   Operation 569 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 45 <SV = 44> <Delay = 2.69>
ST_45 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln66_37 = sext i16 %H_filter_FIR_kernel_load_38" [FIR_HLS.cpp:66]   --->   Operation 570 'sext' 'sext_ln66_37' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln66_74 = sext i16 %H_filter_FIR_kernel_load_76" [FIR_HLS.cpp:66]   --->   Operation 571 'sext' 'sext_ln66_74' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 572 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_100 = load i16 15" [FIR_HLS.cpp:66]   --->   Operation 572 'load' 'H_filter_FIR_kernel_load_100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_45 : Operation 573 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_104 = load i16 11" [FIR_HLS.cpp:66]   --->   Operation 573 'load' 'H_filter_FIR_kernel_load_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_45 : Operation 574 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_108 = load i16 7" [FIR_HLS.cpp:66]   --->   Operation 574 'load' 'H_filter_FIR_kernel_load_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_45 : Operation 575 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_109 = load i16 6" [FIR_HLS.cpp:66]   --->   Operation 575 'load' 'H_filter_FIR_kernel_load_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_45 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_14)   --->   "%tmp48 = mul i27 %tmp47_cast, i27 451" [FIR_HLS.cpp:66]   --->   Operation 576 'mul' 'tmp48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 577 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_14)   --->   "%tmp48_cast = sext i27 %tmp48" [FIR_HLS.cpp:66]   --->   Operation 577 'sext' 'tmp48_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 578 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_17)   --->   "%tmp53 = add i17 %sext_ln66_74, i17 %sext_ln66_37" [FIR_HLS.cpp:66]   --->   Operation 578 'add' 'tmp53' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 579 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_17)   --->   "%tmp53_cast = sext i17 %tmp53" [FIR_HLS.cpp:66]   --->   Operation 579 'sext' 'tmp53_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 580 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_17)   --->   "%tmp54 = mul i26 %tmp53_cast, i26 67108627" [FIR_HLS.cpp:66]   --->   Operation 580 'mul' 'tmp54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 581 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_31)   --->   "%tmp90 = mul i25 %tmp89_cast, i25 76" [FIR_HLS.cpp:66]   --->   Operation 581 'mul' 'tmp90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 582 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_12 = add i28 %sext_ln66_115, i28 %tmp3" [FIR_HLS.cpp:66]   --->   Operation 582 'add' 'add_ln66_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln66_117 = sext i27 %add_ln66_13" [FIR_HLS.cpp:66]   --->   Operation 583 'sext' 'sext_ln66_117' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 584 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_14 = add i28 %sext_ln66_117, i28 %tmp48_cast" [FIR_HLS.cpp:66]   --->   Operation 584 'add' 'add_ln66_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 585 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_107, i16 7" [FIR_HLS.cpp:70]   --->   Operation 585 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 46 <SV = 45> <Delay = 3.92>
ST_46 : Operation 586 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:56]   --->   Operation 586 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 587 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load = load i16 115" [FIR_HLS.cpp:66]   --->   Operation 587 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_46 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %H_filter_FIR_kernel_load_5" [FIR_HLS.cpp:66]   --->   Operation 588 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 589 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_108 = load i16 7" [FIR_HLS.cpp:66]   --->   Operation 589 'load' 'H_filter_FIR_kernel_load_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_46 : Operation 590 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_109 = load i16 6" [FIR_HLS.cpp:66]   --->   Operation 590 'load' 'H_filter_FIR_kernel_load_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_46 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln66_105 = sext i16 %H_filter_FIR_kernel_load_109" [FIR_HLS.cpp:66]   --->   Operation 591 'sext' 'sext_ln66_105' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 592 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_110 = load i16 5" [FIR_HLS.cpp:66]   --->   Operation 592 'load' 'H_filter_FIR_kernel_load_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_46 : Operation 593 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_17)   --->   "%tmp54 = mul i26 %tmp53_cast, i26 67108627" [FIR_HLS.cpp:66]   --->   Operation 593 'mul' 'tmp54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 594 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_31)   --->   "%tmp90 = mul i25 %tmp89_cast, i25 76" [FIR_HLS.cpp:66]   --->   Operation 594 'mul' 'tmp90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 595 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_42)   --->   "%tmp107 = add i17 %sext_ln66_105, i17 %sext_ln66_6" [FIR_HLS.cpp:66]   --->   Operation 595 'add' 'tmp107' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 596 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_42)   --->   "%tmp107_cast = sext i17 %tmp107" [FIR_HLS.cpp:66]   --->   Operation 596 'sext' 'tmp107_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 597 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_42)   --->   "%tmp108 = mul i22 %tmp107_cast, i22 11" [FIR_HLS.cpp:66]   --->   Operation 597 'mul' 'tmp108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln66_116 = sext i28 %add_ln66_12" [FIR_HLS.cpp:66]   --->   Operation 598 'sext' 'sext_ln66_116' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 599 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_14 = add i28 %sext_ln66_117, i28 %tmp48_cast" [FIR_HLS.cpp:66]   --->   Operation 599 'add' 'add_ln66_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln66_118 = sext i28 %add_ln66_14" [FIR_HLS.cpp:66]   --->   Operation 600 'sext' 'sext_ln66_118' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 601 [1/1] (0.97ns)   --->   "%add_ln66_15 = add i29 %sext_ln66_118, i29 %sext_ln66_116" [FIR_HLS.cpp:66]   --->   Operation 601 'add' 'add_ln66_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 602 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_31 = add i25 %tmp88, i25 %tmp90" [FIR_HLS.cpp:66]   --->   Operation 602 'add' 'add_ln66_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 603 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_109, i16 5" [FIR_HLS.cpp:70]   --->   Operation 603 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_46 : Operation 604 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %x_n_read, i16 115" [FIR_HLS.cpp:70]   --->   Operation 604 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 47 <SV = 46> <Delay = 2.69>
ST_47 : Operation 605 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load = load i16 115" [FIR_HLS.cpp:66]   --->   Operation 605 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_47 : Operation 606 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_2 = load i16 113" [FIR_HLS.cpp:66]   --->   Operation 606 'load' 'H_filter_FIR_kernel_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_47 : Operation 607 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_22 = load i16 93" [FIR_HLS.cpp:66]   --->   Operation 607 'load' 'H_filter_FIR_kernel_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_47 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln66_28 = sext i16 %H_filter_FIR_kernel_load_29" [FIR_HLS.cpp:66]   --->   Operation 608 'sext' 'sext_ln66_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln66_83 = sext i16 %H_filter_FIR_kernel_load_85" [FIR_HLS.cpp:66]   --->   Operation 609 'sext' 'sext_ln66_83' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 610 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_110 = load i16 5" [FIR_HLS.cpp:66]   --->   Operation 610 'load' 'H_filter_FIR_kernel_load_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_47 : Operation 611 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_17)   --->   "%tmp54 = mul i26 %tmp53_cast, i26 67108627" [FIR_HLS.cpp:66]   --->   Operation 611 'mul' 'tmp54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 612 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_17)   --->   "%tmp54_cast = sext i26 %tmp54" [FIR_HLS.cpp:66]   --->   Operation 612 'sext' 'tmp54_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 613 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_24)   --->   "%tmp69 = add i17 %sext_ln66_83, i17 %sext_ln66_28" [FIR_HLS.cpp:66]   --->   Operation 613 'add' 'tmp69' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 614 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_24)   --->   "%tmp69_cast = sext i17 %tmp69" [FIR_HLS.cpp:66]   --->   Operation 614 'sext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 615 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_24)   --->   "%tmp70 = mul i26 %tmp69_cast, i26 266" [FIR_HLS.cpp:66]   --->   Operation 615 'mul' 'tmp70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 616 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_42)   --->   "%tmp108 = mul i22 %tmp107_cast, i22 11" [FIR_HLS.cpp:66]   --->   Operation 616 'mul' 'tmp108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 617 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_17 = add i27 %add_ln66_16, i27 %tmp54_cast" [FIR_HLS.cpp:66]   --->   Operation 617 'add' 'add_ln66_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 618 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_31 = add i25 %tmp88, i25 %tmp90" [FIR_HLS.cpp:66]   --->   Operation 618 'add' 'add_ln66_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 619 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_21, i16 93" [FIR_HLS.cpp:70]   --->   Operation 619 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 48 <SV = 47> <Delay = 2.69>
ST_48 : Operation 620 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_2 = load i16 113" [FIR_HLS.cpp:66]   --->   Operation 620 'load' 'H_filter_FIR_kernel_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_48 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln66_21 = sext i16 %H_filter_FIR_kernel_load_21" [FIR_HLS.cpp:66]   --->   Operation 621 'sext' 'sext_ln66_21' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 622 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_22 = load i16 93" [FIR_HLS.cpp:66]   --->   Operation 622 'load' 'H_filter_FIR_kernel_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_48 : Operation 623 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_28 = load i16 87" [FIR_HLS.cpp:66]   --->   Operation 623 'load' 'H_filter_FIR_kernel_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_48 : Operation 624 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_86 = load i16 29" [FIR_HLS.cpp:66]   --->   Operation 624 'load' 'H_filter_FIR_kernel_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_48 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln66_90 = sext i16 %H_filter_FIR_kernel_load_93" [FIR_HLS.cpp:66]   --->   Operation 625 'sext' 'sext_ln66_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 626 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_24)   --->   "%tmp70 = mul i26 %tmp69_cast, i26 266" [FIR_HLS.cpp:66]   --->   Operation 626 'mul' 'tmp70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 627 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_29)   --->   "%tmp83 = add i17 %sext_ln66_90, i17 %sext_ln66_21" [FIR_HLS.cpp:66]   --->   Operation 627 'add' 'tmp83' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 628 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_29)   --->   "%tmp83_cast = sext i17 %tmp83" [FIR_HLS.cpp:66]   --->   Operation 628 'sext' 'tmp83_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 629 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_29)   --->   "%tmp84 = mul i25 %tmp83_cast, i25 149" [FIR_HLS.cpp:66]   --->   Operation 629 'mul' 'tmp84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 630 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_42)   --->   "%tmp108 = mul i22 %tmp107_cast, i22 11" [FIR_HLS.cpp:66]   --->   Operation 630 'mul' 'tmp108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 631 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_42)   --->   "%tmp108_cast = sext i22 %tmp108" [FIR_HLS.cpp:66]   --->   Operation 631 'sext' 'tmp108_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 632 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_17 = add i27 %add_ln66_16, i27 %tmp54_cast" [FIR_HLS.cpp:66]   --->   Operation 632 'add' 'add_ln66_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 633 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_42 = add i23 %tmp11, i23 %tmp108_cast" [FIR_HLS.cpp:66]   --->   Operation 633 'add' 'add_ln66_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 634 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_85, i16 29" [FIR_HLS.cpp:70]   --->   Operation 634 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_48 : Operation 635 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_27, i16 87" [FIR_HLS.cpp:70]   --->   Operation 635 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 49 <SV = 48> <Delay = 3.43>
ST_49 : Operation 636 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_28 = load i16 87" [FIR_HLS.cpp:66]   --->   Operation 636 'load' 'H_filter_FIR_kernel_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_49 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln66_27 = sext i16 %H_filter_FIR_kernel_load_28" [FIR_HLS.cpp:66]   --->   Operation 637 'sext' 'sext_ln66_27' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln66_56 = sext i16 %H_filter_FIR_kernel_load_57" [FIR_HLS.cpp:66]   --->   Operation 638 'sext' 'sext_ln66_56' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 639 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32_4)   --->   "%mul_ln66 = mul i31 %sext_ln66_56, i31 16957" [FIR_HLS.cpp:66]   --->   Operation 639 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 640 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_86 = load i16 29" [FIR_HLS.cpp:66]   --->   Operation 640 'load' 'H_filter_FIR_kernel_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_49 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln66_84 = sext i16 %H_filter_FIR_kernel_load_86" [FIR_HLS.cpp:66]   --->   Operation 641 'sext' 'sext_ln66_84' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 642 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_92 = load i16 23" [FIR_HLS.cpp:66]   --->   Operation 642 'load' 'H_filter_FIR_kernel_load_92' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_49 : Operation 643 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_112 = load i16 3" [FIR_HLS.cpp:66]   --->   Operation 643 'load' 'H_filter_FIR_kernel_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_49 : Operation 644 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_24)   --->   "%tmp70 = mul i26 %tmp69_cast, i26 266" [FIR_HLS.cpp:66]   --->   Operation 644 'mul' 'tmp70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 645 [1/1] (0.85ns)   --->   "%tmp71 = add i17 %sext_ln66_84, i17 %sext_ln66_27" [FIR_HLS.cpp:66]   --->   Operation 645 'add' 'tmp71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 646 [1/1] (0.00ns)   --->   "%tmp71_cast = sext i17 %tmp71" [FIR_HLS.cpp:66]   --->   Operation 646 'sext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp71, i3 0" [FIR_HLS.cpp:66]   --->   Operation 647 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 648 [1/1] (0.00ns)   --->   "%p_shl409 = sext i20 %tmp_5" [FIR_HLS.cpp:66]   --->   Operation 648 'sext' 'p_shl409' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg410 = sub i22 0, i22 %p_shl409" [FIR_HLS.cpp:66]   --->   Operation 649 'sub' 'p_neg410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 650 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%tmp72 = sub i22 %p_neg410, i22 %tmp71_cast" [FIR_HLS.cpp:66]   --->   Operation 650 'sub' 'tmp72' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 651 [1/1] (0.00ns)   --->   "%tmp72_cast = sext i22 %tmp72" [FIR_HLS.cpp:66]   --->   Operation 651 'sext' 'tmp72_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 652 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_29)   --->   "%tmp84 = mul i25 %tmp83_cast, i25 149" [FIR_HLS.cpp:66]   --->   Operation 652 'mul' 'tmp84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 653 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_24 = add i26 %tmp70, i26 %tmp72_cast" [FIR_HLS.cpp:66]   --->   Operation 653 'add' 'add_ln66_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 654 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_42 = add i23 %tmp11, i23 %tmp108_cast" [FIR_HLS.cpp:66]   --->   Operation 654 'add' 'add_ln66_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 655 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_91, i16 23" [FIR_HLS.cpp:70]   --->   Operation 655 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 50 <SV = 49> <Delay = 3.65>
ST_50 : Operation 656 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_1 = load i16 114" [FIR_HLS.cpp:66]   --->   Operation 656 'load' 'H_filter_FIR_kernel_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_50 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln66_22 = sext i16 %H_filter_FIR_kernel_load_22" [FIR_HLS.cpp:66]   --->   Operation 657 'sext' 'sext_ln66_22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln66_30 = sext i16 %H_filter_FIR_kernel_load_31" [FIR_HLS.cpp:66]   --->   Operation 658 'sext' 'sext_ln66_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 659 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32_4)   --->   "%mul_ln66 = mul i31 %sext_ln66_56, i31 16957" [FIR_HLS.cpp:66]   --->   Operation 659 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln66_81 = sext i16 %H_filter_FIR_kernel_load_83" [FIR_HLS.cpp:66]   --->   Operation 660 'sext' 'sext_ln66_81' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 661 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_92 = load i16 23" [FIR_HLS.cpp:66]   --->   Operation 661 'load' 'H_filter_FIR_kernel_load_92' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_50 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln66_89 = sext i16 %H_filter_FIR_kernel_load_92" [FIR_HLS.cpp:66]   --->   Operation 662 'sext' 'sext_ln66_89' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 663 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_112 = load i16 3" [FIR_HLS.cpp:66]   --->   Operation 663 'load' 'H_filter_FIR_kernel_load_112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_50 : Operation 664 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_114 = load i16 1" [FIR_HLS.cpp:66]   --->   Operation 664 'load' 'H_filter_FIR_kernel_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_50 : Operation 665 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_25)   --->   "%tmp67 = add i17 %sext_ln66_81, i17 %sext_ln66_30" [FIR_HLS.cpp:66]   --->   Operation 665 'add' 'tmp67' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 666 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_25)   --->   "%tmp67_cast = sext i17 %tmp67" [FIR_HLS.cpp:66]   --->   Operation 666 'sext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 667 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_25)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217429" [FIR_HLS.cpp:66]   --->   Operation 667 'mul' 'tmp68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 668 [1/1] (0.85ns)   --->   "%tmp81 = add i17 %sext_ln66_89, i17 %sext_ln66_22" [FIR_HLS.cpp:66]   --->   Operation 668 'add' 'tmp81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 669 [1/1] (0.00ns)   --->   "%tmp81_cast = sext i17 %tmp81" [FIR_HLS.cpp:66]   --->   Operation 669 'sext' 'tmp81_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp81, i6 0" [FIR_HLS.cpp:66]   --->   Operation 670 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 671 [1/1] (0.00ns)   --->   "%p_shl408 = sext i23 %tmp_6" [FIR_HLS.cpp:66]   --->   Operation 671 'sext' 'p_shl408' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 672 [1/1] (0.92ns)   --->   "%tmp82 = sub i24 %p_shl408, i24 %tmp81_cast" [FIR_HLS.cpp:66]   --->   Operation 672 'sub' 'tmp82' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 673 [1/1] (0.00ns)   --->   "%tmp82_cast = sext i24 %tmp82" [FIR_HLS.cpp:66]   --->   Operation 673 'sext' 'tmp82_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 674 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_29)   --->   "%tmp84 = mul i25 %tmp83_cast, i25 149" [FIR_HLS.cpp:66]   --->   Operation 674 'mul' 'tmp84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 675 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_24 = add i26 %tmp70, i26 %tmp72_cast" [FIR_HLS.cpp:66]   --->   Operation 675 'add' 'add_ln66_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 676 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_29 = add i25 %tmp82_cast, i25 %tmp84" [FIR_HLS.cpp:66]   --->   Operation 676 'add' 'add_ln66_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 677 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load, i16 114" [FIR_HLS.cpp:70]   --->   Operation 677 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 51 <SV = 50> <Delay = 2.69>
ST_51 : Operation 678 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_1 = load i16 114" [FIR_HLS.cpp:66]   --->   Operation 678 'load' 'H_filter_FIR_kernel_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_51 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %H_filter_FIR_kernel_load_1" [FIR_HLS.cpp:66]   --->   Operation 679 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 680 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_3 = load i16 112" [FIR_HLS.cpp:66]   --->   Operation 680 'load' 'H_filter_FIR_kernel_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_51 : Operation 681 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_8 = load i16 107" [FIR_HLS.cpp:66]   --->   Operation 681 'load' 'H_filter_FIR_kernel_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_51 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln66_23 = sext i16 %H_filter_FIR_kernel_load_23" [FIR_HLS.cpp:66]   --->   Operation 682 'sext' 'sext_ln66_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 683 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32_4)   --->   "%mul_ln66 = mul i31 %sext_ln66_56, i31 16957" [FIR_HLS.cpp:66]   --->   Operation 683 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln66_88 = sext i16 %H_filter_FIR_kernel_load_91" [FIR_HLS.cpp:66]   --->   Operation 684 'sext' 'sext_ln66_88' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 685 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_114 = load i16 1" [FIR_HLS.cpp:66]   --->   Operation 685 'load' 'H_filter_FIR_kernel_load_114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_51 : Operation 686 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_25)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217429" [FIR_HLS.cpp:66]   --->   Operation 686 'mul' 'tmp68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 687 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_30)   --->   "%tmp79 = add i17 %sext_ln66_88, i17 %sext_ln66_23" [FIR_HLS.cpp:66]   --->   Operation 687 'add' 'tmp79' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 688 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_30)   --->   "%tmp79_cast = sext i17 %tmp79" [FIR_HLS.cpp:66]   --->   Operation 688 'sext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 689 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_30)   --->   "%tmp80 = mul i26 %tmp79_cast, i26 67108687" [FIR_HLS.cpp:66]   --->   Operation 689 'mul' 'tmp80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 690 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_4 = sub i31 %mul_ln66, i31 %sext_ln66_2" [FIR_HLS.cpp:66]   --->   Operation 690 'sub' 'FIR_accu32_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 691 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_29 = add i25 %tmp82_cast, i25 %tmp84" [FIR_HLS.cpp:66]   --->   Operation 691 'add' 'add_ln66_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 692 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_7, i16 107" [FIR_HLS.cpp:70]   --->   Operation 692 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_51 : Operation 693 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_2, i16 112" [FIR_HLS.cpp:70]   --->   Operation 693 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 52 <SV = 51> <Delay = 2.69>
ST_52 : Operation 694 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_3 = load i16 112" [FIR_HLS.cpp:66]   --->   Operation 694 'load' 'H_filter_FIR_kernel_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_52 : Operation 695 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_8 = load i16 107" [FIR_HLS.cpp:66]   --->   Operation 695 'load' 'H_filter_FIR_kernel_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_52 : Operation 696 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_9 = load i16 106" [FIR_HLS.cpp:66]   --->   Operation 696 'load' 'H_filter_FIR_kernel_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_52 : Operation 697 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_20 = load i16 95" [FIR_HLS.cpp:66]   --->   Operation 697 'load' 'H_filter_FIR_kernel_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_52 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln66_26 = sext i16 %H_filter_FIR_kernel_load_27" [FIR_HLS.cpp:66]   --->   Operation 698 'sext' 'sext_ln66_26' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln66_85 = sext i16 %H_filter_FIR_kernel_load_87" [FIR_HLS.cpp:66]   --->   Operation 699 'sext' 'sext_ln66_85' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 700 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_25)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217429" [FIR_HLS.cpp:66]   --->   Operation 700 'mul' 'tmp68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 701 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_27)   --->   "%tmp73 = add i17 %sext_ln66_85, i17 %sext_ln66_26" [FIR_HLS.cpp:66]   --->   Operation 701 'add' 'tmp73' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 702 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_27)   --->   "%tmp73_cast = sext i17 %tmp73" [FIR_HLS.cpp:66]   --->   Operation 702 'sext' 'tmp73_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 703 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_27)   --->   "%tmp74 = mul i26 %tmp73_cast, i26 67108628" [FIR_HLS.cpp:66]   --->   Operation 703 'mul' 'tmp74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 704 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_30)   --->   "%tmp80 = mul i26 %tmp79_cast, i26 67108687" [FIR_HLS.cpp:66]   --->   Operation 704 'mul' 'tmp80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 705 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_4 = sub i31 %mul_ln66, i31 %sext_ln66_2" [FIR_HLS.cpp:66]   --->   Operation 705 'sub' 'FIR_accu32_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1 = add i31 %add_ln66, i31 %FIR_accu32_4" [FIR_HLS.cpp:66]   --->   Operation 706 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln66_110 = sext i30 %add_ln66_3" [FIR_HLS.cpp:66]   --->   Operation 707 'sext' 'sext_ln66_110' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 708 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln66_4 = add i31 %sext_ln66_110, i31 %add_ln66_1" [FIR_HLS.cpp:66]   --->   Operation 708 'add' 'add_ln66_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln66_126 = sext i26 %add_ln66_24" [FIR_HLS.cpp:66]   --->   Operation 709 'sext' 'sext_ln66_126' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 710 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_25 = add i27 %sext_ln66_126, i27 %tmp68" [FIR_HLS.cpp:66]   --->   Operation 710 'add' 'add_ln66_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 711 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_19, i16 95" [FIR_HLS.cpp:70]   --->   Operation 711 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_52 : Operation 712 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_8, i16 106" [FIR_HLS.cpp:70]   --->   Operation 712 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 53 <SV = 52> <Delay = 2.69>
ST_53 : Operation 713 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_9 = load i16 106" [FIR_HLS.cpp:66]   --->   Operation 713 'load' 'H_filter_FIR_kernel_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_53 : Operation 714 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_20 = load i16 95" [FIR_HLS.cpp:66]   --->   Operation 714 'load' 'H_filter_FIR_kernel_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_53 : Operation 715 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_26 = load i16 89" [FIR_HLS.cpp:66]   --->   Operation 715 'load' 'H_filter_FIR_kernel_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_53 : Operation 716 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_32 = load i16 83" [FIR_HLS.cpp:66]   --->   Operation 716 'load' 'H_filter_FIR_kernel_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_53 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln66_32 = sext i16 %H_filter_FIR_kernel_load_33" [FIR_HLS.cpp:66]   --->   Operation 717 'sext' 'sext_ln66_32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln66_79 = sext i16 %H_filter_FIR_kernel_load_81" [FIR_HLS.cpp:66]   --->   Operation 718 'sext' 'sext_ln66_79' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 719 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_19)   --->   "%tmp63 = add i17 %sext_ln66_79, i17 %sext_ln66_32" [FIR_HLS.cpp:66]   --->   Operation 719 'add' 'tmp63' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 720 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_19)   --->   "%tmp63_cast = sext i17 %tmp63" [FIR_HLS.cpp:66]   --->   Operation 720 'sext' 'tmp63_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 721 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_19)   --->   "%tmp64 = mul i26 %tmp63_cast, i26 330" [FIR_HLS.cpp:66]   --->   Operation 721 'mul' 'tmp64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 722 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_27)   --->   "%tmp74 = mul i26 %tmp73_cast, i26 67108628" [FIR_HLS.cpp:66]   --->   Operation 722 'mul' 'tmp74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_30)   --->   "%tmp80 = mul i26 %tmp79_cast, i26 67108687" [FIR_HLS.cpp:66]   --->   Operation 723 'mul' 'tmp80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 724 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_25 = add i27 %sext_ln66_126, i27 %tmp68" [FIR_HLS.cpp:66]   --->   Operation 724 'add' 'add_ln66_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln66_130 = sext i25 %add_ln66_29" [FIR_HLS.cpp:66]   --->   Operation 725 'sext' 'sext_ln66_130' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 726 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_30 = add i26 %sext_ln66_130, i26 %tmp80" [FIR_HLS.cpp:66]   --->   Operation 726 'add' 'add_ln66_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 727 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_31, i16 83" [FIR_HLS.cpp:70]   --->   Operation 727 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_53 : Operation 728 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_25, i16 89" [FIR_HLS.cpp:70]   --->   Operation 728 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 54 <SV = 53> <Delay = 2.69>
ST_54 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln66_17 = sext i16 %H_filter_FIR_kernel_load_17" [FIR_HLS.cpp:66]   --->   Operation 729 'sext' 'sext_ln66_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 730 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_26 = load i16 89" [FIR_HLS.cpp:66]   --->   Operation 730 'load' 'H_filter_FIR_kernel_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_54 : Operation 731 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_32 = load i16 83" [FIR_HLS.cpp:66]   --->   Operation 731 'load' 'H_filter_FIR_kernel_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_54 : Operation 732 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_82 = load i16 33" [FIR_HLS.cpp:66]   --->   Operation 732 'load' 'H_filter_FIR_kernel_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_54 : Operation 733 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_88 = load i16 27" [FIR_HLS.cpp:66]   --->   Operation 733 'load' 'H_filter_FIR_kernel_load_88' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_54 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln66_94 = sext i16 %H_filter_FIR_kernel_load_97" [FIR_HLS.cpp:66]   --->   Operation 734 'sext' 'sext_ln66_94' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 735 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_19)   --->   "%tmp64 = mul i26 %tmp63_cast, i26 330" [FIR_HLS.cpp:66]   --->   Operation 735 'mul' 'tmp64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 736 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_27)   --->   "%tmp74 = mul i26 %tmp73_cast, i26 67108628" [FIR_HLS.cpp:66]   --->   Operation 736 'mul' 'tmp74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 737 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_36)   --->   "%tmp91 = add i17 %sext_ln66_94, i17 %sext_ln66_17" [FIR_HLS.cpp:66]   --->   Operation 737 'add' 'tmp91' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 738 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_36)   --->   "%tmp91_cast = sext i17 %tmp91" [FIR_HLS.cpp:66]   --->   Operation 738 'sext' 'tmp91_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 739 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_36)   --->   "%tmp92 = mul i25 %tmp91_cast, i25 101" [FIR_HLS.cpp:66]   --->   Operation 739 'mul' 'tmp92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln66_128 = sext i25 %add_ln66_26" [FIR_HLS.cpp:66]   --->   Operation 740 'sext' 'sext_ln66_128' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 741 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_27 = add i26 %sext_ln66_128, i26 %tmp74" [FIR_HLS.cpp:66]   --->   Operation 741 'add' 'add_ln66_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 742 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_30 = add i26 %sext_ln66_130, i26 %tmp80" [FIR_HLS.cpp:66]   --->   Operation 742 'add' 'add_ln66_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 743 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_87, i16 27" [FIR_HLS.cpp:70]   --->   Operation 743 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_54 : Operation 744 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_81, i16 33" [FIR_HLS.cpp:70]   --->   Operation 744 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 55 <SV = 54> <Delay = 3.65>
ST_55 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln66_10 = sext i16 %H_filter_FIR_kernel_load_10" [FIR_HLS.cpp:66]   --->   Operation 745 'sext' 'sext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln66_31 = sext i16 %H_filter_FIR_kernel_load_32" [FIR_HLS.cpp:66]   --->   Operation 746 'sext' 'sext_ln66_31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 747 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_82 = load i16 33" [FIR_HLS.cpp:66]   --->   Operation 747 'load' 'H_filter_FIR_kernel_load_82' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_55 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln66_80 = sext i16 %H_filter_FIR_kernel_load_82" [FIR_HLS.cpp:66]   --->   Operation 748 'sext' 'sext_ln66_80' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 749 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_88 = load i16 27" [FIR_HLS.cpp:66]   --->   Operation 749 'load' 'H_filter_FIR_kernel_load_88' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_55 : Operation 750 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_94 = load i16 21" [FIR_HLS.cpp:66]   --->   Operation 750 'load' 'H_filter_FIR_kernel_load_94' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_55 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln66_101 = sext i16 %H_filter_FIR_kernel_load_104" [FIR_HLS.cpp:66]   --->   Operation 751 'sext' 'sext_ln66_101' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 752 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_105 = load i16 10" [FIR_HLS.cpp:66]   --->   Operation 752 'load' 'H_filter_FIR_kernel_load_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_55 : Operation 753 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_19)   --->   "%tmp64 = mul i26 %tmp63_cast, i26 330" [FIR_HLS.cpp:66]   --->   Operation 753 'mul' 'tmp64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 754 [1/1] (0.85ns)   --->   "%tmp65 = add i17 %sext_ln66_80, i17 %sext_ln66_31" [FIR_HLS.cpp:66]   --->   Operation 754 'add' 'tmp65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp65, i6 0" [FIR_HLS.cpp:66]   --->   Operation 755 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 756 [1/1] (0.00ns)   --->   "%p_shl411 = sext i23 %tmp_3" [FIR_HLS.cpp:66]   --->   Operation 756 'sext' 'p_shl411' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp65, i2 0" [FIR_HLS.cpp:66]   --->   Operation 757 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 758 [1/1] (0.00ns)   --->   "%p_shl412 = sext i19 %tmp_4" [FIR_HLS.cpp:66]   --->   Operation 758 'sext' 'p_shl412' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 759 [1/1] (0.92ns)   --->   "%tmp66 = sub i24 %p_shl411, i24 %p_shl412" [FIR_HLS.cpp:66]   --->   Operation 759 'sub' 'tmp66' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 760 [1/1] (0.00ns)   --->   "%tmp66_cast = sext i24 %tmp66" [FIR_HLS.cpp:66]   --->   Operation 760 'sext' 'tmp66_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 761 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_36)   --->   "%tmp92 = mul i25 %tmp91_cast, i25 101" [FIR_HLS.cpp:66]   --->   Operation 761 'mul' 'tmp92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 762 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_41)   --->   "%tmp103 = add i17 %sext_ln66_101, i17 %sext_ln66_10" [FIR_HLS.cpp:66]   --->   Operation 762 'add' 'tmp103' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 763 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_41)   --->   "%tmp103_cast = sext i17 %tmp103" [FIR_HLS.cpp:66]   --->   Operation 763 'sext' 'tmp103_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 764 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_41)   --->   "%tmp104 = mul i25 %tmp103_cast, i25 69" [FIR_HLS.cpp:66]   --->   Operation 764 'mul' 'tmp104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 765 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_19 = add i26 %tmp64, i26 %tmp66_cast" [FIR_HLS.cpp:66]   --->   Operation 765 'add' 'add_ln66_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 766 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_27 = add i26 %sext_ln66_128, i26 %tmp74" [FIR_HLS.cpp:66]   --->   Operation 766 'add' 'add_ln66_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 767 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_104, i16 10" [FIR_HLS.cpp:70]   --->   Operation 767 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_55 : Operation 768 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_93, i16 21" [FIR_HLS.cpp:70]   --->   Operation 768 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 56 <SV = 55> <Delay = 5.42>
ST_56 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %H_filter_FIR_kernel_load_4" [FIR_HLS.cpp:66]   --->   Operation 769 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %H_filter_FIR_kernel_load_6" [FIR_HLS.cpp:66]   --->   Operation 770 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln66_20 = sext i16 %H_filter_FIR_kernel_load_20" [FIR_HLS.cpp:66]   --->   Operation 771 'sext' 'sext_ln66_20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 772 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_94 = load i16 21" [FIR_HLS.cpp:66]   --->   Operation 772 'load' 'H_filter_FIR_kernel_load_94' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_56 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln66_91 = sext i16 %H_filter_FIR_kernel_load_94" [FIR_HLS.cpp:66]   --->   Operation 773 'sext' 'sext_ln66_91' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 774 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_105 = load i16 10" [FIR_HLS.cpp:66]   --->   Operation 774 'load' 'H_filter_FIR_kernel_load_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_56 : Operation 775 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_106 = load i16 9" [FIR_HLS.cpp:66]   --->   Operation 775 'load' 'H_filter_FIR_kernel_load_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_56 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln66_104 = sext i16 %H_filter_FIR_kernel_load_108" [FIR_HLS.cpp:66]   --->   Operation 776 'sext' 'sext_ln66_104' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln66_106 = sext i16 %H_filter_FIR_kernel_load_110" [FIR_HLS.cpp:66]   --->   Operation 777 'sext' 'sext_ln66_106' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 778 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_111 = load i16 4" [FIR_HLS.cpp:66]   --->   Operation 778 'load' 'H_filter_FIR_kernel_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_56 : Operation 779 [1/1] (0.85ns)   --->   "%tmp13 = sub i17 %sext_ln66_7, i17 %sext_ln66_5" [FIR_HLS.cpp:66]   --->   Operation 779 'sub' 'tmp13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 780 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i17 %tmp13" [FIR_HLS.cpp:66]   --->   Operation 780 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 781 [1/1] (0.86ns)   --->   "%tmp14 = add i18 %tmp13_cast, i18 %sext_ln66_104" [FIR_HLS.cpp:66]   --->   Operation 781 'add' 'tmp14' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 782 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_43)   --->   "%tmp15 = sub i18 %tmp14, i18 %sext_ln66_106" [FIR_HLS.cpp:66]   --->   Operation 782 'sub' 'tmp15' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 783 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_43)   --->   "%tmp15_cast = sext i18 %tmp15" [FIR_HLS.cpp:66]   --->   Operation 783 'sext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 784 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_43)   --->   "%tmp16 = mul i24 %tmp15_cast, i24 55" [FIR_HLS.cpp:66]   --->   Operation 784 'mul' 'tmp16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 785 [1/1] (0.85ns)   --->   "%tmp85 = add i17 %sext_ln66_91, i17 %sext_ln66_20" [FIR_HLS.cpp:66]   --->   Operation 785 'add' 'tmp85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp85, i6 0" [FIR_HLS.cpp:66]   --->   Operation 786 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 787 [1/1] (0.00ns)   --->   "%p_shl405 = sext i23 %tmp_7" [FIR_HLS.cpp:66]   --->   Operation 787 'sext' 'p_shl405' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg406 = sub i25 0, i25 %p_shl405" [FIR_HLS.cpp:66]   --->   Operation 788 'sub' 'p_neg406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp85, i3 0" [FIR_HLS.cpp:66]   --->   Operation 789 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 790 [1/1] (0.00ns)   --->   "%p_shl407 = sext i20 %tmp_8" [FIR_HLS.cpp:66]   --->   Operation 790 'sext' 'p_shl407' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 791 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp86 = sub i25 %p_neg406, i25 %p_shl407" [FIR_HLS.cpp:66]   --->   Operation 791 'sub' 'tmp86' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 792 [1/1] (0.00ns)   --->   "%tmp86_cast = sext i25 %tmp86" [FIR_HLS.cpp:66]   --->   Operation 792 'sext' 'tmp86_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 793 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_36)   --->   "%tmp92 = mul i25 %tmp91_cast, i25 101" [FIR_HLS.cpp:66]   --->   Operation 793 'mul' 'tmp92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 794 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_36)   --->   "%tmp92_cast = sext i25 %tmp92" [FIR_HLS.cpp:66]   --->   Operation 794 'sext' 'tmp92_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 795 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_41)   --->   "%tmp104 = mul i25 %tmp103_cast, i25 69" [FIR_HLS.cpp:66]   --->   Operation 795 'mul' 'tmp104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln66_114 = sext i30 %add_ln66_9" [FIR_HLS.cpp:66]   --->   Operation 796 'sext' 'sext_ln66_114' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_10 = add i31 %sext_ln66_114, i31 %add_ln66_4" [FIR_HLS.cpp:66]   --->   Operation 797 'add' 'add_ln66_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln66_119 = sext i29 %add_ln66_15" [FIR_HLS.cpp:66]   --->   Operation 798 'sext' 'sext_ln66_119' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln66_120 = sext i27 %add_ln66_17" [FIR_HLS.cpp:66]   --->   Operation 799 'sext' 'sext_ln66_120' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln66_121 = sext i26 %add_ln66_18" [FIR_HLS.cpp:66]   --->   Operation 800 'sext' 'sext_ln66_121' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 801 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_19 = add i26 %tmp64, i26 %tmp66_cast" [FIR_HLS.cpp:66]   --->   Operation 801 'add' 'add_ln66_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln66_122 = sext i26 %add_ln66_19" [FIR_HLS.cpp:66]   --->   Operation 802 'sext' 'sext_ln66_122' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 803 [1/1] (0.95ns)   --->   "%add_ln66_20 = add i27 %sext_ln66_122, i27 %sext_ln66_121" [FIR_HLS.cpp:66]   --->   Operation 803 'add' 'add_ln66_20' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln66_123 = sext i27 %add_ln66_20" [FIR_HLS.cpp:66]   --->   Operation 804 'sext' 'sext_ln66_123' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 805 [1/1] (0.96ns)   --->   "%add_ln66_21 = add i28 %sext_ln66_123, i28 %sext_ln66_120" [FIR_HLS.cpp:66]   --->   Operation 805 'add' 'add_ln66_21' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln66_124 = sext i28 %add_ln66_21" [FIR_HLS.cpp:66]   --->   Operation 806 'sext' 'sext_ln66_124' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 807 [1/1] (0.98ns)   --->   "%add_ln66_22 = add i30 %sext_ln66_124, i30 %sext_ln66_119" [FIR_HLS.cpp:66]   --->   Operation 807 'add' 'add_ln66_22' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln66_125 = sext i30 %add_ln66_22" [FIR_HLS.cpp:66]   --->   Operation 808 'sext' 'sext_ln66_125' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 809 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln66_23 = add i31 %sext_ln66_125, i31 %add_ln66_10" [FIR_HLS.cpp:66]   --->   Operation 809 'add' 'add_ln66_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln66_127 = sext i27 %add_ln66_25" [FIR_HLS.cpp:66]   --->   Operation 810 'sext' 'sext_ln66_127' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln66_129 = sext i26 %add_ln66_27" [FIR_HLS.cpp:66]   --->   Operation 811 'sext' 'sext_ln66_129' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_28 = add i28 %sext_ln66_129, i28 %sext_ln66_127" [FIR_HLS.cpp:66]   --->   Operation 812 'add' 'add_ln66_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln66_131 = sext i26 %add_ln66_30" [FIR_HLS.cpp:66]   --->   Operation 813 'sext' 'sext_ln66_131' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln66_132 = sext i25 %add_ln66_31" [FIR_HLS.cpp:66]   --->   Operation 814 'sext' 'sext_ln66_132' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 815 [1/1] (0.94ns)   --->   "%add_ln66_32 = add i26 %sext_ln66_132, i26 %tmp86_cast" [FIR_HLS.cpp:66]   --->   Operation 815 'add' 'add_ln66_32' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln66_133 = sext i26 %add_ln66_32" [FIR_HLS.cpp:66]   --->   Operation 816 'sext' 'sext_ln66_133' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 817 [1/1] (0.95ns)   --->   "%add_ln66_33 = add i27 %sext_ln66_133, i27 %sext_ln66_131" [FIR_HLS.cpp:66]   --->   Operation 817 'add' 'add_ln66_33' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln66_134 = sext i27 %add_ln66_33" [FIR_HLS.cpp:66]   --->   Operation 818 'sext' 'sext_ln66_134' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 819 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln66_34 = add i28 %sext_ln66_134, i28 %add_ln66_28" [FIR_HLS.cpp:66]   --->   Operation 819 'add' 'add_ln66_34' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln66_136 = sext i25 %add_ln66_35" [FIR_HLS.cpp:66]   --->   Operation 820 'sext' 'sext_ln66_136' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 821 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_36 = add i26 %sext_ln66_136, i26 %tmp92_cast" [FIR_HLS.cpp:66]   --->   Operation 821 'add' 'add_ln66_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 822 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_110, i16 4" [FIR_HLS.cpp:70]   --->   Operation 822 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_56 : Operation 823 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_105, i16 9" [FIR_HLS.cpp:70]   --->   Operation 823 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 57 <SV = 56> <Delay = 4.37>
ST_57 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln66_9 = sext i16 %H_filter_FIR_kernel_load_8" [FIR_HLS.cpp:66]   --->   Operation 824 'sext' 'sext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 825 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_13 = load i16 102" [FIR_HLS.cpp:66]   --->   Operation 825 'load' 'H_filter_FIR_kernel_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_57 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln66_14 = sext i16 %H_filter_FIR_kernel_load_14" [FIR_HLS.cpp:66]   --->   Operation 826 'sext' 'sext_ln66_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln66_97 = sext i16 %H_filter_FIR_kernel_load_100" [FIR_HLS.cpp:66]   --->   Operation 827 'sext' 'sext_ln66_97' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 828 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_101 = load i16 14" [FIR_HLS.cpp:66]   --->   Operation 828 'load' 'H_filter_FIR_kernel_load_101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_57 : Operation 829 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_106 = load i16 9" [FIR_HLS.cpp:66]   --->   Operation 829 'load' 'H_filter_FIR_kernel_load_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_57 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln66_102 = sext i16 %H_filter_FIR_kernel_load_106" [FIR_HLS.cpp:66]   --->   Operation 830 'sext' 'sext_ln66_102' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 831 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_111 = load i16 4" [FIR_HLS.cpp:66]   --->   Operation 831 'load' 'H_filter_FIR_kernel_load_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_57 : Operation 832 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_load_9_cast = sext i16 %H_filter_FIR_kernel_load_9" [FIR_HLS.cpp:66]   --->   Operation 832 'sext' 'H_filter_FIR_kernel_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 833 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_load_26_cast = sext i16 %H_filter_FIR_kernel_load_26" [FIR_HLS.cpp:66]   --->   Operation 833 'sext' 'H_filter_FIR_kernel_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 834 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_load_88_cast = sext i16 %H_filter_FIR_kernel_load_88" [FIR_HLS.cpp:66]   --->   Operation 834 'sext' 'H_filter_FIR_kernel_load_88_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 835 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_load_105_cast = sext i16 %H_filter_FIR_kernel_load_105" [FIR_HLS.cpp:66]   --->   Operation 835 'sext' 'H_filter_FIR_kernel_load_105_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 836 [1/1] (0.85ns)   --->   "%tmp6 = add i17 %H_filter_FIR_kernel_load_26_cast, i17 %H_filter_FIR_kernel_load_9_cast" [FIR_HLS.cpp:66]   --->   Operation 836 'add' 'tmp6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 837 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6" [FIR_HLS.cpp:66]   --->   Operation 837 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 838 [1/1] (0.85ns)   --->   "%tmp12 = add i17 %H_filter_FIR_kernel_load_88_cast, i17 %H_filter_FIR_kernel_load_105_cast" [FIR_HLS.cpp:66]   --->   Operation 838 'add' 'tmp12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 839 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i17 %tmp12" [FIR_HLS.cpp:66]   --->   Operation 839 'sext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 840 [1/1] (0.86ns)   --->   "%tmp610 = add i18 %tmp12_cast, i18 %tmp6_cast" [FIR_HLS.cpp:66]   --->   Operation 840 'add' 'tmp610' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 841 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp610, i5 0" [FIR_HLS.cpp:66]   --->   Operation 841 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_cast = sext i23 %tmp" [FIR_HLS.cpp:66]   --->   Operation 842 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 843 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_43)   --->   "%tmp16 = mul i24 %tmp15_cast, i24 55" [FIR_HLS.cpp:66]   --->   Operation 843 'mul' 'tmp16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 844 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_38)   --->   "%tmp97 = add i17 %sext_ln66_97, i17 %sext_ln66_14" [FIR_HLS.cpp:66]   --->   Operation 844 'add' 'tmp97' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 845 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_38)   --->   "%tmp97_cast = sext i17 %tmp97" [FIR_HLS.cpp:66]   --->   Operation 845 'sext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 846 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_38)   --->   "%tmp98 = mul i25 %tmp97_cast, i25 77" [FIR_HLS.cpp:66]   --->   Operation 846 'mul' 'tmp98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 847 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_41)   --->   "%tmp104 = mul i25 %tmp103_cast, i25 69" [FIR_HLS.cpp:66]   --->   Operation 847 'mul' 'tmp104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 848 [1/1] (0.85ns)   --->   "%tmp105 = add i17 %sext_ln66_102, i17 %sext_ln66_9" [FIR_HLS.cpp:66]   --->   Operation 848 'add' 'tmp105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 849 [1/1] (0.00ns)   --->   "%tmp105_cast = sext i17 %tmp105" [FIR_HLS.cpp:66]   --->   Operation 849 'sext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp105, i6 0" [FIR_HLS.cpp:66]   --->   Operation 850 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 851 [1/1] (0.00ns)   --->   "%p_shl404 = sext i23 %tmp_9" [FIR_HLS.cpp:66]   --->   Operation 851 'sext' 'p_shl404' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 852 [1/1] (0.92ns)   --->   "%p_neg = sub i25 0, i25 %p_shl404" [FIR_HLS.cpp:66]   --->   Operation 852 'sub' 'p_neg' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp106 = sub i25 %p_neg, i25 %tmp105_cast" [FIR_HLS.cpp:66]   --->   Operation 853 'sub' 'tmp106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 854 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_36 = add i26 %sext_ln66_136, i26 %tmp92_cast" [FIR_HLS.cpp:66]   --->   Operation 854 'add' 'add_ln66_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 855 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln66_40 = add i25 %tmp_cast, i25 %tmp106" [FIR_HLS.cpp:66]   --->   Operation 855 'add' 'add_ln66_40' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 856 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_41 = add i25 %add_ln66_40, i25 %tmp104" [FIR_HLS.cpp:66]   --->   Operation 856 'add' 'add_ln66_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 857 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_100, i16 14" [FIR_HLS.cpp:70]   --->   Operation 857 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_57 : Operation 858 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_12, i16 102" [FIR_HLS.cpp:70]   --->   Operation 858 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 58 <SV = 57> <Delay = 2.69>
ST_58 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %H_filter_FIR_kernel_load" [FIR_HLS.cpp:66]   --->   Operation 859 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %H_filter_FIR_kernel_load_3" [FIR_HLS.cpp:66]   --->   Operation 860 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 861 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_13 = load i16 102" [FIR_HLS.cpp:66]   --->   Operation 861 'load' 'H_filter_FIR_kernel_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_58 : Operation 862 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_101 = load i16 14" [FIR_HLS.cpp:66]   --->   Operation 862 'load' 'H_filter_FIR_kernel_load_101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_58 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i16 %H_filter_FIR_kernel_load_111" [FIR_HLS.cpp:59]   --->   Operation 863 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 864 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_113 = load i16 2" [FIR_HLS.cpp:66]   --->   Operation 864 'load' 'H_filter_FIR_kernel_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_58 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln66_108 = sext i16 %H_filter_FIR_kernel_load_114" [FIR_HLS.cpp:66]   --->   Operation 865 'sext' 'sext_ln66_108' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 866 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load_115 = load i16 0" [FIR_HLS.cpp:66]   --->   Operation 866 'load' 'H_filter_FIR_kernel_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_58 : Operation 867 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_43)   --->   "%tmp16 = mul i24 %tmp15_cast, i24 55" [FIR_HLS.cpp:66]   --->   Operation 867 'mul' 'tmp16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 868 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_38)   --->   "%tmp98 = mul i25 %tmp97_cast, i25 77" [FIR_HLS.cpp:66]   --->   Operation 868 'mul' 'tmp98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 869 [1/1] (0.85ns)   --->   "%tmp109 = add i17 %sext_ln59_1, i17 %sext_ln66_4" [FIR_HLS.cpp:59]   --->   Operation 869 'add' 'tmp109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp109, i4 0" [FIR_HLS.cpp:59]   --->   Operation 870 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 871 [1/1] (0.00ns)   --->   "%p_shl = sext i21 %tmp_10" [FIR_HLS.cpp:59]   --->   Operation 871 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 872 [1/1] (0.90ns)   --->   "%tmp110 = sub i22 0, i22 %p_shl" [FIR_HLS.cpp:59]   --->   Operation 872 'sub' 'tmp110' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 873 [1/1] (0.00ns)   --->   "%tmp110_cast = sext i22 %tmp110" [FIR_HLS.cpp:59]   --->   Operation 873 'sext' 'tmp110_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 874 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_50)   --->   "%tmp113 = add i17 %sext_ln66_108, i17 %sext_ln66_1" [FIR_HLS.cpp:66]   --->   Operation 874 'add' 'tmp113' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 875 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_50)   --->   "%tmp113_cast = sext i17 %tmp113" [FIR_HLS.cpp:66]   --->   Operation 875 'sext' 'tmp113_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 876 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_50)   --->   "%tmp114 = mul i25 %tmp113_cast, i25 33554327" [FIR_HLS.cpp:66]   --->   Operation 876 'mul' 'tmp114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 877 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_41 = add i25 %add_ln66_40, i25 %tmp104" [FIR_HLS.cpp:66]   --->   Operation 877 'add' 'add_ln66_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 878 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_43 = add i24 %tmp16, i24 %tmp110_cast" [FIR_HLS.cpp:66]   --->   Operation 878 'add' 'add_ln66_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 879 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_114, i16 0" [FIR_HLS.cpp:70]   --->   Operation 879 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_58 : Operation 880 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_112, i16 2" [FIR_HLS.cpp:70]   --->   Operation 880 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 59 <SV = 58> <Delay = 2.95>
ST_59 : Operation 881 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln62 = store i16 %x_n_read, i16 116" [FIR_HLS.cpp:62]   --->   Operation 881 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_59 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %x_n_read" [FIR_HLS.cpp:66]   --->   Operation 882 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %H_filter_FIR_kernel_load_2" [FIR_HLS.cpp:66]   --->   Operation 883 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln66_13 = sext i16 %H_filter_FIR_kernel_load_13" [FIR_HLS.cpp:66]   --->   Operation 884 'sext' 'sext_ln66_13' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln66_98 = sext i16 %H_filter_FIR_kernel_load_101" [FIR_HLS.cpp:66]   --->   Operation 885 'sext' 'sext_ln66_98' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i16 %H_filter_FIR_kernel_load_112" [FIR_HLS.cpp:59]   --->   Operation 886 'sext' 'sext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 887 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_113 = load i16 2" [FIR_HLS.cpp:66]   --->   Operation 887 'load' 'H_filter_FIR_kernel_load_113' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_59 : Operation 888 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load_115 = load i16 0" [FIR_HLS.cpp:66]   --->   Operation 888 'load' 'H_filter_FIR_kernel_load_115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_59 : Operation 889 [1/1] (0.00ns)   --->   "%H_filter_FIR_kernel_load_115_cast = sext i16 %H_filter_FIR_kernel_load_115" [FIR_HLS.cpp:66]   --->   Operation 889 'sext' 'H_filter_FIR_kernel_load_115_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 890 [1/1] (0.85ns)   --->   "%tmp117 = add i17 %sext_ln66_13, i17 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 890 'add' 'tmp117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 891 [1/1] (0.00ns)   --->   "%tmp117_cast = sext i17 %tmp117" [FIR_HLS.cpp:66]   --->   Operation 891 'sext' 'tmp117_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 892 [1/1] (0.85ns)   --->   "%tmp118 = add i17 %sext_ln66_98, i17 %H_filter_FIR_kernel_load_115_cast" [FIR_HLS.cpp:66]   --->   Operation 892 'add' 'tmp118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 893 [1/1] (0.00ns)   --->   "%tmp118_cast = sext i17 %tmp118" [FIR_HLS.cpp:66]   --->   Operation 893 'sext' 'tmp118_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 894 [1/1] (0.86ns)   --->   "%tmp19 = add i18 %tmp118_cast, i18 %tmp117_cast" [FIR_HLS.cpp:66]   --->   Operation 894 'add' 'tmp19' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 895 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_38)   --->   "%tmp98 = mul i25 %tmp97_cast, i25 77" [FIR_HLS.cpp:66]   --->   Operation 895 'mul' 'tmp98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 896 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_49)   --->   "%tmp111 = add i17 %sext_ln59_2, i17 %sext_ln66_3" [FIR_HLS.cpp:59]   --->   Operation 896 'add' 'tmp111' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 897 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_49)   --->   "%tmp111_cast = sext i17 %tmp111" [FIR_HLS.cpp:59]   --->   Operation 897 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 898 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_49)   --->   "%tmp112 = mul i24 %tmp111_cast, i24 38" [FIR_HLS.cpp:59]   --->   Operation 898 'mul' 'tmp112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 899 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_50)   --->   "%tmp114 = mul i25 %tmp113_cast, i25 33554327" [FIR_HLS.cpp:66]   --->   Operation 899 'mul' 'tmp114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln66_137 = sext i24 %add_ln66_37" [FIR_HLS.cpp:66]   --->   Operation 900 'sext' 'sext_ln66_137' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 901 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_38 = add i25 %sext_ln66_137, i25 %tmp98" [FIR_HLS.cpp:66]   --->   Operation 901 'add' 'add_ln66_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln66_142 = sext i25 %add_ln66_41" [FIR_HLS.cpp:66]   --->   Operation 902 'sext' 'sext_ln66_142' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln66_140 = sext i23 %add_ln66_42" [FIR_HLS.cpp:66]   --->   Operation 903 'sext' 'sext_ln66_140' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 904 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_43 = add i24 %tmp16, i24 %tmp110_cast" [FIR_HLS.cpp:66]   --->   Operation 904 'add' 'add_ln66_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln66_141 = sext i24 %add_ln66_43" [FIR_HLS.cpp:66]   --->   Operation 905 'sext' 'sext_ln66_141' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 906 [1/1] (0.93ns)   --->   "%add_ln66_44 = add i25 %sext_ln66_141, i25 %sext_ln66_140" [FIR_HLS.cpp:66]   --->   Operation 906 'add' 'add_ln66_44' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln66_144 = sext i25 %add_ln66_44" [FIR_HLS.cpp:66]   --->   Operation 907 'sext' 'sext_ln66_144' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 908 [1/1] (0.94ns)   --->   "%add_ln66_45 = add i26 %sext_ln66_144, i26 %sext_ln66_142" [FIR_HLS.cpp:66]   --->   Operation 908 'add' 'add_ln66_45' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 909 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_113, i16 1" [FIR_HLS.cpp:70]   --->   Operation 909 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 60 <SV = 59> <Delay = 4.25>
ST_60 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln66_107 = sext i16 %H_filter_FIR_kernel_load_113" [FIR_HLS.cpp:66]   --->   Operation 910 'sext' 'sext_ln66_107' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %tmp19, i6 0" [FIR_HLS.cpp:66]   --->   Operation 911 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 912 [1/1] (0.00ns)   --->   "%p_shl413 = sext i24 %tmp_1" [FIR_HLS.cpp:66]   --->   Operation 912 'sext' 'p_shl413' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp19, i1 0" [FIR_HLS.cpp:66]   --->   Operation 913 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 914 [1/1] (0.00ns)   --->   "%p_shl414 = sext i19 %tmp_2" [FIR_HLS.cpp:66]   --->   Operation 914 'sext' 'p_shl414' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 915 [1/1] (0.93ns)   --->   "%tmp20 = sub i25 %p_shl413, i25 %p_shl414" [FIR_HLS.cpp:66]   --->   Operation 915 'sub' 'tmp20' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 916 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_49)   --->   "%tmp112 = mul i24 %tmp111_cast, i24 38" [FIR_HLS.cpp:59]   --->   Operation 916 'mul' 'tmp112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 917 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_50)   --->   "%tmp114 = mul i25 %tmp113_cast, i25 33554327" [FIR_HLS.cpp:66]   --->   Operation 917 'mul' 'tmp114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln66_135 = sext i28 %add_ln66_34" [FIR_HLS.cpp:66]   --->   Operation 918 'sext' 'sext_ln66_135' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 919 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_38 = add i25 %sext_ln66_137, i25 %tmp98" [FIR_HLS.cpp:66]   --->   Operation 919 'add' 'add_ln66_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln66_138 = sext i25 %add_ln66_38" [FIR_HLS.cpp:66]   --->   Operation 920 'sext' 'sext_ln66_138' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 921 [1/1] (0.95ns)   --->   "%add_ln66_39 = add i26 %sext_ln66_138, i26 %add_ln66_36" [FIR_HLS.cpp:66]   --->   Operation 921 'add' 'add_ln66_39' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln66_139 = sext i26 %add_ln66_39" [FIR_HLS.cpp:66]   --->   Operation 922 'sext' 'sext_ln66_139' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln66_145 = sext i26 %add_ln66_45" [FIR_HLS.cpp:66]   --->   Operation 923 'sext' 'sext_ln66_145' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 924 [1/1] (0.95ns)   --->   "%add_ln66_46 = add i27 %sext_ln66_145, i27 %sext_ln66_139" [FIR_HLS.cpp:66]   --->   Operation 924 'add' 'add_ln66_46' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln66_146 = sext i27 %add_ln66_46" [FIR_HLS.cpp:66]   --->   Operation 925 'sext' 'sext_ln66_146' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 926 [1/1] (0.97ns)   --->   "%add_ln66_47 = add i29 %sext_ln66_146, i29 %sext_ln66_135" [FIR_HLS.cpp:66]   --->   Operation 926 'add' 'add_ln66_47' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln66_147 = sext i29 %add_ln66_47" [FIR_HLS.cpp:66]   --->   Operation 927 'sext' 'sext_ln66_147' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%FIR_accu32_5 = add i31 %sext_ln66_147, i31 %add_ln66_23" [FIR_HLS.cpp:66]   --->   Operation 928 'add' 'FIR_accu32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 929 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%FIR_accu32_6 = sub i31 %FIR_accu32_5, i31 %sext_ln66_107" [FIR_HLS.cpp:66]   --->   Operation 929 'sub' 'FIR_accu32_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 930 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_50 = add i25 %tmp114, i25 %tmp20" [FIR_HLS.cpp:66]   --->   Operation 930 'add' 'add_ln66_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 931 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_111, i16 3" [FIR_HLS.cpp:70]   --->   Operation 931 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_60 : Operation 932 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_108, i16 6" [FIR_HLS.cpp:70]   --->   Operation 932 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 61 <SV = 60> <Delay = 1.23>
ST_61 : Operation 933 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_49)   --->   "%tmp112 = mul i24 %tmp111_cast, i24 38" [FIR_HLS.cpp:59]   --->   Operation 933 'mul' 'tmp112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 934 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_49)   --->   "%tmp112_cast = sext i24 %tmp112" [FIR_HLS.cpp:59]   --->   Operation 934 'sext' 'tmp112_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 935 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_49 = add i31 %FIR_accu32_6, i31 %tmp112_cast" [FIR_HLS.cpp:66]   --->   Operation 935 'add' 'add_ln66_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 936 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_50 = add i25 %tmp114, i25 %tmp20" [FIR_HLS.cpp:66]   --->   Operation 936 'add' 'add_ln66_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 937 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_106, i16 8" [FIR_HLS.cpp:70]   --->   Operation 937 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_61 : Operation 938 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_101, i16 13" [FIR_HLS.cpp:70]   --->   Operation 938 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 62 <SV = 61> <Delay = 1.65>
ST_62 : Operation 939 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_49 = add i31 %FIR_accu32_6, i31 %tmp112_cast" [FIR_HLS.cpp:66]   --->   Operation 939 'add' 'add_ln66_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln66_143 = sext i25 %add_ln66_50" [FIR_HLS.cpp:66]   --->   Operation 940 'sext' 'sext_ln66_143' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 941 [1/1] (1.00ns)   --->   "%FIR_accu32 = add i31 %sext_ln66_143, i31 %add_ln66_49" [FIR_HLS.cpp:66]   --->   Operation 941 'add' 'FIR_accu32' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 942 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_97, i16 17" [FIR_HLS.cpp:70]   --->   Operation 942 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_62 : Operation 943 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_96, i16 18" [FIR_HLS.cpp:70]   --->   Operation 943 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_62 : Operation 944 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %FIR_accu32, i32 15, i32 30" [FIR_HLS.cpp:69]   --->   Operation 944 'partselect' 'y' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 1.23>
ST_63 : Operation 945 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_94, i16 20" [FIR_HLS.cpp:70]   --->   Operation 945 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_63 : Operation 946 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_92, i16 22" [FIR_HLS.cpp:70]   --->   Operation 946 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 64 <SV = 63> <Delay = 1.23>
ST_64 : Operation 947 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_88, i16 26" [FIR_HLS.cpp:70]   --->   Operation 947 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_64 : Operation 948 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_86, i16 28" [FIR_HLS.cpp:70]   --->   Operation 948 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 65 <SV = 64> <Delay = 1.23>
ST_65 : Operation 949 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_84, i16 30" [FIR_HLS.cpp:70]   --->   Operation 949 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_65 : Operation 950 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_83, i16 31" [FIR_HLS.cpp:70]   --->   Operation 950 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 66 <SV = 65> <Delay = 1.23>
ST_66 : Operation 951 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_82, i16 32" [FIR_HLS.cpp:70]   --->   Operation 951 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_66 : Operation 952 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_78, i16 36" [FIR_HLS.cpp:70]   --->   Operation 952 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 67 <SV = 66> <Delay = 1.23>
ST_67 : Operation 953 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_76, i16 38" [FIR_HLS.cpp:70]   --->   Operation 953 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_67 : Operation 954 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_73, i16 41" [FIR_HLS.cpp:70]   --->   Operation 954 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 68 <SV = 67> <Delay = 1.23>
ST_68 : Operation 955 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_70, i16 44" [FIR_HLS.cpp:70]   --->   Operation 955 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_68 : Operation 956 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_67, i16 47" [FIR_HLS.cpp:70]   --->   Operation 956 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 69 <SV = 68> <Delay = 1.23>
ST_69 : Operation 957 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_64, i16 50" [FIR_HLS.cpp:70]   --->   Operation 957 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_69 : Operation 958 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_61, i16 53" [FIR_HLS.cpp:70]   --->   Operation 958 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 70 <SV = 69> <Delay = 1.23>
ST_70 : Operation 959 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_60, i16 54" [FIR_HLS.cpp:70]   --->   Operation 959 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_70 : Operation 960 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_57, i16 57" [FIR_HLS.cpp:70]   --->   Operation 960 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 71 <SV = 70> <Delay = 1.23>
ST_71 : Operation 961 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_55, i16 59" [FIR_HLS.cpp:70]   --->   Operation 961 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_71 : Operation 962 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_54, i16 60" [FIR_HLS.cpp:70]   --->   Operation 962 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 72 <SV = 71> <Delay = 1.23>
ST_72 : Operation 963 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_51, i16 63" [FIR_HLS.cpp:70]   --->   Operation 963 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_72 : Operation 964 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_50, i16 64" [FIR_HLS.cpp:70]   --->   Operation 964 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 73 <SV = 72> <Delay = 1.23>
ST_73 : Operation 965 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_48, i16 66" [FIR_HLS.cpp:70]   --->   Operation 965 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_73 : Operation 966 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_47, i16 67" [FIR_HLS.cpp:70]   --->   Operation 966 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 74 <SV = 73> <Delay = 1.23>
ST_74 : Operation 967 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_45, i16 69" [FIR_HLS.cpp:70]   --->   Operation 967 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_74 : Operation 968 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_44, i16 70" [FIR_HLS.cpp:70]   --->   Operation 968 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 75 <SV = 74> <Delay = 1.23>
ST_75 : Operation 969 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_42, i16 72" [FIR_HLS.cpp:70]   --->   Operation 969 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_75 : Operation 970 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_41, i16 73" [FIR_HLS.cpp:70]   --->   Operation 970 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 76 <SV = 75> <Delay = 1.23>
ST_76 : Operation 971 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_39, i16 75" [FIR_HLS.cpp:70]   --->   Operation 971 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_76 : Operation 972 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_38, i16 76" [FIR_HLS.cpp:70]   --->   Operation 972 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 77 <SV = 76> <Delay = 1.23>
ST_77 : Operation 973 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_36, i16 78" [FIR_HLS.cpp:70]   --->   Operation 973 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_77 : Operation 974 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_35, i16 79" [FIR_HLS.cpp:70]   --->   Operation 974 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 78 <SV = 77> <Delay = 1.23>
ST_78 : Operation 975 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_34, i16 80" [FIR_HLS.cpp:70]   --->   Operation 975 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_78 : Operation 976 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_33, i16 81" [FIR_HLS.cpp:70]   --->   Operation 976 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 79 <SV = 78> <Delay = 1.23>
ST_79 : Operation 977 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_32, i16 82" [FIR_HLS.cpp:70]   --->   Operation 977 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_79 : Operation 978 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_29, i16 85" [FIR_HLS.cpp:70]   --->   Operation 978 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 80 <SV = 79> <Delay = 1.23>
ST_80 : Operation 979 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_28, i16 86" [FIR_HLS.cpp:70]   --->   Operation 979 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_80 : Operation 980 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_26, i16 88" [FIR_HLS.cpp:70]   --->   Operation 980 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 81 <SV = 80> <Delay = 1.23>
ST_81 : Operation 981 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_24, i16 90" [FIR_HLS.cpp:70]   --->   Operation 981 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_81 : Operation 982 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_23, i16 91" [FIR_HLS.cpp:70]   --->   Operation 982 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 82 <SV = 81> <Delay = 1.23>
ST_82 : Operation 983 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_22, i16 92" [FIR_HLS.cpp:70]   --->   Operation 983 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_82 : Operation 984 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_20, i16 94" [FIR_HLS.cpp:70]   --->   Operation 984 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 83 <SV = 82> <Delay = 1.23>
ST_83 : Operation 985 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_18, i16 96" [FIR_HLS.cpp:70]   --->   Operation 985 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_83 : Operation 986 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_15, i16 99" [FIR_HLS.cpp:70]   --->   Operation 986 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 84 <SV = 83> <Delay = 1.23>
ST_84 : Operation 987 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_14, i16 100" [FIR_HLS.cpp:70]   --->   Operation 987 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_84 : Operation 988 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_13, i16 101" [FIR_HLS.cpp:70]   --->   Operation 988 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 85 <SV = 84> <Delay = 1.23>
ST_85 : Operation 989 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_11, i16 103" [FIR_HLS.cpp:70]   --->   Operation 989 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_85 : Operation 990 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_10, i16 104" [FIR_HLS.cpp:70]   --->   Operation 990 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 86 <SV = 85> <Delay = 1.23>
ST_86 : Operation 991 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_9, i16 105" [FIR_HLS.cpp:70]   --->   Operation 991 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_86 : Operation 992 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_6, i16 108" [FIR_HLS.cpp:70]   --->   Operation 992 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 87 <SV = 86> <Delay = 1.23>
ST_87 : Operation 993 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_4, i16 110" [FIR_HLS.cpp:70]   --->   Operation 993 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_87 : Operation 994 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_3, i16 111" [FIR_HLS.cpp:70]   --->   Operation 994 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 88 <SV = 87> <Delay = 1.23>
ST_88 : Operation 995 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln70 = store i16 %H_filter_FIR_kernel_load_1, i16 113" [FIR_HLS.cpp:70]   --->   Operation 995 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>
ST_88 : Operation 996 [1/1] (0.00ns)   --->   "%ret_ln74 = ret i16 %y" [FIR_HLS.cpp:74]   --->   Operation 996 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_12', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [28]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_25', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [54]  (1.237 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_40', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [83]  (1.237 ns)

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_46', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [95]  (1.237 ns)

 <State 6>: 4.629ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_52', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [107]  (1.237 ns)
	'add' operation 17 bit of DSP[287] ('tmp27', FIR_HLS.cpp:59) [285]  (2.396 ns)
	'mul' operation 29 bit of DSP[287] ('tmp28', FIR_HLS.cpp:59) [287]  (0.996 ns)

 <State 7>: 4.629ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_65', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [134]  (1.237 ns)
	'add' operation 17 bit of DSP[297] ('tmp33', FIR_HLS.cpp:66) [295]  (2.396 ns)
	'mul' operation 28 bit of DSP[297] ('tmp34', FIR_HLS.cpp:66) [297]  (0.996 ns)

 <State 8>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[306] ('tmp39', FIR_HLS.cpp:66) [304]  (2.396 ns)
	'mul' operation 28 bit of DSP[306] ('tmp40', FIR_HLS.cpp:66) [306]  (0.996 ns)

 <State 9>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[313] ('tmp43', FIR_HLS.cpp:66) [311]  (2.396 ns)
	'mul' operation 27 bit of DSP[313] ('tmp44', FIR_HLS.cpp:66) [313]  (0.996 ns)

 <State 10>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[323] ('tmp49', FIR_HLS.cpp:66) [321]  (2.396 ns)
	'mul' operation 27 bit of DSP[323] ('tmp50', FIR_HLS.cpp:66) [323]  (0.996 ns)

 <State 11>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[333] ('tmp55', FIR_HLS.cpp:66) [331]  (2.396 ns)
	'mul' operation 27 bit of DSP[333] ('tmp56', FIR_HLS.cpp:66) [333]  (0.996 ns)

 <State 12>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[373] ('tmp75', FIR_HLS.cpp:66) [371]  (2.396 ns)
	'mul' operation 25 bit of DSP[373] ('tmp76', FIR_HLS.cpp:66) [373]  (0.996 ns)

 <State 13>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[410] ('tmp93', FIR_HLS.cpp:66) [408]  (2.396 ns)
	'mul' operation 25 bit of DSP[410] ('tmp94', FIR_HLS.cpp:66) [410]  (0.996 ns)

 <State 14>: 3.392ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[419] ('tmp99', FIR_HLS.cpp:66) [417]  (2.396 ns)
	'mul' operation 24 bit of DSP[419] ('tmp100', FIR_HLS.cpp:66) [419]  (0.996 ns)

 <State 15>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_35', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [73]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_39', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [81]  (1.237 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_45', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [93]  (1.237 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_51', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [105]  (1.237 ns)

 <State 19>: 4.629ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_58', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [120]  (1.237 ns)
	'add' operation 17 bit of DSP[277] ('tmp21', FIR_HLS.cpp:66) [275]  (2.396 ns)
	'mul' operation 31 bit of DSP[277] ('tmp22', FIR_HLS.cpp:66) [277]  (0.996 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_66', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [136]  (1.237 ns)

 <State 21>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[456] ('tmp35', FIR_HLS.cpp:66) [298]  (1.696 ns)
	'mul' operation 28 bit of DSP[456] ('tmp36', FIR_HLS.cpp:66) [300]  (0.996 ns)

 <State 22>: 4.629ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_79', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [162]  (1.237 ns)
	'add' operation 17 bit of DSP[340] ('tmp59', FIR_HLS.cpp:66) [338]  (2.396 ns)
	'mul' operation 26 bit of DSP[340] ('tmp60', FIR_HLS.cpp:66) [340]  (0.996 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_84', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [172]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_90', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [183]  (1.237 ns)

 <State 25>: 4.629ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_95', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [193]  (1.237 ns)
	'add' operation 17 bit of DSP[400] ('tmp87', FIR_HLS.cpp:66) [398]  (2.396 ns)
	'mul' operation 25 bit of DSP[400] ('tmp88', FIR_HLS.cpp:66) [400]  (0.996 ns)

 <State 26>: 5.482ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_107', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [216]  (1.237 ns)
	'add' operation 17 bit ('tmp116', FIR_HLS.cpp:66) [254]  (0.853 ns)
	'add' operation 18 bit of DSP[258] ('tmp10', FIR_HLS.cpp:66) [256]  (2.396 ns)
	'mul' operation 23 bit of DSP[258] ('tmp11', FIR_HLS.cpp:66) [258]  (0.996 ns)

 <State 27>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[476] ('tmp57', FIR_HLS.cpp:66) [334]  (1.696 ns)
	'mul' operation 26 bit of DSP[476] ('tmp58', FIR_HLS.cpp:66) [336]  (0.996 ns)

 <State 28>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[494] ('tmp77', FIR_HLS.cpp:66) [374]  (1.696 ns)
	'mul' operation 24 bit of DSP[494] ('tmp78', FIR_HLS.cpp:66) [376]  (0.996 ns)

 <State 29>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[511] ('tmp95', FIR_HLS.cpp:66) [411]  (1.696 ns)
	'mul' operation 25 bit of DSP[511] ('tmp96', FIR_HLS.cpp:66) [413]  (0.996 ns)

 <State 30>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[514] ('tmp101', FIR_HLS.cpp:66) [420]  (1.696 ns)
	'mul' operation 24 bit of DSP[514] ('tmp102', FIR_HLS.cpp:66) [422]  (0.996 ns)

 <State 31>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_27', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [57]  (1.237 ns)

 <State 32>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_33', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [69]  (1.237 ns)

 <State 33>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_38', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [79]  (1.237 ns)

 <State 34>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_44', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [91]  (1.237 ns)

 <State 35>: 2.474ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_53', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [109]  (1.237 ns)
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_53', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [602]  (1.237 ns)

 <State 36>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_54', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [111]  (1.237 ns)

 <State 37>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_59', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [122]  (1.237 ns)
	'add' operation 17 bit of DSP[449] ('tmp23', FIR_HLS.cpp:66) [278]  (1.696 ns)
	'mul' operation 28 bit of DSP[449] ('tmp24', FIR_HLS.cpp:66) [280]  (0.996 ns)

 <State 38>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_60', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [124]  (1.237 ns)
	'add' operation 17 bit of DSP[453] ('tmp25', FIR_HLS.cpp:66) [282]  (1.696 ns)
	'mul' operation 30 bit of DSP[453] ('tmp26', FIR_HLS.cpp:66) [284]  (0.996 ns)

 <State 39>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_64', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [132]  (1.237 ns)
	'add' operation 17 bit of DSP[458] ('tmp31', FIR_HLS.cpp:66) [292]  (1.696 ns)
	'mul' operation 29 bit of DSP[458] ('tmp32', FIR_HLS.cpp:66) [294]  (0.996 ns)

 <State 40>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[461] ('tmp37', FIR_HLS.cpp:66) [301]  (1.696 ns)
	'mul' operation 28 bit of DSP[461] ('tmp38', FIR_HLS.cpp:66) [303]  (0.996 ns)

 <State 41>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_80', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [164]  (1.237 ns)
	'add' operation 17 bit of DSP[479] ('tmp61', FIR_HLS.cpp:66) [341]  (1.696 ns)
	'mul' operation 25 bit of DSP[479] ('tmp62', FIR_HLS.cpp:66) [343]  (0.996 ns)

 <State 42>: 3.545ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp4', FIR_HLS.cpp:66) [234]  (0.853 ns)
	'add' operation 18 bit of DSP[468] ('tmp2', FIR_HLS.cpp:66) [238]  (1.696 ns)
	'mul' operation 28 bit of DSP[468] ('tmp3', FIR_HLS.cpp:66) [240]  (0.996 ns)

 <State 43>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[472] ('tmp47', FIR_HLS.cpp:66) [317]  (1.696 ns)
	'mul' operation 27 bit of DSP[472] ('tmp48', FIR_HLS.cpp:66) [319]  (0.996 ns)

 <State 44>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_96', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [195]  (1.237 ns)
	'add' operation 17 bit of DSP[503] ('tmp89', FIR_HLS.cpp:66) [401]  (1.696 ns)
	'mul' operation 25 bit of DSP[503] ('tmp90', FIR_HLS.cpp:66) [403]  (0.996 ns)

 <State 45>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[477] ('tmp53', FIR_HLS.cpp:66) [327]  (1.696 ns)
	'mul' operation 26 bit of DSP[477] ('tmp54', FIR_HLS.cpp:66) [329]  (0.996 ns)

 <State 46>: 3.929ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_109', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [220]  (1.237 ns)
	'add' operation 17 bit of DSP[523] ('tmp107', FIR_HLS.cpp:66) [432]  (1.696 ns)
	'mul' operation 22 bit of DSP[523] ('tmp108', FIR_HLS.cpp:66) [434]  (0.996 ns)

 <State 47>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[490] ('tmp69', FIR_HLS.cpp:66) [358]  (1.696 ns)
	'mul' operation 26 bit of DSP[490] ('tmp70', FIR_HLS.cpp:66) [360]  (0.996 ns)

 <State 48>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[499] ('tmp83', FIR_HLS.cpp:66) [387]  (1.696 ns)
	'mul' operation 25 bit of DSP[499] ('tmp84', FIR_HLS.cpp:66) [389]  (0.996 ns)

 <State 49>: 3.438ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_28', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [59]  (1.237 ns)
	'add' operation 17 bit ('tmp71', FIR_HLS.cpp:66) [361]  (0.853 ns)
	'sub' operation 22 bit ('tmp72', FIR_HLS.cpp:66) [366]  (0.704 ns)
	'add' operation 26 bit of DSP[490] ('add_ln66_24', FIR_HLS.cpp:66) [490]  (0.645 ns)

 <State 50>: 3.659ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_92', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [187]  (1.237 ns)
	'add' operation 17 bit ('tmp81', FIR_HLS.cpp:66) [381]  (0.853 ns)
	'sub' operation 24 bit ('tmp82', FIR_HLS.cpp:66) [385]  (0.924 ns)
	'add' operation 25 bit of DSP[499] ('add_ln66_29', FIR_HLS.cpp:66) [499]  (0.645 ns)

 <State 51>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[501] ('tmp79', FIR_HLS.cpp:66) [378]  (1.696 ns)
	'mul' operation 26 bit of DSP[501] ('tmp80', FIR_HLS.cpp:66) [380]  (0.996 ns)

 <State 52>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[496] ('tmp73', FIR_HLS.cpp:66) [368]  (1.696 ns)
	'mul' operation 26 bit of DSP[496] ('tmp74', FIR_HLS.cpp:66) [370]  (0.996 ns)

 <State 53>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[481] ('tmp63', FIR_HLS.cpp:66) [345]  (1.696 ns)
	'mul' operation 26 bit of DSP[481] ('tmp64', FIR_HLS.cpp:66) [347]  (0.996 ns)

 <State 54>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[513] ('tmp91', FIR_HLS.cpp:66) [404]  (1.696 ns)
	'mul' operation 25 bit of DSP[513] ('tmp92', FIR_HLS.cpp:66) [406]  (0.996 ns)

 <State 55>: 3.659ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_82', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [168]  (1.237 ns)
	'add' operation 17 bit ('tmp65', FIR_HLS.cpp:66) [348]  (0.853 ns)
	'sub' operation 24 bit ('tmp66', FIR_HLS.cpp:66) [353]  (0.924 ns)
	'add' operation 26 bit of DSP[481] ('add_ln66_19', FIR_HLS.cpp:66) [481]  (0.645 ns)

 <State 56>: 5.421ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_94', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [191]  (1.237 ns)
	'add' operation 17 bit ('tmp85', FIR_HLS.cpp:66) [390]  (0.853 ns)
	'sub' operation 25 bit ('tmp86', FIR_HLS.cpp:66) [396]  (0.712 ns)
	'add' operation 26 bit ('add_ln66_32', FIR_HLS.cpp:66) [505]  (0.945 ns)
	'add' operation 27 bit ('add_ln66_33', FIR_HLS.cpp:66) [507]  (0.955 ns)
	'add' operation 28 bit ('add_ln66_34', FIR_HLS.cpp:66) [509]  (0.720 ns)

 <State 57>: 4.371ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_106', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [214]  (1.237 ns)
	'add' operation 17 bit ('tmp105', FIR_HLS.cpp:66) [426]  (0.853 ns)
	'sub' operation 25 bit ('p_neg', FIR_HLS.cpp:66) [430]  (0.924 ns)
	'sub' operation 25 bit ('tmp106', FIR_HLS.cpp:66) [431]  (0.000 ns)
	'add' operation 25 bit ('add_ln66_40', FIR_HLS.cpp:66) [520]  (0.712 ns)
	'add' operation 25 bit of DSP[521] ('add_ln66_41', FIR_HLS.cpp:66) [521]  (0.645 ns)

 <State 58>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[538] ('tmp113', FIR_HLS.cpp:66) [445]  (1.696 ns)
	'mul' operation 25 bit of DSP[538] ('tmp114', FIR_HLS.cpp:66) [447]  (0.996 ns)

 <State 59>: 2.953ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_kernel_load_115', FIR_HLS.cpp:66) on array 'H_filter_FIR_kernel' [232]  (1.237 ns)
	'add' operation 17 bit ('tmp118', FIR_HLS.cpp:66) [267]  (0.853 ns)
	'add' operation 18 bit ('tmp19', FIR_HLS.cpp:66) [269]  (0.863 ns)

 <State 60>: 4.258ns
The critical path consists of the following:
	'add' operation 25 bit of DSP[516] ('add_ln66_38', FIR_HLS.cpp:66) [516]  (0.645 ns)
	'add' operation 26 bit ('add_ln66_39', FIR_HLS.cpp:66) [518]  (0.955 ns)
	'add' operation 27 bit ('add_ln66_46', FIR_HLS.cpp:66) [531]  (0.955 ns)
	'add' operation 29 bit ('add_ln66_47', FIR_HLS.cpp:66) [533]  (0.975 ns)
	'add' operation 31 bit ('FIR_accu32_5', FIR_HLS.cpp:66) [535]  (0.000 ns)
	'sub' operation 31 bit ('FIR_accu32_6', FIR_HLS.cpp:66) [536]  (0.728 ns)

 <State 61>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_106', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [549]  (1.237 ns)

 <State 62>: 1.651ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[537] ('add_ln66_49', FIR_HLS.cpp:66) [537]  (0.645 ns)
	'add' operation 31 bit ('FIR_accu32', FIR_HLS.cpp:66) [540]  (1.006 ns)

 <State 63>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_94', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [561]  (1.237 ns)

 <State 64>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_88', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [567]  (1.237 ns)

 <State 65>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_84', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [571]  (1.237 ns)

 <State 66>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_82', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [573]  (1.237 ns)

 <State 67>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_76', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [579]  (1.237 ns)

 <State 68>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_70', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [585]  (1.237 ns)

 <State 69>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_64', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [591]  (1.237 ns)

 <State 70>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_60', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [595]  (1.237 ns)

 <State 71>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_55', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [600]  (1.237 ns)

 <State 72>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_51', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [604]  (1.237 ns)

 <State 73>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_48', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [607]  (1.237 ns)

 <State 74>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_45', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [610]  (1.237 ns)

 <State 75>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_42', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [613]  (1.237 ns)

 <State 76>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_39', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [616]  (1.237 ns)

 <State 77>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_36', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [619]  (1.237 ns)

 <State 78>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_34', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [621]  (1.237 ns)

 <State 79>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_32', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [623]  (1.237 ns)

 <State 80>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_28', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [627]  (1.237 ns)

 <State 81>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_24', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [631]  (1.237 ns)

 <State 82>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_22', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [633]  (1.237 ns)

 <State 83>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_18', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [637]  (1.237 ns)

 <State 84>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_14', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [641]  (1.237 ns)

 <State 85>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_11', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [644]  (1.237 ns)

 <State 86>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_9', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [646]  (1.237 ns)

 <State 87>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_4', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [651]  (1.237 ns)

 <State 88>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'H_filter_FIR_kernel_load_1', FIR_HLS.cpp:66 on array 'H_filter_FIR_kernel' [654]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
