
Winbond_Flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bd8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08008e78  08008e78  00009e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008fc8  08008fc8  00009fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008fd0  08008fd0  00009fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008fd4  08008fd4  00009fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00001090  24000000  08008fd8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003b8  24001090  0800a068  0000b090  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001448  0800a068  0000b448  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001971c  00000000  00000000  0000b0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002dbf  00000000  00000000  000247da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010c0  00000000  00000000  000275a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000cde  00000000  00000000  00028660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039d63  00000000  00000000  0002933e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016807  00000000  00000000  000630a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016a7cd  00000000  00000000  000798a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e4075  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004bbc  00000000  00000000  001e40b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  001e8c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24001090 	.word	0x24001090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008e60 	.word	0x08008e60

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24001094 	.word	0x24001094
 80002dc:	08008e60 	.word	0x08008e60

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <CAN_SendMessage>:
        }
        USART1_Printf("\r\n");
    }
}

void CAN_SendMessage(uint16_t ID) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	80fb      	strh	r3, [r7, #6]
    // Configure TX Header
    TxHeader.Identifier = ID;
 80006c6:	88fb      	ldrh	r3, [r7, #6]
 80006c8:	4a13      	ldr	r2, [pc, #76]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006ca:	6013      	str	r3, [r2, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 80006cc:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80006d2:	4b11      	ldr	r3, [pc, #68]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006da:	2208      	movs	r2, #8
 80006dc:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80006f0:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0;
 80006f6:	4b08      	ldr	r3, [pc, #32]	@ (8000718 <CAN_SendMessage+0x5c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	621a      	str	r2, [r3, #32]

    // Send Message
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK) {
 80006fc:	4a07      	ldr	r2, [pc, #28]	@ (800071c <CAN_SendMessage+0x60>)
 80006fe:	4906      	ldr	r1, [pc, #24]	@ (8000718 <CAN_SendMessage+0x5c>)
 8000700:	4807      	ldr	r0, [pc, #28]	@ (8000720 <CAN_SendMessage+0x64>)
 8000702:	f001 ffce 	bl	80026a2 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <CAN_SendMessage+0x54>
        Error_Handler();
 800070c:	f000 fe92 	bl	8001434 <Error_Handler>
    }
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	240010f4 	.word	0x240010f4
 800071c:	24000008 	.word	0x24000008
 8000720:	24001128 	.word	0x24001128

08000724 <Flash_Init>:


//Initialize flash IC
//BUF=1-> Buffer Read
//BUF=0-> Continuous Read
void Flash_Init(uint8_t BUF){
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(1000);
 800072e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000732:	f001 fc0b 	bl	8001f4c <HAL_Delay>
	if(BUF){
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d012      	beq.n	8000762 <Flash_Init+0x3e>
		uint8_t data = Read_Status_Register(SR_2_Addr);
 800073c:	4b1f      	ldr	r3, [pc, #124]	@ (80007bc <Flash_Init+0x98>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	4618      	mov	r0, r3
 8000742:	f000 f9f5 	bl	8000b30 <Read_Status_Register>
 8000746:	4603      	mov	r3, r0
 8000748:	73bb      	strb	r3, [r7, #14]
		data|=0x08;
 800074a:	7bbb      	ldrb	r3, [r7, #14]
 800074c:	f043 0308 	orr.w	r3, r3, #8
 8000750:	73bb      	strb	r3, [r7, #14]
		Write_Status_Register(SR_2_Addr, data);
 8000752:	4b1a      	ldr	r3, [pc, #104]	@ (80007bc <Flash_Init+0x98>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	7bba      	ldrb	r2, [r7, #14]
 8000758:	4611      	mov	r1, r2
 800075a:	4618      	mov	r0, r3
 800075c:	f000 fa18 	bl	8000b90 <Write_Status_Register>
 8000760:	e011      	b.n	8000786 <Flash_Init+0x62>
	}
	else{
		uint8_t data = Read_Status_Register(SR_2_Addr);
 8000762:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <Flash_Init+0x98>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	4618      	mov	r0, r3
 8000768:	f000 f9e2 	bl	8000b30 <Read_Status_Register>
 800076c:	4603      	mov	r3, r0
 800076e:	73fb      	strb	r3, [r7, #15]
		data&=0xF7;
 8000770:	7bfb      	ldrb	r3, [r7, #15]
 8000772:	f023 0308 	bic.w	r3, r3, #8
 8000776:	73fb      	strb	r3, [r7, #15]
		Write_Status_Register(SR_2_Addr, data);
 8000778:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <Flash_Init+0x98>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	7bfa      	ldrb	r2, [r7, #15]
 800077e:	4611      	mov	r1, r2
 8000780:	4618      	mov	r0, r3
 8000782:	f000 fa05 	bl	8000b90 <Write_Status_Register>
	}
	uint8_t data = Read_Status_Register(SR_1_Addr);
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <Flash_Init+0x9c>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f9d0 	bl	8000b30 <Read_Status_Register>
 8000790:	4603      	mov	r3, r0
 8000792:	737b      	strb	r3, [r7, #13]
	data|=0x02;
 8000794:	7b7b      	ldrb	r3, [r7, #13]
 8000796:	f043 0302 	orr.w	r3, r3, #2
 800079a:	737b      	strb	r3, [r7, #13]
	data&=0x83;
 800079c:	7b7b      	ldrb	r3, [r7, #13]
 800079e:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 80007a2:	737b      	strb	r3, [r7, #13]
	Write_Status_Register(SR_1_Addr, data);
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <Flash_Init+0x9c>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	7b7a      	ldrb	r2, [r7, #13]
 80007aa:	4611      	mov	r1, r2
 80007ac:	4618      	mov	r0, r3
 80007ae:	f000 f9ef 	bl	8000b90 <Write_Status_Register>
}
 80007b2:	bf00      	nop
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	24001011 	.word	0x24001011
 80007c0:	24001010 	.word	0x24001010

080007c4 <Write_Data>:
	SR_3 = Read_Status_Register(SR_3_Addr);
	delay_ns(DELAY_NS);
}

//Write data to buffer in microcontroller
void Write_Data(uint8_t* data, uint16_t lenght){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	460b      	mov	r3, r1
 80007ce:	807b      	strh	r3, [r7, #2]
	if((Page_Index==0)&&(Buffer_Index==0)){
 80007d0:	4b19      	ldr	r3, [pc, #100]	@ (8000838 <Write_Data+0x74>)
 80007d2:	881b      	ldrh	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d106      	bne.n	80007e6 <Write_Data+0x22>
 80007d8:	4b18      	ldr	r3, [pc, #96]	@ (800083c <Write_Data+0x78>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d102      	bne.n	80007e6 <Write_Data+0x22>
		Block_Erase(0);
 80007e0:	2000      	movs	r0, #0
 80007e2:	f000 fad3 	bl	8000d8c <Block_Erase>
	}
	uint16_t count=0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	81fb      	strh	r3, [r7, #14]
	while(count<lenght){
 80007ea:	e01c      	b.n	8000826 <Write_Data+0x62>
		*Buffer_p=*data;
 80007ec:	4b14      	ldr	r3, [pc, #80]	@ (8000840 <Write_Data+0x7c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	7812      	ldrb	r2, [r2, #0]
 80007f4:	701a      	strb	r2, [r3, #0]
		Buffer_p++;
 80007f6:	4b12      	ldr	r3, [pc, #72]	@ (8000840 <Write_Data+0x7c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	3301      	adds	r3, #1
 80007fc:	4a10      	ldr	r2, [pc, #64]	@ (8000840 <Write_Data+0x7c>)
 80007fe:	6013      	str	r3, [r2, #0]
		data++;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	3301      	adds	r3, #1
 8000804:	607b      	str	r3, [r7, #4]
		Buffer_Index++;
 8000806:	4b0d      	ldr	r3, [pc, #52]	@ (800083c <Write_Data+0x78>)
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	3301      	adds	r3, #1
 800080c:	b29a      	uxth	r2, r3
 800080e:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <Write_Data+0x78>)
 8000810:	801a      	strh	r2, [r3, #0]
		count++;
 8000812:	89fb      	ldrh	r3, [r7, #14]
 8000814:	3301      	adds	r3, #1
 8000816:	81fb      	strh	r3, [r7, #14]
		if(Buffer_Index>=2048){
 8000818:	4b08      	ldr	r3, [pc, #32]	@ (800083c <Write_Data+0x78>)
 800081a:	881b      	ldrh	r3, [r3, #0]
 800081c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000820:	d301      	bcc.n	8000826 <Write_Data+0x62>
			Write_to_page();
 8000822:	f000 f80f 	bl	8000844 <Write_to_page>
	while(count<lenght){
 8000826:	89fa      	ldrh	r2, [r7, #14]
 8000828:	887b      	ldrh	r3, [r7, #2]
 800082a:	429a      	cmp	r2, r3
 800082c:	d3de      	bcc.n	80007ec <Write_Data+0x28>
		}
	}
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	3710      	adds	r7, #16
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	240010ba 	.word	0x240010ba
 800083c:	240010c4 	.word	0x240010c4
 8000840:	24000000 	.word	0x24000000

08000844 <Write_to_page>:

//Write data to buffer in flash IC, then write buffer to page
void Write_to_page(void){
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	if(Buffer_flip==0){
 8000848:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <Write_to_page+0x74>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d10f      	bne.n	8000870 <Write_to_page+0x2c>
		Buffer_flip=1;
 8000850:	4b19      	ldr	r3, [pc, #100]	@ (80008b8 <Write_to_page+0x74>)
 8000852:	2201      	movs	r2, #1
 8000854:	701a      	strb	r2, [r3, #0]
		//memset(write_data_1, 0xFF, sizeof(write_data_1));
		Buffer_p=&write_data_1[0];
 8000856:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <Write_to_page+0x78>)
 8000858:	4a19      	ldr	r2, [pc, #100]	@ (80008c0 <Write_to_page+0x7c>)
 800085a:	601a      	str	r2, [r3, #0]
		Buffer_Index=0;
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <Write_to_page+0x80>)
 800085e:	2200      	movs	r2, #0
 8000860:	801a      	strh	r2, [r3, #0]
		Write_Data_Buffer(0, &write_data_0[0], sizeof(write_data_0));
 8000862:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000866:	4918      	ldr	r1, [pc, #96]	@ (80008c8 <Write_to_page+0x84>)
 8000868:	2000      	movs	r0, #0
 800086a:	f000 f9ed 	bl	8000c48 <Write_Data_Buffer>
 800086e:	e00e      	b.n	800088e <Write_to_page+0x4a>
	}
	else{
		Buffer_flip=0;
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <Write_to_page+0x74>)
 8000872:	2200      	movs	r2, #0
 8000874:	701a      	strb	r2, [r3, #0]
		//memset(write_data_0, 0xFF, sizeof(write_data_0));
		Buffer_p=&write_data_0[0];
 8000876:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <Write_to_page+0x78>)
 8000878:	4a13      	ldr	r2, [pc, #76]	@ (80008c8 <Write_to_page+0x84>)
 800087a:	601a      	str	r2, [r3, #0]
		Buffer_Index=0;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <Write_to_page+0x80>)
 800087e:	2200      	movs	r2, #0
 8000880:	801a      	strh	r2, [r3, #0]
		Write_Data_Buffer(0, &write_data_1[0], sizeof(write_data_1));
 8000882:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000886:	490e      	ldr	r1, [pc, #56]	@ (80008c0 <Write_to_page+0x7c>)
 8000888:	2000      	movs	r0, #0
 800088a:	f000 f9dd 	bl	8000c48 <Write_Data_Buffer>
	}
	Write_Data_Flash(Page_Index);
 800088e:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <Write_to_page+0x88>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fa14 	bl	8000cc0 <Write_Data_Flash>
	Page_Index++;
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <Write_to_page+0x88>)
 800089a:	881b      	ldrh	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	b29a      	uxth	r2, r3
 80008a0:	4b0a      	ldr	r3, [pc, #40]	@ (80008cc <Write_to_page+0x88>)
 80008a2:	801a      	strh	r2, [r3, #0]
	Buffer_Index=0;
 80008a4:	4b07      	ldr	r3, [pc, #28]	@ (80008c4 <Write_to_page+0x80>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	801a      	strh	r2, [r3, #0]
	Automatic_Block_Managment(Page_Index);
 80008aa:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <Write_to_page+0x88>)
 80008ac:	881b      	ldrh	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f80e 	bl	80008d0 <Automatic_Block_Managment>
}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	240010c8 	.word	0x240010c8
 80008bc:	24000000 	.word	0x24000000
 80008c0:	24000810 	.word	0x24000810
 80008c4:	240010c4 	.word	0x240010c4
 80008c8:	24000010 	.word	0x24000010
 80008cc:	240010ba 	.word	0x240010ba

080008d0 <Automatic_Block_Managment>:
	Select_Page_Read(page);
	Read_Data_Buffer(data, 2048);
}

//Check if page is located in new block. If it is located in new block, erase block
void Automatic_Block_Managment(uint16_t Page_Index){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	80fb      	strh	r3, [r7, #6]
	uint16_t Block=Page_Index/64;
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	099b      	lsrs	r3, r3, #6
 80008de:	81fb      	strh	r3, [r7, #14]
	if(!(Block_Mem==Block)){
 80008e0:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <Automatic_Block_Managment+0x38>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	89fa      	ldrh	r2, [r7, #14]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d007      	beq.n	80008fa <Automatic_Block_Managment+0x2a>
		Block_Erase(Page_Index);
 80008ea:	88fb      	ldrh	r3, [r7, #6]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f000 fa4d 	bl	8000d8c <Block_Erase>
		Block_Mem=Block;
 80008f2:	4a05      	ldr	r2, [pc, #20]	@ (8000908 <Automatic_Block_Managment+0x38>)
 80008f4:	89fb      	ldrh	r3, [r7, #14]
 80008f6:	8013      	strh	r3, [r2, #0]
	}
	else{
		Block_Mem=Block;
	}
}
 80008f8:	e002      	b.n	8000900 <Automatic_Block_Managment+0x30>
		Block_Mem=Block;
 80008fa:	4a03      	ldr	r2, [pc, #12]	@ (8000908 <Automatic_Block_Managment+0x38>)
 80008fc:	89fb      	ldrh	r3, [r7, #14]
 80008fe:	8013      	strh	r3, [r2, #0]
}
 8000900:	bf00      	nop
 8000902:	3710      	adds	r7, #16
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	240010c6 	.word	0x240010c6

0800090c <Chip_Erase>:

//Erase all flash memory on IC
void Chip_Erase(void){
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
	uint8_t UART_buffer;
	USART1_Printf("Vil du slette alt minne for lagra flydata? Y/N\r\n");
 8000912:	4823      	ldr	r0, [pc, #140]	@ (80009a0 <Chip_Erase+0x94>)
 8000914:	f000 fa98 	bl	8000e48 <USART1_Printf>
	HAL_UART_Receive(&hcom_uart[COM1], &UART_buffer,1, HAL_MAX_DELAY);
 8000918:	1cf9      	adds	r1, r7, #3
 800091a:	f04f 33ff 	mov.w	r3, #4294967295
 800091e:	2201      	movs	r2, #1
 8000920:	4820      	ldr	r0, [pc, #128]	@ (80009a4 <Chip_Erase+0x98>)
 8000922:	f006 fd92 	bl	800744a <HAL_UART_Receive>
	if(UART_buffer == 0x59){
 8000926:	78fb      	ldrb	r3, [r7, #3]
 8000928:	2b59      	cmp	r3, #89	@ 0x59
 800092a:	d132      	bne.n	8000992 <Chip_Erase+0x86>
		USART1_Printf("Sletter minne...\r\n");
 800092c:	481e      	ldr	r0, [pc, #120]	@ (80009a8 <Chip_Erase+0x9c>)
 800092e:	f000 fa8b 	bl	8000e48 <USART1_Printf>
		for(int i = 0; i <= 1024; i++){
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	e009      	b.n	800094c <Chip_Erase+0x40>
			Block_Erase(i*64);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	b29b      	uxth	r3, r3
 800093c:	019b      	lsls	r3, r3, #6
 800093e:	b29b      	uxth	r3, r3
 8000940:	4618      	mov	r0, r3
 8000942:	f000 fa23 	bl	8000d8c <Block_Erase>
		for(int i = 0; i <= 1024; i++){
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	3301      	adds	r3, #1
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000952:	ddf1      	ble.n	8000938 <Chip_Erase+0x2c>
		}
		Buffer_Index=0;
 8000954:	4b15      	ldr	r3, [pc, #84]	@ (80009ac <Chip_Erase+0xa0>)
 8000956:	2200      	movs	r2, #0
 8000958:	801a      	strh	r2, [r3, #0]
		Page_Index=0;
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <Chip_Erase+0xa4>)
 800095c:	2200      	movs	r2, #0
 800095e:	801a      	strh	r2, [r3, #0]
		Block_Mem=0;
 8000960:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <Chip_Erase+0xa8>)
 8000962:	2200      	movs	r2, #0
 8000964:	801a      	strh	r2, [r3, #0]
		Buffer_flip=0;
 8000966:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <Chip_Erase+0xac>)
 8000968:	2200      	movs	r2, #0
 800096a:	701a      	strb	r2, [r3, #0]
		Buffer_p=&write_data_0[0];
 800096c:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <Chip_Erase+0xb0>)
 800096e:	4a14      	ldr	r2, [pc, #80]	@ (80009c0 <Chip_Erase+0xb4>)
 8000970:	601a      	str	r2, [r3, #0]
		memset(write_data_0, 0xFF, sizeof(write_data_0));
 8000972:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000976:	21ff      	movs	r1, #255	@ 0xff
 8000978:	4811      	ldr	r0, [pc, #68]	@ (80009c0 <Chip_Erase+0xb4>)
 800097a:	f007 fdf3 	bl	8008564 <memset>
		memset(write_data_1, 0xFF, sizeof(write_data_1));
 800097e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000982:	21ff      	movs	r1, #255	@ 0xff
 8000984:	480f      	ldr	r0, [pc, #60]	@ (80009c4 <Chip_Erase+0xb8>)
 8000986:	f007 fded 	bl	8008564 <memset>
		USART1_Printf("Ferdig\r\n");
 800098a:	480f      	ldr	r0, [pc, #60]	@ (80009c8 <Chip_Erase+0xbc>)
 800098c:	f000 fa5c 	bl	8000e48 <USART1_Printf>
	}
	else{
		USART1_Printf("Sletter IKKE minne\r\n");
	}
}
 8000990:	e002      	b.n	8000998 <Chip_Erase+0x8c>
		USART1_Printf("Sletter IKKE minne\r\n");
 8000992:	480e      	ldr	r0, [pc, #56]	@ (80009cc <Chip_Erase+0xc0>)
 8000994:	f000 fa58 	bl	8000e48 <USART1_Printf>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	08008e78 	.word	0x08008e78
 80009a4:	24001268 	.word	0x24001268
 80009a8:	08008eac 	.word	0x08008eac
 80009ac:	240010c4 	.word	0x240010c4
 80009b0:	240010ba 	.word	0x240010ba
 80009b4:	240010c6 	.word	0x240010c6
 80009b8:	240010c8 	.word	0x240010c8
 80009bc:	24000000 	.word	0x24000000
 80009c0:	24000010 	.word	0x24000010
 80009c4:	24000810 	.word	0x24000810
 80009c8:	08008ec0 	.word	0x08008ec0
 80009cc:	08008ecc 	.word	0x08008ecc

080009d0 <Read_Data_Cont>:

//Read data continuous from IC, then print data to Virtual COM PORT
void Read_Data_Cont(uint16_t len){
 80009d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80009d4:	b089      	sub	sp, #36	@ 0x24
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	4603      	mov	r3, r0
 80009da:	80fb      	strh	r3, [r7, #6]
 80009dc:	466b      	mov	r3, sp
 80009de:	461e      	mov	r6, r3
	Select_Page_Read(0);
 80009e0:	2000      	movs	r0, #0
 80009e2:	f000 f9a1 	bl	8000d28 <Select_Page_Read>
	uint8_t Data_Buffer[len];
 80009e6:	88f9      	ldrh	r1, [r7, #6]
 80009e8:	460b      	mov	r3, r1
 80009ea:	3b01      	subs	r3, #1
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	b28b      	uxth	r3, r1
 80009f0:	2200      	movs	r2, #0
 80009f2:	4698      	mov	r8, r3
 80009f4:	4691      	mov	r9, r2
 80009f6:	f04f 0200 	mov.w	r2, #0
 80009fa:	f04f 0300 	mov.w	r3, #0
 80009fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000a0a:	b28b      	uxth	r3, r1
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	461c      	mov	r4, r3
 8000a10:	4615      	mov	r5, r2
 8000a12:	f04f 0200 	mov.w	r2, #0
 8000a16:	f04f 0300 	mov.w	r3, #0
 8000a1a:	00eb      	lsls	r3, r5, #3
 8000a1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000a20:	00e2      	lsls	r2, r4, #3
 8000a22:	460b      	mov	r3, r1
 8000a24:	3307      	adds	r3, #7
 8000a26:	08db      	lsrs	r3, r3, #3
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	ebad 0d03 	sub.w	sp, sp, r3
 8000a2e:	466b      	mov	r3, sp
 8000a30:	3300      	adds	r3, #0
 8000a32:	60fb      	str	r3, [r7, #12]

	Tx_Buffer[0]=OP_Read_Data;
 8000a34:	4b2b      	ldr	r3, [pc, #172]	@ (8000ae4 <Read_Data_Cont+0x114>)
 8000a36:	2203      	movs	r2, #3
 8000a38:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=0x00;
 8000a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae4 <Read_Data_Cont+0x114>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	705a      	strb	r2, [r3, #1]
	Tx_Buffer[2]=0x00;
 8000a40:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <Read_Data_Cont+0x114>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	709a      	strb	r2, [r3, #2]
	Tx_Buffer[3]=0x00;
 8000a46:	4b27      	ldr	r3, [pc, #156]	@ (8000ae4 <Read_Data_Cont+0x114>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	70da      	strb	r2, [r3, #3]
	csLOW();
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2110      	movs	r1, #16
 8000a50:	4825      	ldr	r0, [pc, #148]	@ (8000ae8 <Read_Data_Cont+0x118>)
 8000a52:	f002 ff25 	bl	80038a0 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0],4,100);
 8000a56:	2364      	movs	r3, #100	@ 0x64
 8000a58:	2204      	movs	r2, #4
 8000a5a:	4922      	ldr	r1, [pc, #136]	@ (8000ae4 <Read_Data_Cont+0x114>)
 8000a5c:	4823      	ldr	r0, [pc, #140]	@ (8000aec <Read_Data_Cont+0x11c>)
 8000a5e:	f005 fec3 	bl	80067e8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&Flash, Data_Buffer, len, HAL_MAX_DELAY);
 8000a62:	88fa      	ldrh	r2, [r7, #6]
 8000a64:	f04f 33ff 	mov.w	r3, #4294967295
 8000a68:	68f9      	ldr	r1, [r7, #12]
 8000a6a:	4820      	ldr	r0, [pc, #128]	@ (8000aec <Read_Data_Cont+0x11c>)
 8000a6c:	f006 f8aa 	bl	8006bc4 <HAL_SPI_Receive>

	uint16_t CAN_Temp = *(uint16_t*)&Data_Buffer[1];
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	3301      	adds	r3, #1
 8000a74:	881b      	ldrh	r3, [r3, #0]
 8000a76:	83fb      	strh	r3, [r7, #30]
	uint32_t Data_Temp = *(uint32_t*)&Data_Buffer[3];
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	3303      	adds	r3, #3
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	61bb      	str	r3, [r7, #24]
	uint32_t Time_Temp = *(uint32_t*)&Data_Buffer[11];
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	330b      	adds	r3, #11
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	617b      	str	r3, [r7, #20]

	while((Data_Buffer[0]==0xFF)&&(Data_Buffer[15]==0x00)){
 8000a88:	e018      	b.n	8000abc <Read_Data_Cont+0xec>
		USART1_Printf("CANID:%u, DATA:%u, Time:%u\r\n", (unsigned int)CAN_Temp, (unsigned int)Data_Temp, (unsigned int)Time_Temp);
 8000a8a:	8bf9      	ldrh	r1, [r7, #30]
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4817      	ldr	r0, [pc, #92]	@ (8000af0 <Read_Data_Cont+0x120>)
 8000a92:	f000 f9d9 	bl	8000e48 <USART1_Printf>
		HAL_SPI_Receive(&Flash, Data_Buffer, len, HAL_MAX_DELAY);
 8000a96:	88fa      	ldrh	r2, [r7, #6]
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9c:	68f9      	ldr	r1, [r7, #12]
 8000a9e:	4813      	ldr	r0, [pc, #76]	@ (8000aec <Read_Data_Cont+0x11c>)
 8000aa0:	f006 f890 	bl	8006bc4 <HAL_SPI_Receive>

		CAN_Temp = *(uint16_t*)&Data_Buffer[1];
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	83fb      	strh	r3, [r7, #30]
		Data_Temp = *(uint32_t*)&Data_Buffer[3];
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	3303      	adds	r3, #3
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	61bb      	str	r3, [r7, #24]
		Time_Temp = *(uint32_t*)&Data_Buffer[11];
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	330b      	adds	r3, #11
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	617b      	str	r3, [r7, #20]
	while((Data_Buffer[0]==0xFF)&&(Data_Buffer[15]==0x00)){
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2bff      	cmp	r3, #255	@ 0xff
 8000ac2:	d103      	bne.n	8000acc <Read_Data_Cont+0xfc>
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	7bdb      	ldrb	r3, [r3, #15]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d0de      	beq.n	8000a8a <Read_Data_Cont+0xba>
	}
	csHIGH();
 8000acc:	2201      	movs	r2, #1
 8000ace:	2110      	movs	r1, #16
 8000ad0:	4805      	ldr	r0, [pc, #20]	@ (8000ae8 <Read_Data_Cont+0x118>)
 8000ad2:	f002 fee5 	bl	80038a0 <HAL_GPIO_WritePin>
 8000ad6:	46b5      	mov	sp, r6
}
 8000ad8:	bf00      	nop
 8000ada:	3724      	adds	r7, #36	@ 0x24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000ae2:	bf00      	nop
 8000ae4:	240010ac 	.word	0x240010ac
 8000ae8:	58020000 	.word	0x58020000
 8000aec:	240011c8 	.word	0x240011c8
 8000af0:	08008ee4 	.word	0x08008ee4

08000af4 <Write_Enable>:
////////Barebone code for interfacing with Flash IC////////
///////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////

//Enable WEL(Write enable latch) in flash IC
void Write_Enable(void){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	csLOW();
 8000af8:	2200      	movs	r2, #0
 8000afa:	2110      	movs	r1, #16
 8000afc:	4809      	ldr	r0, [pc, #36]	@ (8000b24 <Write_Enable+0x30>)
 8000afe:	f002 fecf 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &OP_Write_Enable, 1, 100);
 8000b02:	2364      	movs	r3, #100	@ 0x64
 8000b04:	2201      	movs	r2, #1
 8000b06:	4908      	ldr	r1, [pc, #32]	@ (8000b28 <Write_Enable+0x34>)
 8000b08:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <Write_Enable+0x38>)
 8000b0a:	f005 fe6d 	bl	80067e8 <HAL_SPI_Transmit>
	csHIGH();
 8000b0e:	2201      	movs	r2, #1
 8000b10:	2110      	movs	r1, #16
 8000b12:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <Write_Enable+0x30>)
 8000b14:	f002 fec4 	bl	80038a0 <HAL_GPIO_WritePin>
	delay_ns(DELAY_NS);
 8000b18:	2064      	movs	r0, #100	@ 0x64
 8000b1a:	f000 f96b 	bl	8000df4 <delay_ns>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	58020000 	.word	0x58020000
 8000b28:	24000006 	.word	0x24000006
 8000b2c:	240011c8 	.word	0x240011c8

08000b30 <Read_Status_Register>:
	delay_ns(DELAY_NS);
}

//Read status register.
//SR->Select register address to read
uint8_t Read_Status_Register(uint8_t SR){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
	Tx_Buffer[0]=OP_Read_Register;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <Read_Status_Register+0x50>)
 8000b3c:	220f      	movs	r2, #15
 8000b3e:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=SR;
 8000b40:	4a0f      	ldr	r2, [pc, #60]	@ (8000b80 <Read_Status_Register+0x50>)
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	7053      	strb	r3, [r2, #1]
	csLOW();
 8000b46:	2200      	movs	r2, #0
 8000b48:	2110      	movs	r1, #16
 8000b4a:	480e      	ldr	r0, [pc, #56]	@ (8000b84 <Read_Status_Register+0x54>)
 8000b4c:	f002 fea8 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0], 2, 100);
 8000b50:	2364      	movs	r3, #100	@ 0x64
 8000b52:	2202      	movs	r2, #2
 8000b54:	490a      	ldr	r1, [pc, #40]	@ (8000b80 <Read_Status_Register+0x50>)
 8000b56:	480c      	ldr	r0, [pc, #48]	@ (8000b88 <Read_Status_Register+0x58>)
 8000b58:	f005 fe46 	bl	80067e8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&Flash, &Rx_Buffer[0], 1, 100);
 8000b5c:	2364      	movs	r3, #100	@ 0x64
 8000b5e:	2201      	movs	r2, #1
 8000b60:	490a      	ldr	r1, [pc, #40]	@ (8000b8c <Read_Status_Register+0x5c>)
 8000b62:	4809      	ldr	r0, [pc, #36]	@ (8000b88 <Read_Status_Register+0x58>)
 8000b64:	f006 f82e 	bl	8006bc4 <HAL_SPI_Receive>
	csHIGH();
 8000b68:	2201      	movs	r2, #1
 8000b6a:	2110      	movs	r1, #16
 8000b6c:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <Read_Status_Register+0x54>)
 8000b6e:	f002 fe97 	bl	80038a0 <HAL_GPIO_WritePin>
	return Rx_Buffer[0];
 8000b72:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <Read_Status_Register+0x5c>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	240010ac 	.word	0x240010ac
 8000b84:	58020000 	.word	0x58020000
 8000b88:	240011c8 	.word	0x240011c8
 8000b8c:	240010b4 	.word	0x240010b4

08000b90 <Write_Status_Register>:

//Write to status register
//SR->register address to write
//REG_DATA->Register data to write to register
void Write_Status_Register(uint8_t SR, uint8_t REG_DATA){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	460a      	mov	r2, r1
 8000b9a:	71fb      	strb	r3, [r7, #7]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	71bb      	strb	r3, [r7, #6]
	Tx_Buffer[0]=OP_Write_Register;
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <Write_Status_Register+0x4c>)
 8000ba2:	221f      	movs	r2, #31
 8000ba4:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=SR;
 8000ba6:	4a0d      	ldr	r2, [pc, #52]	@ (8000bdc <Write_Status_Register+0x4c>)
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	7053      	strb	r3, [r2, #1]
	Tx_Buffer[2]=REG_DATA;
 8000bac:	4a0b      	ldr	r2, [pc, #44]	@ (8000bdc <Write_Status_Register+0x4c>)
 8000bae:	79bb      	ldrb	r3, [r7, #6]
 8000bb0:	7093      	strb	r3, [r2, #2]
	csLOW();
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2110      	movs	r1, #16
 8000bb6:	480a      	ldr	r0, [pc, #40]	@ (8000be0 <Write_Status_Register+0x50>)
 8000bb8:	f002 fe72 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0], 3, 100);
 8000bbc:	2364      	movs	r3, #100	@ 0x64
 8000bbe:	2203      	movs	r2, #3
 8000bc0:	4906      	ldr	r1, [pc, #24]	@ (8000bdc <Write_Status_Register+0x4c>)
 8000bc2:	4808      	ldr	r0, [pc, #32]	@ (8000be4 <Write_Status_Register+0x54>)
 8000bc4:	f005 fe10 	bl	80067e8 <HAL_SPI_Transmit>
	csHIGH();
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2110      	movs	r1, #16
 8000bcc:	4804      	ldr	r0, [pc, #16]	@ (8000be0 <Write_Status_Register+0x50>)
 8000bce:	f002 fe67 	bl	80038a0 <HAL_GPIO_WritePin>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	240010ac 	.word	0x240010ac
 8000be0:	58020000 	.word	0x58020000
 8000be4:	240011c8 	.word	0x240011c8

08000be8 <Read_ID>:

//Read JEDEC ID from flash IC. Useful to check that Flash IC is connected correctly
uint32_t Read_ID(void){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
	uint8_t Buffer[3]={0};
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	460a      	mov	r2, r1
 8000bf4:	801a      	strh	r2, [r3, #0]
 8000bf6:	460a      	mov	r2, r1
 8000bf8:	709a      	strb	r2, [r3, #2]
	csLOW();
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2110      	movs	r1, #16
 8000bfe:	480f      	ldr	r0, [pc, #60]	@ (8000c3c <Read_ID+0x54>)
 8000c00:	f002 fe4e 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &OP_JEDEC_ID[0], 2, 100);
 8000c04:	2364      	movs	r3, #100	@ 0x64
 8000c06:	2202      	movs	r2, #2
 8000c08:	490d      	ldr	r1, [pc, #52]	@ (8000c40 <Read_ID+0x58>)
 8000c0a:	480e      	ldr	r0, [pc, #56]	@ (8000c44 <Read_ID+0x5c>)
 8000c0c:	f005 fdec 	bl	80067e8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&Flash, &Buffer[0], 3, 100);
 8000c10:	1d39      	adds	r1, r7, #4
 8000c12:	2364      	movs	r3, #100	@ 0x64
 8000c14:	2203      	movs	r2, #3
 8000c16:	480b      	ldr	r0, [pc, #44]	@ (8000c44 <Read_ID+0x5c>)
 8000c18:	f005 ffd4 	bl	8006bc4 <HAL_SPI_Receive>
	csHIGH();
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2110      	movs	r1, #16
 8000c20:	4806      	ldr	r0, [pc, #24]	@ (8000c3c <Read_ID+0x54>)
 8000c22:	f002 fe3d 	bl	80038a0 <HAL_GPIO_WritePin>
	return ((Buffer[0]<<16)|(Buffer[1]<<8|Buffer[2]));
 8000c26:	793b      	ldrb	r3, [r7, #4]
 8000c28:	041a      	lsls	r2, r3, #16
 8000c2a:	797b      	ldrb	r3, [r7, #5]
 8000c2c:	021b      	lsls	r3, r3, #8
 8000c2e:	79b9      	ldrb	r1, [r7, #6]
 8000c30:	430b      	orrs	r3, r1
 8000c32:	4313      	orrs	r3, r2
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	58020000 	.word	0x58020000
 8000c40:	24000004 	.word	0x24000004
 8000c44:	240011c8 	.word	0x240011c8

08000c48 <Write_Data_Buffer>:

//Write data to buffer in flash IC
void Write_Data_Buffer(uint16_t Buffer_Addr, uint8_t *Data, uint16_t len){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	80fb      	strh	r3, [r7, #6]
 8000c54:	4613      	mov	r3, r2
 8000c56:	80bb      	strh	r3, [r7, #4]
	Write_Enable();
 8000c58:	f7ff ff4c 	bl	8000af4 <Write_Enable>
	Tx_Buffer[0]=OP_Load_Program_Data;
 8000c5c:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <Write_Data_Buffer+0x6c>)
 8000c5e:	2202      	movs	r2, #2
 8000c60:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=(uint8_t)(Buffer_Addr>>8);
 8000c62:	88fb      	ldrh	r3, [r7, #6]
 8000c64:	0a1b      	lsrs	r3, r3, #8
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	b2da      	uxtb	r2, r3
 8000c6a:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <Write_Data_Buffer+0x6c>)
 8000c6c:	705a      	strb	r2, [r3, #1]
	Tx_Buffer[2]=(uint8_t)Buffer_Addr;
 8000c6e:	88fb      	ldrh	r3, [r7, #6]
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <Write_Data_Buffer+0x6c>)
 8000c74:	709a      	strb	r2, [r3, #2]
	csLOW();
 8000c76:	2200      	movs	r2, #0
 8000c78:	2110      	movs	r1, #16
 8000c7a:	480f      	ldr	r0, [pc, #60]	@ (8000cb8 <Write_Data_Buffer+0x70>)
 8000c7c:	f002 fe10 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0], 3, 100);
 8000c80:	2364      	movs	r3, #100	@ 0x64
 8000c82:	2203      	movs	r2, #3
 8000c84:	490b      	ldr	r1, [pc, #44]	@ (8000cb4 <Write_Data_Buffer+0x6c>)
 8000c86:	480d      	ldr	r0, [pc, #52]	@ (8000cbc <Write_Data_Buffer+0x74>)
 8000c88:	f005 fdae 	bl	80067e8 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&Flash, Data, len);
//	SPI_DMA=1;
	HAL_SPI_Transmit(&Flash, Data, len, HAL_MAX_DELAY);
 8000c8c:	88ba      	ldrh	r2, [r7, #4]
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c92:	6839      	ldr	r1, [r7, #0]
 8000c94:	4809      	ldr	r0, [pc, #36]	@ (8000cbc <Write_Data_Buffer+0x74>)
 8000c96:	f005 fda7 	bl	80067e8 <HAL_SPI_Transmit>
	csHIGH();
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2110      	movs	r1, #16
 8000c9e:	4806      	ldr	r0, [pc, #24]	@ (8000cb8 <Write_Data_Buffer+0x70>)
 8000ca0:	f002 fdfe 	bl	80038a0 <HAL_GPIO_WritePin>
	delay_ns(DELAY_NS);
 8000ca4:	2064      	movs	r0, #100	@ 0x64
 8000ca6:	f000 f8a5 	bl	8000df4 <delay_ns>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	240010ac 	.word	0x240010ac
 8000cb8:	58020000 	.word	0x58020000
 8000cbc:	240011c8 	.word	0x240011c8

08000cc0 <Write_Data_Flash>:

//Write buffer data to page
void Write_Data_Flash(uint16_t Page_Addr){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	80fb      	strh	r3, [r7, #6]
	Write_Enable();
 8000cca:	f7ff ff13 	bl	8000af4 <Write_Enable>
	Tx_Buffer[0]=OP_Program_Ex;
 8000cce:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <Write_Data_Flash+0x5c>)
 8000cd0:	2210      	movs	r2, #16
 8000cd2:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=0x00;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <Write_Data_Flash+0x5c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	705a      	strb	r2, [r3, #1]
	Tx_Buffer[2]=(uint8_t)(Page_Addr>>8);
 8000cda:	88fb      	ldrh	r3, [r7, #6]
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <Write_Data_Flash+0x5c>)
 8000ce4:	709a      	strb	r2, [r3, #2]
	Tx_Buffer[3]=(uint8_t)(Page_Addr);
 8000ce6:	88fb      	ldrh	r3, [r7, #6]
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <Write_Data_Flash+0x5c>)
 8000cec:	70da      	strb	r2, [r3, #3]
	csLOW();
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2110      	movs	r1, #16
 8000cf2:	480b      	ldr	r0, [pc, #44]	@ (8000d20 <Write_Data_Flash+0x60>)
 8000cf4:	f002 fdd4 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0], 4, 100);
 8000cf8:	2364      	movs	r3, #100	@ 0x64
 8000cfa:	2204      	movs	r2, #4
 8000cfc:	4907      	ldr	r1, [pc, #28]	@ (8000d1c <Write_Data_Flash+0x5c>)
 8000cfe:	4809      	ldr	r0, [pc, #36]	@ (8000d24 <Write_Data_Flash+0x64>)
 8000d00:	f005 fd72 	bl	80067e8 <HAL_SPI_Transmit>
	csHIGH();
 8000d04:	2201      	movs	r2, #1
 8000d06:	2110      	movs	r1, #16
 8000d08:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <Write_Data_Flash+0x60>)
 8000d0a:	f002 fdc9 	bl	80038a0 <HAL_GPIO_WritePin>
	W25N_WaitForReady();
 8000d0e:	f000 f8c1 	bl	8000e94 <W25N_WaitForReady>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	240010ac 	.word	0x240010ac
 8000d20:	58020000 	.word	0x58020000
 8000d24:	240011c8 	.word	0x240011c8

08000d28 <Select_Page_Read>:

//Select page to read
void Select_Page_Read(uint16_t Page_Addr){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	80fb      	strh	r3, [r7, #6]
	Tx_Buffer[0]=OP_Page_Data_Read;
 8000d32:	4b13      	ldr	r3, [pc, #76]	@ (8000d80 <Select_Page_Read+0x58>)
 8000d34:	2213      	movs	r2, #19
 8000d36:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=0x00;
 8000d38:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <Select_Page_Read+0x58>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	705a      	strb	r2, [r3, #1]
	Tx_Buffer[2]=(uint8_t)(Page_Addr>>8);
 8000d3e:	88fb      	ldrh	r3, [r7, #6]
 8000d40:	0a1b      	lsrs	r3, r3, #8
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b0e      	ldr	r3, [pc, #56]	@ (8000d80 <Select_Page_Read+0x58>)
 8000d48:	709a      	strb	r2, [r3, #2]
	Tx_Buffer[3]=(uint8_t)(Page_Addr);
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <Select_Page_Read+0x58>)
 8000d50:	70da      	strb	r2, [r3, #3]
	csLOW();
 8000d52:	2200      	movs	r2, #0
 8000d54:	2110      	movs	r1, #16
 8000d56:	480b      	ldr	r0, [pc, #44]	@ (8000d84 <Select_Page_Read+0x5c>)
 8000d58:	f002 fda2 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0],4,100);
 8000d5c:	2364      	movs	r3, #100	@ 0x64
 8000d5e:	2204      	movs	r2, #4
 8000d60:	4907      	ldr	r1, [pc, #28]	@ (8000d80 <Select_Page_Read+0x58>)
 8000d62:	4809      	ldr	r0, [pc, #36]	@ (8000d88 <Select_Page_Read+0x60>)
 8000d64:	f005 fd40 	bl	80067e8 <HAL_SPI_Transmit>
	csHIGH();
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2110      	movs	r1, #16
 8000d6c:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <Select_Page_Read+0x5c>)
 8000d6e:	f002 fd97 	bl	80038a0 <HAL_GPIO_WritePin>
	W25N_WaitForReady();
 8000d72:	f000 f88f 	bl	8000e94 <W25N_WaitForReady>
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	240010ac 	.word	0x240010ac
 8000d84:	58020000 	.word	0x58020000
 8000d88:	240011c8 	.word	0x240011c8

08000d8c <Block_Erase>:
	csHIGH();
}

//Erase Block where page is located
//Page_Addr-> Address to page, where the block which includes page is erased
void Block_Erase(uint16_t Page_Addr){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	80fb      	strh	r3, [r7, #6]
	Write_Enable();
 8000d96:	f7ff fead 	bl	8000af4 <Write_Enable>
	Tx_Buffer[0]=OP_Block_Erase;
 8000d9a:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <Block_Erase+0x5c>)
 8000d9c:	22d8      	movs	r2, #216	@ 0xd8
 8000d9e:	701a      	strb	r2, [r3, #0]
	Tx_Buffer[1]=0x00;
 8000da0:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <Block_Erase+0x5c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	705a      	strb	r2, [r3, #1]
	Tx_Buffer[2]=(uint8_t)(Page_Addr>>8);
 8000da6:	88fb      	ldrh	r3, [r7, #6]
 8000da8:	0a1b      	lsrs	r3, r3, #8
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4b0e      	ldr	r3, [pc, #56]	@ (8000de8 <Block_Erase+0x5c>)
 8000db0:	709a      	strb	r2, [r3, #2]
	Tx_Buffer[3]=(uint8_t)(Page_Addr);
 8000db2:	88fb      	ldrh	r3, [r7, #6]
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <Block_Erase+0x5c>)
 8000db8:	70da      	strb	r2, [r3, #3]
	csLOW();
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2110      	movs	r1, #16
 8000dbe:	480b      	ldr	r0, [pc, #44]	@ (8000dec <Block_Erase+0x60>)
 8000dc0:	f002 fd6e 	bl	80038a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Flash, &Tx_Buffer[0], 4, 100);
 8000dc4:	2364      	movs	r3, #100	@ 0x64
 8000dc6:	2204      	movs	r2, #4
 8000dc8:	4907      	ldr	r1, [pc, #28]	@ (8000de8 <Block_Erase+0x5c>)
 8000dca:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <Block_Erase+0x64>)
 8000dcc:	f005 fd0c 	bl	80067e8 <HAL_SPI_Transmit>
	csHIGH();
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2110      	movs	r1, #16
 8000dd4:	4805      	ldr	r0, [pc, #20]	@ (8000dec <Block_Erase+0x60>)
 8000dd6:	f002 fd63 	bl	80038a0 <HAL_GPIO_WritePin>
	W25N_WaitForReady();
 8000dda:	f000 f85b 	bl	8000e94 <W25N_WaitForReady>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	240010ac 	.word	0x240010ac
 8000dec:	58020000 	.word	0x58020000
 8000df0:	240011c8 	.word	0x240011c8

08000df4 <delay_ns>:

    send_uart(binaryString); // Send the binary string
    send_uart("\r\n");       // Newline for readability
}

void delay_ns(uint32_t ns) {
 8000df4:	b480      	push	{r7}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
    uint32_t cycles_per_ns = SystemCoreClock / 1000000000; // Convert clock speed to cycles per ns
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e3c <delay_ns+0x48>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	0a5b      	lsrs	r3, r3, #9
 8000e02:	4a0f      	ldr	r2, [pc, #60]	@ (8000e40 <delay_ns+0x4c>)
 8000e04:	fba2 2303 	umull	r2, r3, r2, r3
 8000e08:	09db      	lsrs	r3, r3, #7
 8000e0a:	617b      	str	r3, [r7, #20]
    uint32_t start = DWT->CYCCNT;                         // Get start cycle count
 8000e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e44 <delay_ns+0x50>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	613b      	str	r3, [r7, #16]
    uint32_t delay_cycles = ns * cycles_per_ns;           // Calculate required cycles
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	fb02 f303 	mul.w	r3, r2, r3
 8000e1a:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start) < delay_cycles);         // Wait until delay is met
 8000e1c:	bf00      	nop
 8000e1e:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <delay_ns+0x50>)
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	68fa      	ldr	r2, [r7, #12]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d8f8      	bhi.n	8000e1e <delay_ns+0x2a>
}
 8000e2c:	bf00      	nop
 8000e2e:	bf00      	nop
 8000e30:	371c      	adds	r7, #28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	24001014 	.word	0x24001014
 8000e40:	00044b83 	.word	0x00044b83
 8000e44:	e0001000 	.word	0xe0001000

08000e48 <USART1_Printf>:

void USART1_Printf(const char *format, ...) {
 8000e48:	b40f      	push	{r0, r1, r2, r3}
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b0a2      	sub	sp, #136	@ 0x88
 8000e4e:	af00      	add	r7, sp, #0
    char buffer[128];  // Adjust size as needed
    va_list args;
    va_start(args, format);
 8000e50:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000e54:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8000e56:	f107 0008 	add.w	r0, r7, #8
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000e60:	2180      	movs	r1, #128	@ 0x80
 8000e62:	f007 fb71 	bl	8008548 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000e66:	f107 0308 	add.w	r3, r7, #8
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fa38 	bl	80002e0 <strlen>
 8000e70:	4603      	mov	r3, r0
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	f107 0108 	add.w	r1, r7, #8
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7c:	4804      	ldr	r0, [pc, #16]	@ (8000e90 <USART1_Printf+0x48>)
 8000e7e:	f006 fa56 	bl	800732e <HAL_UART_Transmit>
}
 8000e82:	bf00      	nop
 8000e84:	3788      	adds	r7, #136	@ 0x88
 8000e86:	46bd      	mov	sp, r7
 8000e88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e8c:	b004      	add	sp, #16
 8000e8e:	4770      	bx	lr
 8000e90:	24001268 	.word	0x24001268

08000e94 <W25N_WaitForReady>:

//Function for delay in nanosecond
void W25N_WaitForReady(void) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	delay_ns(DELAY_NS);
 8000e98:	2064      	movs	r0, #100	@ 0x64
 8000e9a:	f7ff ffab 	bl	8000df4 <delay_ns>
    while (Read_Status_Register(SR_3_Addr) & 0x01) {
 8000e9e:	e002      	b.n	8000ea6 <W25N_WaitForReady+0x12>
    	delay_ns(DELAY_NS);  // Wait until flash is ready
 8000ea0:	2064      	movs	r0, #100	@ 0x64
 8000ea2:	f7ff ffa7 	bl	8000df4 <delay_ns>
    while (Read_Status_Register(SR_3_Addr) & 0x01) {
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <W25N_WaitForReady+0x2c>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fe40 	bl	8000b30 <Read_Status_Register>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d1f2      	bne.n	8000ea0 <W25N_WaitForReady+0xc>
    }
}
 8000eba:	bf00      	nop
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	24001012 	.word	0x24001012

08000ec4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec8:	f000 ffae 	bl	8001e28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ecc:	f000 f88a 	bl	8000fe4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed0:	f000 f9e4 	bl	800129c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ed4:	f000 f98c 	bl	80011f0 <MX_SPI1_Init>
  MX_FDCAN1_Init();
 8000ed8:	f000 f900 	bl	80010dc <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000edc:	2000      	movs	r0, #0
 8000ede:	f000 fdb1 	bl	8001a44 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	f000 fdae 	bl	8001a44 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000ee8:	2002      	movs	r0, #2
 8000eea:	f000 fdab 	bl	8001a44 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000eee:	2101      	movs	r1, #1
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f000 fe47 	bl	8001b84 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000ef6:	4b34      	ldr	r3, [pc, #208]	@ (8000fc8 <main+0x104>)
 8000ef8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000efc:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000efe:	4b32      	ldr	r3, [pc, #200]	@ (8000fc8 <main+0x104>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000f04:	4b30      	ldr	r3, [pc, #192]	@ (8000fc8 <main+0x104>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <main+0x104>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000f10:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc8 <main+0x104>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000f16:	492c      	ldr	r1, [pc, #176]	@ (8000fc8 <main+0x104>)
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f000 fec3 	bl	8001ca4 <BSP_COM_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <main+0x64>
  {
    Error_Handler();
 8000f24:	f000 fa86 	bl	8001434 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 8000f28:	4b28      	ldr	r3, [pc, #160]	@ (8000fcc <main+0x108>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	4a27      	ldr	r2, [pc, #156]	@ (8000fcc <main+0x108>)
 8000f2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f32:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // Enable cycle counter
 8000f34:	4b26      	ldr	r3, [pc, #152]	@ (8000fd0 <main+0x10c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a25      	ldr	r2, [pc, #148]	@ (8000fd0 <main+0x10c>)
 8000f3a:	f043 0301 	orr.w	r3, r3, #1
 8000f3e:	6013      	str	r3, [r2, #0]

  Flash_Init(0);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f7ff fbef 	bl	8000724 <Flash_Init>
  ID=Read_ID();
 8000f46:	f7ff fe4f 	bl	8000be8 <Read_ID>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a21      	ldr	r2, [pc, #132]	@ (8000fd4 <main+0x110>)
 8000f4e:	6013      	str	r3, [r2, #0]
  while (1)
  {
	  //Read_Register();
	  HAL_UART_Receive(&hcom_uart[COM1], &command,1, 100);
 8000f50:	2364      	movs	r3, #100	@ 0x64
 8000f52:	2201      	movs	r2, #1
 8000f54:	4920      	ldr	r1, [pc, #128]	@ (8000fd8 <main+0x114>)
 8000f56:	4821      	ldr	r0, [pc, #132]	@ (8000fdc <main+0x118>)
 8000f58:	f006 fa77 	bl	800744a <HAL_UART_Receive>

	  //Read
	  if(command==0x31){
 8000f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd8 <main+0x114>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b31      	cmp	r3, #49	@ 0x31
 8000f62:	d105      	bne.n	8000f70 <main+0xac>
		  Read_Data_Cont(16);
 8000f64:	2010      	movs	r0, #16
 8000f66:	f7ff fd33 	bl	80009d0 <Read_Data_Cont>
		  command = 0;
 8000f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <main+0x114>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	701a      	strb	r2, [r3, #0]
	  }

	  //Start
	  if(command==0x32){
 8000f70:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <main+0x114>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b32      	cmp	r3, #50	@ 0x32
 8000f76:	d10c      	bne.n	8000f92 <main+0xce>
		  Start_Flight_Recording=1;
 8000f78:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <main+0x11c>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
		  CAN_SendMessage(0x100);
 8000f7e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f82:	f7ff fb9b 	bl	80006bc <CAN_SendMessage>
		  BSP_LED_Toggle(LED_GREEN);
 8000f86:	2000      	movs	r0, #0
 8000f88:	f000 fdd2 	bl	8001b30 <BSP_LED_Toggle>
		  command=0;
 8000f8c:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <main+0x114>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]
	  }

	  //Stop
	  if(command==0x33){
 8000f92:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <main+0x114>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b33      	cmp	r3, #51	@ 0x33
 8000f98:	d10c      	bne.n	8000fb4 <main+0xf0>
		  Start_Flight_Recording=0;
 8000f9a:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <main+0x11c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	701a      	strb	r2, [r3, #0]
		  CAN_SendMessage(0x101);
 8000fa0:	f240 1001 	movw	r0, #257	@ 0x101
 8000fa4:	f7ff fb8a 	bl	80006bc <CAN_SendMessage>
		  BSP_LED_Toggle(LED_GREEN);
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f000 fdc1 	bl	8001b30 <BSP_LED_Toggle>
		  command=0;
 8000fae:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <main+0x114>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
	  }

	  if(command==0x34){
 8000fb4:	4b08      	ldr	r3, [pc, #32]	@ (8000fd8 <main+0x114>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b34      	cmp	r3, #52	@ 0x34
 8000fba:	d1c9      	bne.n	8000f50 <main+0x8c>
		  Chip_Erase();
 8000fbc:	f7ff fca6 	bl	800090c <Chip_Erase>
		  command=0;
 8000fc0:	4b05      	ldr	r3, [pc, #20]	@ (8000fd8 <main+0x114>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Receive(&hcom_uart[COM1], &command,1, 100);
 8000fc6:	e7c3      	b.n	8000f50 <main+0x8c>
 8000fc8:	24001118 	.word	0x24001118
 8000fcc:	e000edf0 	.word	0xe000edf0
 8000fd0:	e0001000 	.word	0xe0001000
 8000fd4:	24001250 	.word	0x24001250
 8000fd8:	24001254 	.word	0x24001254
 8000fdc:	24001268 	.word	0x24001268
 8000fe0:	240010b9 	.word	0x240010b9

08000fe4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b09c      	sub	sp, #112	@ 0x70
 8000fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fee:	224c      	movs	r2, #76	@ 0x4c
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f007 fab6 	bl	8008564 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2220      	movs	r2, #32
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f007 fab0 	bl	8008564 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001004:	2002      	movs	r0, #2
 8001006:	f002 fc7f 	bl	8003908 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800100a:	2300      	movs	r3, #0
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	4b31      	ldr	r3, [pc, #196]	@ (80010d4 <SystemClock_Config+0xf0>)
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	4a30      	ldr	r2, [pc, #192]	@ (80010d4 <SystemClock_Config+0xf0>)
 8001014:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001018:	6193      	str	r3, [r2, #24]
 800101a:	4b2e      	ldr	r3, [pc, #184]	@ (80010d4 <SystemClock_Config+0xf0>)
 800101c:	699b      	ldr	r3, [r3, #24]
 800101e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001022:	603b      	str	r3, [r7, #0]
 8001024:	4b2c      	ldr	r3, [pc, #176]	@ (80010d8 <SystemClock_Config+0xf4>)
 8001026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001028:	4a2b      	ldr	r2, [pc, #172]	@ (80010d8 <SystemClock_Config+0xf4>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001030:	4b29      	ldr	r3, [pc, #164]	@ (80010d8 <SystemClock_Config+0xf4>)
 8001032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	603b      	str	r3, [r7, #0]
 800103a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800103c:	bf00      	nop
 800103e:	4b25      	ldr	r3, [pc, #148]	@ (80010d4 <SystemClock_Config+0xf0>)
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800104a:	d1f8      	bne.n	800103e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800104c:	2302      	movs	r3, #2
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001050:	2301      	movs	r3, #1
 8001052:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001054:	2340      	movs	r3, #64	@ 0x40
 8001056:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001058:	2302      	movs	r3, #2
 800105a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105c:	2300      	movs	r3, #0
 800105e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001060:	2304      	movs	r3, #4
 8001062:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001064:	233c      	movs	r3, #60	@ 0x3c
 8001066:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001068:	2302      	movs	r3, #2
 800106a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 10;
 800106c:	230a      	movs	r3, #10
 800106e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001070:	2302      	movs	r3, #2
 8001072:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001074:	230c      	movs	r3, #12
 8001076:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001078:	2300      	movs	r3, #0
 800107a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001080:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001084:	4618      	mov	r0, r3
 8001086:	f002 fc79 	bl	800397c <HAL_RCC_OscConfig>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001090:	f000 f9d0 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001094:	233f      	movs	r3, #63	@ 0x3f
 8001096:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001098:	2303      	movs	r3, #3
 800109a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80010a0:	2308      	movs	r3, #8
 80010a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80010a4:	2340      	movs	r3, #64	@ 0x40
 80010a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80010a8:	2340      	movs	r3, #64	@ 0x40
 80010aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80010ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80010b2:	2340      	movs	r3, #64	@ 0x40
 80010b4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2104      	movs	r1, #4
 80010ba:	4618      	mov	r0, r3
 80010bc:	f003 f8b8 	bl	8004230 <HAL_RCC_ClockConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80010c6:	f000 f9b5 	bl	8001434 <Error_Handler>
  }
}
 80010ca:	bf00      	nop
 80010cc:	3770      	adds	r7, #112	@ 0x70
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	58024800 	.word	0x58024800
 80010d8:	58000400 	.word	0x58000400

080010dc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FDCAN1_Init 0 */
	__HAL_RCC_FDCAN_CLK_ENABLE();
 80010e2:	4b40      	ldr	r3, [pc, #256]	@ (80011e4 <MX_FDCAN1_Init+0x108>)
 80010e4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010e8:	4a3e      	ldr	r2, [pc, #248]	@ (80011e4 <MX_FDCAN1_Init+0x108>)
 80010ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ee:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80010f2:	4b3c      	ldr	r3, [pc, #240]	@ (80011e4 <MX_FDCAN1_Init+0x108>)
 80010f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001100:	4b39      	ldr	r3, [pc, #228]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001102:	4a3a      	ldr	r2, [pc, #232]	@ (80011ec <MX_FDCAN1_Init+0x110>)
 8001104:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001106:	4b38      	ldr	r3, [pc, #224]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800110c:	4b36      	ldr	r3, [pc, #216]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001112:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001114:	2200      	movs	r2, #0
 8001116:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001118:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800111a:	2200      	movs	r2, #0
 800111c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800111e:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001120:	2200      	movs	r2, #0
 8001122:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8001124:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001126:	2201      	movs	r2, #1
 8001128:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 800112a:	4b2f      	ldr	r3, [pc, #188]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800112c:	2202      	movs	r2, #2
 800112e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8001130:	4b2d      	ldr	r3, [pc, #180]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001132:	2205      	movs	r2, #5
 8001134:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001136:	4b2c      	ldr	r3, [pc, #176]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001138:	2202      	movs	r2, #2
 800113a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800113c:	4b2a      	ldr	r3, [pc, #168]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800113e:	2201      	movs	r2, #1
 8001140:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8001142:	4b29      	ldr	r3, [pc, #164]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001144:	2203      	movs	r2, #3
 8001146:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 4;
 8001148:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800114a:	2204      	movs	r2, #4
 800114c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 800114e:	4b26      	ldr	r3, [pc, #152]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001150:	2203      	movs	r2, #3
 8001152:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001154:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001156:	2200      	movs	r2, #0
 8001158:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800115a:	4b23      	ldr	r3, [pc, #140]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800115c:	2200      	movs	r2, #0
 800115e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001160:	4b21      	ldr	r3, [pc, #132]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001162:	2200      	movs	r2, #0
 8001164:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 64;
 8001166:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001168:	2240      	movs	r2, #64	@ 0x40
 800116a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800116c:	4b1e      	ldr	r3, [pc, #120]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800116e:	2204      	movs	r2, #4
 8001170:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001174:	2200      	movs	r2, #0
 8001176:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001178:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800117a:	2204      	movs	r2, #4
 800117c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001180:	2200      	movs	r2, #0
 8001182:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001184:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001186:	2204      	movs	r2, #4
 8001188:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800118c:	2200      	movs	r2, #0
 800118e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001190:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001192:	2200      	movs	r2, #0
 8001194:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 2;
 8001196:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 8001198:	2202      	movs	r2, #2
 800119a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800119c:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80011a2:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 80011a4:	2204      	movs	r2, #4
 80011a6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80011a8:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 80011aa:	f001 f871 	bl	8002290 <HAL_FDCAN_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_FDCAN1_Init+0xdc>
  {
    Error_Handler();
 80011b4:	f000 f93e 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80011b8:	480b      	ldr	r0, [pc, #44]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 80011ba:	f001 fa47 	bl	800264c <HAL_FDCAN_Start>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_FDCAN1_Init+0xec>
      Error_Handler();
 80011c4:	f000 f936 	bl	8001434 <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80011c8:	2200      	movs	r2, #0
 80011ca:	2101      	movs	r1, #1
 80011cc:	4806      	ldr	r0, [pc, #24]	@ (80011e8 <MX_FDCAN1_Init+0x10c>)
 80011ce:	f001 fc2f 	bl	8002a30 <HAL_FDCAN_ActivateNotification>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_FDCAN1_Init+0x100>
      Error_Handler();
 80011d8:	f000 f92c 	bl	8001434 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	58024400 	.word	0x58024400
 80011e8:	24001128 	.word	0x24001128
 80011ec:	4000a000 	.word	0x4000a000

080011f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011f4:	4b27      	ldr	r3, [pc, #156]	@ (8001294 <MX_SPI1_Init+0xa4>)
 80011f6:	4a28      	ldr	r2, [pc, #160]	@ (8001298 <MX_SPI1_Init+0xa8>)
 80011f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011fa:	4b26      	ldr	r3, [pc, #152]	@ (8001294 <MX_SPI1_Init+0xa4>)
 80011fc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001200:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001202:	4b24      	ldr	r3, [pc, #144]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001208:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800120a:	2207      	movs	r2, #7
 800120c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800120e:	4b21      	ldr	r3, [pc, #132]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001216:	2200      	movs	r2, #0
 8001218:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800121a:	4b1e      	ldr	r3, [pc, #120]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800121c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001220:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001222:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001228:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800122a:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800122c:	2200      	movs	r2, #0
 800122e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001230:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001232:	2200      	movs	r2, #0
 8001234:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001236:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001238:	2200      	movs	r2, #0
 800123a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800123c:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800123e:	2200      	movs	r2, #0
 8001240:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001242:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001244:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001248:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800124a:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800124c:	2200      	movs	r2, #0
 800124e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001250:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001252:	2200      	movs	r2, #0
 8001254:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001256:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001258:	2200      	movs	r2, #0
 800125a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800125c:	4b0d      	ldr	r3, [pc, #52]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800125e:	2200      	movs	r2, #0
 8001260:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001262:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001264:	2200      	movs	r2, #0
 8001266:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800126a:	2200      	movs	r2, #0
 800126c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001270:	2200      	movs	r2, #0
 8001272:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001274:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001276:	2200      	movs	r2, #0
 8001278:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <MX_SPI1_Init+0xa4>)
 800127c:	2200      	movs	r2, #0
 800127e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001280:	4804      	ldr	r0, [pc, #16]	@ (8001294 <MX_SPI1_Init+0xa4>)
 8001282:	f005 f98d 	bl	80065a0 <HAL_SPI_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800128c:	f000 f8d2 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	240011c8 	.word	0x240011c8
 8001298:	40013000 	.word	0x40013000

0800129c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	@ 0x30
 80012a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b8:	4a59      	ldr	r2, [pc, #356]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012c2:	4b57      	ldr	r3, [pc, #348]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d0:	4b53      	ldr	r3, [pc, #332]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d6:	4a52      	ldr	r2, [pc, #328]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f4:	4a4a      	ldr	r2, [pc, #296]	@ (8001420 <MX_GPIO_Init+0x184>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fe:	4b48      	ldr	r3, [pc, #288]	@ (8001420 <MX_GPIO_Init+0x184>)
 8001300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800130c:	4b44      	ldr	r3, [pc, #272]	@ (8001420 <MX_GPIO_Init+0x184>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a43      	ldr	r2, [pc, #268]	@ (8001420 <MX_GPIO_Init+0x184>)
 8001314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b40      	ldr	r3, [pc, #256]	@ (8001420 <MX_GPIO_Init+0x184>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	4b3d      	ldr	r3, [pc, #244]	@ (8001420 <MX_GPIO_Init+0x184>)
 800132c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001330:	4a3b      	ldr	r2, [pc, #236]	@ (8001420 <MX_GPIO_Init+0x184>)
 8001332:	f043 0302 	orr.w	r3, r3, #2
 8001336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800133a:	4b39      	ldr	r3, [pc, #228]	@ (8001420 <MX_GPIO_Init+0x184>)
 800133c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001348:	4b35      	ldr	r3, [pc, #212]	@ (8001420 <MX_GPIO_Init+0x184>)
 800134a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134e:	4a34      	ldr	r2, [pc, #208]	@ (8001420 <MX_GPIO_Init+0x184>)
 8001350:	f043 0308 	orr.w	r3, r3, #8
 8001354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001358:	4b31      	ldr	r3, [pc, #196]	@ (8001420 <MX_GPIO_Init+0x184>)
 800135a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001366:	4b2e      	ldr	r3, [pc, #184]	@ (8001420 <MX_GPIO_Init+0x184>)
 8001368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800136c:	4a2c      	ldr	r2, [pc, #176]	@ (8001420 <MX_GPIO_Init+0x184>)
 800136e:	f043 0310 	orr.w	r3, r3, #16
 8001372:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001376:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <MX_GPIO_Init+0x184>)
 8001378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800137c:	f003 0310 	and.w	r3, r3, #16
 8001380:	603b      	str	r3, [r7, #0]
 8001382:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_PIN_GPIO_Port, CS_PIN_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	2110      	movs	r1, #16
 8001388:	4826      	ldr	r0, [pc, #152]	@ (8001424 <MX_GPIO_Init+0x188>)
 800138a:	f002 fa89 	bl	80038a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2101      	movs	r1, #1
 8001392:	4825      	ldr	r0, [pc, #148]	@ (8001428 <MX_GPIO_Init+0x18c>)
 8001394:	f002 fa84 	bl	80038a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	2102      	movs	r1, #2
 800139c:	4823      	ldr	r0, [pc, #140]	@ (800142c <MX_GPIO_Init+0x190>)
 800139e:	f002 fa7f 	bl	80038a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_PIN_Pin */
  GPIO_InitStruct.Pin = CS_PIN_Pin;
 80013a2:	2310      	movs	r3, #16
 80013a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a6:	2301      	movs	r3, #1
 80013a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_PIN_GPIO_Port, &GPIO_InitStruct);
 80013b2:	f107 031c 	add.w	r3, r7, #28
 80013b6:	4619      	mov	r1, r3
 80013b8:	481a      	ldr	r0, [pc, #104]	@ (8001424 <MX_GPIO_Init+0x188>)
 80013ba:	f002 f8c1 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013be:	2301      	movs	r3, #1
 80013c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c2:	2301      	movs	r3, #1
 80013c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013ce:	f107 031c 	add.w	r3, r7, #28
 80013d2:	4619      	mov	r1, r3
 80013d4:	4814      	ldr	r0, [pc, #80]	@ (8001428 <MX_GPIO_Init+0x18c>)
 80013d6:	f002 f8b3 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e0:	2302      	movs	r3, #2
 80013e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80013ec:	2304      	movs	r3, #4
 80013ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f0:	f107 031c 	add.w	r3, r7, #28
 80013f4:	4619      	mov	r1, r3
 80013f6:	480e      	ldr	r0, [pc, #56]	@ (8001430 <MX_GPIO_Init+0x194>)
 80013f8:	f002 f8a2 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013fc:	2302      	movs	r3, #2
 80013fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001400:	2301      	movs	r3, #1
 8001402:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2300      	movs	r3, #0
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	4619      	mov	r1, r3
 8001412:	4806      	ldr	r0, [pc, #24]	@ (800142c <MX_GPIO_Init+0x190>)
 8001414:	f002 f894 	bl	8003540 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001418:	bf00      	nop
 800141a:	3730      	adds	r7, #48	@ 0x30
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	58024400 	.word	0x58024400
 8001424:	58020000 	.word	0x58020000
 8001428:	58021800 	.word	0x58021800
 800142c:	58021000 	.word	0x58021000
 8001430:	58020400 	.word	0x58020400

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_FDCAN_Start(&hfdcan1);
 8001438:	4802      	ldr	r0, [pc, #8]	@ (8001444 <Error_Handler+0x10>)
 800143a:	f001 f907 	bl	800264c <HAL_FDCAN_Start>
  //__disable_irq();
  //while (1)
  //{
  //}
  /* USER CODE END Error_Handler_Debug */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	24001128 	.word	0x24001128

08001448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144e:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <HAL_MspInit+0x30>)
 8001450:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001454:	4a08      	ldr	r2, [pc, #32]	@ (8001478 <HAL_MspInit+0x30>)
 8001456:	f043 0302 	orr.w	r3, r3, #2
 800145a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800145e:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <HAL_MspInit+0x30>)
 8001460:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	58024400 	.word	0x58024400

0800147c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b0ba      	sub	sp, #232	@ 0xe8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001494:	f107 0310 	add.w	r3, r7, #16
 8001498:	22c0      	movs	r2, #192	@ 0xc0
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f007 f861 	bl	8008564 <memset>
  if(hfdcan->Instance==FDCAN1)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a33      	ldr	r2, [pc, #204]	@ (8001574 <HAL_FDCAN_MspInit+0xf8>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d15e      	bne.n	800156a <HAL_FDCAN_MspInit+0xee>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80014ac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014b0:	f04f 0300 	mov.w	r3, #0
 80014b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 80014b8:	2304      	movs	r3, #4
 80014ba:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 80014bc:	230a      	movs	r3, #10
 80014be:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 20;
 80014c4:	2314      	movs	r3, #20
 80014c6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80014c8:	2302      	movs	r3, #2
 80014ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80014cc:	23c0      	movs	r3, #192	@ 0xc0
 80014ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80014d0:	2320      	movs	r3, #32
 80014d2:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 80014d8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80014dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	4618      	mov	r0, r3
 80014e6:	f003 fa2f 	bl	8004948 <HAL_RCCEx_PeriphCLKConfig>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <HAL_FDCAN_MspInit+0x78>
    {
      Error_Handler();
 80014f0:	f7ff ffa0 	bl	8001434 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80014f4:	4b20      	ldr	r3, [pc, #128]	@ (8001578 <HAL_FDCAN_MspInit+0xfc>)
 80014f6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001578 <HAL_FDCAN_MspInit+0xfc>)
 80014fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001500:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001504:	4b1c      	ldr	r3, [pc, #112]	@ (8001578 <HAL_FDCAN_MspInit+0xfc>)
 8001506:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800150a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001512:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <HAL_FDCAN_MspInit+0xfc>)
 8001514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001518:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <HAL_FDCAN_MspInit+0xfc>)
 800151a:	f043 0308 	orr.w	r3, r3, #8
 800151e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001522:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <HAL_FDCAN_MspInit+0xfc>)
 8001524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001528:	f003 0308 	and.w	r3, r3, #8
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001530:	2303      	movs	r3, #3
 8001532:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	2302      	movs	r3, #2
 8001538:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	2300      	movs	r3, #0
 8001544:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001548:	2309      	movs	r3, #9
 800154a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800154e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001552:	4619      	mov	r1, r3
 8001554:	4809      	ldr	r0, [pc, #36]	@ (800157c <HAL_FDCAN_MspInit+0x100>)
 8001556:	f001 fff3 	bl	8003540 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	2013      	movs	r0, #19
 8001560:	f000 fdff 	bl	8002162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001564:	2013      	movs	r0, #19
 8001566:	f000 fe16 	bl	8002196 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800156a:	bf00      	nop
 800156c:	37e8      	adds	r7, #232	@ 0xe8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	4000a000 	.word	0x4000a000
 8001578:	58024400 	.word	0x58024400
 800157c:	58020c00 	.word	0x58020c00

08001580 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b0bc      	sub	sp, #240	@ 0xf0
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	22c0      	movs	r2, #192	@ 0xc0
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f006 ffdf 	bl	8008564 <memset>
  if(hspi->Instance==SPI1)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a38      	ldr	r2, [pc, #224]	@ (800168c <HAL_SPI_MspInit+0x10c>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d168      	bne.n	8001682 <HAL_SPI_MspInit+0x102>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80015b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015b4:	f04f 0300 	mov.w	r3, #0
 80015b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80015bc:	2300      	movs	r3, #0
 80015be:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015c0:	f107 0318 	add.w	r3, r7, #24
 80015c4:	4618      	mov	r0, r3
 80015c6:	f003 f9bf 	bl	8004948 <HAL_RCCEx_PeriphCLKConfig>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80015d0:	f7ff ff30 	bl	8001434 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 80015d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015da:	4a2d      	ldr	r2, [pc, #180]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 80015dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80015e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 80015e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	4b27      	ldr	r3, [pc, #156]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 80015f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f8:	4a25      	ldr	r2, [pc, #148]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001602:	4b23      	ldr	r3, [pc, #140]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 8001604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001610:	4b1f      	ldr	r3, [pc, #124]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 8001612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001616:	4a1e      	ldr	r2, [pc, #120]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001620:	4b1b      	ldr	r3, [pc, #108]	@ (8001690 <HAL_SPI_MspInit+0x110>)
 8001622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800162e:	2360      	movs	r3, #96	@ 0x60
 8001630:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	2300      	movs	r3, #0
 8001642:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001646:	2305      	movs	r3, #5
 8001648:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001650:	4619      	mov	r1, r3
 8001652:	4810      	ldr	r0, [pc, #64]	@ (8001694 <HAL_SPI_MspInit+0x114>)
 8001654:	f001 ff74 	bl	8003540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001658:	2320      	movs	r3, #32
 800165a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2300      	movs	r3, #0
 800166c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001670:	2305      	movs	r3, #5
 8001672:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800167a:	4619      	mov	r1, r3
 800167c:	4806      	ldr	r0, [pc, #24]	@ (8001698 <HAL_SPI_MspInit+0x118>)
 800167e:	f001 ff5f 	bl	8003540 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001682:	bf00      	nop
 8001684:	37f0      	adds	r7, #240	@ 0xf0
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40013000 	.word	0x40013000
 8001690:	58024400 	.word	0x58024400
 8001694:	58020000 	.word	0x58020000
 8001698:	58020400 	.word	0x58020400

0800169c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <NMI_Handler+0x4>

080016a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <MemManage_Handler+0x4>

080016b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
	...

080016f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	GPIOG->ODR^=GPIO_PIN_0;
 80016f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <SysTick_Handler+0x34>)
 80016f6:	695b      	ldr	r3, [r3, #20]
 80016f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001724 <SysTick_Handler+0x34>)
 80016fa:	f083 0301 	eor.w	r3, r3, #1
 80016fe:	6153      	str	r3, [r2, #20]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001700:	f000 fc04 	bl	8001f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(Start_Flight_Recording){
 8001704:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <SysTick_Handler+0x38>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <SysTick_Handler+0x28>
	  CLK_SIM++;
 800170c:	4b07      	ldr	r3, [pc, #28]	@ (800172c <SysTick_Handler+0x3c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	3301      	adds	r3, #1
 8001712:	4a06      	ldr	r2, [pc, #24]	@ (800172c <SysTick_Handler+0x3c>)
 8001714:	6013      	str	r3, [r2, #0]
  }
  else{
	  CLK_SIM=0;
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8001716:	e002      	b.n	800171e <SysTick_Handler+0x2e>
	  CLK_SIM=0;
 8001718:	4b04      	ldr	r3, [pc, #16]	@ (800172c <SysTick_Handler+0x3c>)
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	58021800 	.word	0x58021800
 8001728:	240010b9 	.word	0x240010b9
 800172c:	24001258 	.word	0x24001258

08001730 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001734:	4802      	ldr	r0, [pc, #8]	@ (8001740 <FDCAN1_IT0_IRQHandler+0x10>)
 8001736:	f001 f9f5 	bl	8002b24 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	24001128 	.word	0x24001128

08001744 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001748:	2000      	movs	r0, #0
 800174a:	f000 fa8d 	bl	8001c68 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 1 */

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
	while(HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 800175e:	e03f      	b.n	80017e0 <HAL_FDCAN_RxFifo0Callback+0x8c>
		uint8_t Temp[16];

		//Start byte
		Temp[0]=0xFF;
 8001760:	23ff      	movs	r3, #255	@ 0xff
 8001762:	723b      	strb	r3, [r7, #8]

		//CAN ID Stored in 2 first bytes
		*(uint16_t*)&Temp[1] = (uint16_t)RxHeader.Identifier;
 8001764:	4b25      	ldr	r3, [pc, #148]	@ (80017fc <HAL_FDCAN_RxFifo0Callback+0xa8>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	3301      	adds	r3, #1
 800176e:	b292      	uxth	r2, r2
 8001770:	801a      	strh	r2, [r3, #0]

		//8 bytes with CAN data
		Temp[3]=RxData[0];
 8001772:	4b23      	ldr	r3, [pc, #140]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	72fb      	strb	r3, [r7, #11]
		Temp[4]=RxData[1];
 8001778:	4b21      	ldr	r3, [pc, #132]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 800177a:	785b      	ldrb	r3, [r3, #1]
 800177c:	733b      	strb	r3, [r7, #12]
		Temp[5]=RxData[2];
 800177e:	4b20      	ldr	r3, [pc, #128]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 8001780:	789b      	ldrb	r3, [r3, #2]
 8001782:	737b      	strb	r3, [r7, #13]
		Temp[6]=RxData[3];
 8001784:	4b1e      	ldr	r3, [pc, #120]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 8001786:	78db      	ldrb	r3, [r3, #3]
 8001788:	73bb      	strb	r3, [r7, #14]
		Temp[7]=RxData[4];
 800178a:	4b1d      	ldr	r3, [pc, #116]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 800178c:	791b      	ldrb	r3, [r3, #4]
 800178e:	73fb      	strb	r3, [r7, #15]
		Temp[8]=RxData[5];
 8001790:	4b1b      	ldr	r3, [pc, #108]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 8001792:	795b      	ldrb	r3, [r3, #5]
 8001794:	743b      	strb	r3, [r7, #16]
		Temp[9]=RxData[6];
 8001796:	4b1a      	ldr	r3, [pc, #104]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 8001798:	799b      	ldrb	r3, [r3, #6]
 800179a:	747b      	strb	r3, [r7, #17]
		Temp[10]=RxData[7];
 800179c:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 800179e:	79db      	ldrb	r3, [r3, #7]
 80017a0:	74bb      	strb	r3, [r7, #18]

		//Clock (uint32_t)
		Temp[11]=(uint8_t)(CLK_SIM);
 80017a2:	4b18      	ldr	r3, [pc, #96]	@ (8001804 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	74fb      	strb	r3, [r7, #19]
		Temp[12]=(uint8_t)(CLK_SIM>>8);
 80017aa:	4b16      	ldr	r3, [pc, #88]	@ (8001804 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	0a1b      	lsrs	r3, r3, #8
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	753b      	strb	r3, [r7, #20]
		Temp[13]=(uint8_t)(CLK_SIM>>16);
 80017b4:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	0c1b      	lsrs	r3, r3, #16
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	757b      	strb	r3, [r7, #21]
		Temp[14]=(uint8_t)(CLK_SIM>>24);
 80017be:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	0e1b      	lsrs	r3, r3, #24
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	75bb      	strb	r3, [r7, #22]

		//Stop bytez
		Temp[15]=0x00;
 80017c8:	2300      	movs	r3, #0
 80017ca:	75fb      	strb	r3, [r7, #23]

		//Write to flash
		if(Start_Flight_Recording==1){
 80017cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d105      	bne.n	80017e0 <HAL_FDCAN_RxFifo0Callback+0x8c>
			Write_Data(Temp, sizeof(Temp));
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	2110      	movs	r1, #16
 80017da:	4618      	mov	r0, r3
 80017dc:	f7fe fff2 	bl	80007c4 <Write_Data>
	while(HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 80017e0:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <HAL_FDCAN_RxFifo0Callback+0xac>)
 80017e2:	4a06      	ldr	r2, [pc, #24]	@ (80017fc <HAL_FDCAN_RxFifo0Callback+0xa8>)
 80017e4:	2140      	movs	r1, #64	@ 0x40
 80017e6:	4809      	ldr	r0, [pc, #36]	@ (800180c <HAL_FDCAN_RxFifo0Callback+0xb8>)
 80017e8:	f000 ffb6 	bl	8002758 <HAL_FDCAN_GetRxMessage>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d0b6      	beq.n	8001760 <HAL_FDCAN_RxFifo0Callback+0xc>
		}
	}
}
 80017f2:	bf00      	nop
 80017f4:	bf00      	nop
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	240010cc 	.word	0x240010cc
 8001800:	240010bc 	.word	0x240010bc
 8001804:	24001258 	.word	0x24001258
 8001808:	240010b9 	.word	0x240010b9
 800180c:	24001128 	.word	0x24001128

08001810 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001818:	4a14      	ldr	r2, [pc, #80]	@ (800186c <_sbrk+0x5c>)
 800181a:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <_sbrk+0x60>)
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001824:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <_sbrk+0x64>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d102      	bne.n	8001832 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800182c:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <_sbrk+0x64>)
 800182e:	4a12      	ldr	r2, [pc, #72]	@ (8001878 <_sbrk+0x68>)
 8001830:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001832:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <_sbrk+0x64>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	429a      	cmp	r2, r3
 800183e:	d207      	bcs.n	8001850 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001840:	f006 fe98 	bl	8008574 <__errno>
 8001844:	4603      	mov	r3, r0
 8001846:	220c      	movs	r2, #12
 8001848:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
 800184e:	e009      	b.n	8001864 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001850:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001856:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <_sbrk+0x64>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4413      	add	r3, r2
 800185e:	4a05      	ldr	r2, [pc, #20]	@ (8001874 <_sbrk+0x64>)
 8001860:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001862:	68fb      	ldr	r3, [r7, #12]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	24080000 	.word	0x24080000
 8001870:	00000400 	.word	0x00000400
 8001874:	2400125c 	.word	0x2400125c
 8001878:	24001448 	.word	0x24001448

0800187c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001880:	4b43      	ldr	r3, [pc, #268]	@ (8001990 <SystemInit+0x114>)
 8001882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001886:	4a42      	ldr	r2, [pc, #264]	@ (8001990 <SystemInit+0x114>)
 8001888:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800188c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001890:	4b40      	ldr	r3, [pc, #256]	@ (8001994 <SystemInit+0x118>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 030f 	and.w	r3, r3, #15
 8001898:	2b06      	cmp	r3, #6
 800189a:	d807      	bhi.n	80018ac <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800189c:	4b3d      	ldr	r3, [pc, #244]	@ (8001994 <SystemInit+0x118>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f023 030f 	bic.w	r3, r3, #15
 80018a4:	4a3b      	ldr	r2, [pc, #236]	@ (8001994 <SystemInit+0x118>)
 80018a6:	f043 0307 	orr.w	r3, r3, #7
 80018aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80018ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001998 <SystemInit+0x11c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a39      	ldr	r2, [pc, #228]	@ (8001998 <SystemInit+0x11c>)
 80018b2:	f043 0301 	orr.w	r3, r3, #1
 80018b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018b8:	4b37      	ldr	r3, [pc, #220]	@ (8001998 <SystemInit+0x11c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80018be:	4b36      	ldr	r3, [pc, #216]	@ (8001998 <SystemInit+0x11c>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	4935      	ldr	r1, [pc, #212]	@ (8001998 <SystemInit+0x11c>)
 80018c4:	4b35      	ldr	r3, [pc, #212]	@ (800199c <SystemInit+0x120>)
 80018c6:	4013      	ands	r3, r2
 80018c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018ca:	4b32      	ldr	r3, [pc, #200]	@ (8001994 <SystemInit+0x118>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0308 	and.w	r3, r3, #8
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d007      	beq.n	80018e6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80018d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <SystemInit+0x118>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f023 030f 	bic.w	r3, r3, #15
 80018de:	4a2d      	ldr	r2, [pc, #180]	@ (8001994 <SystemInit+0x118>)
 80018e0:	f043 0307 	orr.w	r3, r3, #7
 80018e4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80018e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001998 <SystemInit+0x11c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80018ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001998 <SystemInit+0x11c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80018f2:	4b29      	ldr	r3, [pc, #164]	@ (8001998 <SystemInit+0x11c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80018f8:	4b27      	ldr	r3, [pc, #156]	@ (8001998 <SystemInit+0x11c>)
 80018fa:	4a29      	ldr	r2, [pc, #164]	@ (80019a0 <SystemInit+0x124>)
 80018fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80018fe:	4b26      	ldr	r3, [pc, #152]	@ (8001998 <SystemInit+0x11c>)
 8001900:	4a28      	ldr	r2, [pc, #160]	@ (80019a4 <SystemInit+0x128>)
 8001902:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001904:	4b24      	ldr	r3, [pc, #144]	@ (8001998 <SystemInit+0x11c>)
 8001906:	4a28      	ldr	r2, [pc, #160]	@ (80019a8 <SystemInit+0x12c>)
 8001908:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800190a:	4b23      	ldr	r3, [pc, #140]	@ (8001998 <SystemInit+0x11c>)
 800190c:	2200      	movs	r2, #0
 800190e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001910:	4b21      	ldr	r3, [pc, #132]	@ (8001998 <SystemInit+0x11c>)
 8001912:	4a25      	ldr	r2, [pc, #148]	@ (80019a8 <SystemInit+0x12c>)
 8001914:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001916:	4b20      	ldr	r3, [pc, #128]	@ (8001998 <SystemInit+0x11c>)
 8001918:	2200      	movs	r2, #0
 800191a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800191c:	4b1e      	ldr	r3, [pc, #120]	@ (8001998 <SystemInit+0x11c>)
 800191e:	4a22      	ldr	r2, [pc, #136]	@ (80019a8 <SystemInit+0x12c>)
 8001920:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001922:	4b1d      	ldr	r3, [pc, #116]	@ (8001998 <SystemInit+0x11c>)
 8001924:	2200      	movs	r2, #0
 8001926:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001928:	4b1b      	ldr	r3, [pc, #108]	@ (8001998 <SystemInit+0x11c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a1a      	ldr	r2, [pc, #104]	@ (8001998 <SystemInit+0x11c>)
 800192e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001932:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001934:	4b18      	ldr	r3, [pc, #96]	@ (8001998 <SystemInit+0x11c>)
 8001936:	2200      	movs	r2, #0
 8001938:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800193a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <SystemInit+0x130>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	4b1c      	ldr	r3, [pc, #112]	@ (80019b0 <SystemInit+0x134>)
 8001940:	4013      	ands	r3, r2
 8001942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001946:	d202      	bcs.n	800194e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001948:	4b1a      	ldr	r3, [pc, #104]	@ (80019b4 <SystemInit+0x138>)
 800194a:	2201      	movs	r2, #1
 800194c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800194e:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <SystemInit+0x11c>)
 8001950:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001954:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d113      	bne.n	8001984 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <SystemInit+0x11c>)
 800195e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001962:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <SystemInit+0x11c>)
 8001964:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001968:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800196c:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <SystemInit+0x13c>)
 800196e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001972:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <SystemInit+0x11c>)
 8001976:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800197a:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <SystemInit+0x11c>)
 800197c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001980:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000ed00 	.word	0xe000ed00
 8001994:	52002000 	.word	0x52002000
 8001998:	58024400 	.word	0x58024400
 800199c:	eaf6ed7f 	.word	0xeaf6ed7f
 80019a0:	02020200 	.word	0x02020200
 80019a4:	01ff0000 	.word	0x01ff0000
 80019a8:	01010280 	.word	0x01010280
 80019ac:	5c001000 	.word	0x5c001000
 80019b0:	ffff0000 	.word	0xffff0000
 80019b4:	51008108 	.word	0x51008108
 80019b8:	52004000 	.word	0x52004000

080019bc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80019c0:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <ExitRun0Mode+0x2c>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a08      	ldr	r2, [pc, #32]	@ (80019e8 <ExitRun0Mode+0x2c>)
 80019c6:	f043 0302 	orr.w	r3, r3, #2
 80019ca:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80019cc:	bf00      	nop
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <ExitRun0Mode+0x2c>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d0f9      	beq.n	80019ce <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80019da:	bf00      	nop
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	58024800 	.word	0x58024800

080019ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80019ec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001a28 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80019f0:	f7ff ffe4 	bl	80019bc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80019f4:	f7ff ff42 	bl	800187c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019f8:	480c      	ldr	r0, [pc, #48]	@ (8001a2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019fa:	490d      	ldr	r1, [pc, #52]	@ (8001a30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a00:	e002      	b.n	8001a08 <LoopCopyDataInit>

08001a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a06:	3304      	adds	r3, #4

08001a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a0c:	d3f9      	bcc.n	8001a02 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a10:	4c0a      	ldr	r4, [pc, #40]	@ (8001a3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a14:	e001      	b.n	8001a1a <LoopFillZerobss>

08001a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a18:	3204      	adds	r2, #4

08001a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a1c:	d3fb      	bcc.n	8001a16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a1e:	f006 fdaf 	bl	8008580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a22:	f7ff fa4f 	bl	8000ec4 <main>
  bx  lr
 8001a26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a28:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001a2c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001a30:	24001090 	.word	0x24001090
  ldr r2, =_sidata
 8001a34:	08008fd8 	.word	0x08008fd8
  ldr r2, =_sbss
 8001a38:	24001090 	.word	0x24001090
  ldr r4, =_ebss
 8001a3c:	24001448 	.word	0x24001448

08001a40 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a40:	e7fe      	b.n	8001a40 <ADC3_IRQHandler>
	...

08001a44 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	@ 0x30
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d009      	beq.n	8001a6c <BSP_LED_Init+0x28>
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d006      	beq.n	8001a6c <BSP_LED_Init+0x28>
 8001a5e:	79fb      	ldrb	r3, [r7, #7]
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d003      	beq.n	8001a6c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001a64:	f06f 0301 	mvn.w	r3, #1
 8001a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a6a:	e055      	b.n	8001b18 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10f      	bne.n	8001a92 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001a72:	4b2c      	ldr	r3, [pc, #176]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a78:	4a2a      	ldr	r2, [pc, #168]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001a7a:	f043 0302 	orr.w	r3, r3, #2
 8001a7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a82:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	e021      	b.n	8001ad6 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d10f      	bne.n	8001ab8 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001a98:	4b22      	ldr	r3, [pc, #136]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a9e:	4a21      	ldr	r2, [pc, #132]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001aa0:	f043 0302 	orr.w	r3, r3, #2
 8001aa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	e00e      	b.n	8001ad6 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001abe:	4a19      	ldr	r2, [pc, #100]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ac8:	4b16      	ldr	r3, [pc, #88]	@ (8001b24 <BSP_LED_Init+0xe0>)
 8001aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	4a13      	ldr	r2, [pc, #76]	@ (8001b28 <BSP_LED_Init+0xe4>)
 8001ada:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ade:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	4a0f      	ldr	r2, [pc, #60]	@ (8001b2c <BSP_LED_Init+0xe8>)
 8001af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af4:	f107 0218 	add.w	r2, r7, #24
 8001af8:	4611      	mov	r1, r2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f001 fd20 	bl	8003540 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	4a0a      	ldr	r2, [pc, #40]	@ (8001b2c <BSP_LED_Init+0xe8>)
 8001b04:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	4a07      	ldr	r2, [pc, #28]	@ (8001b28 <BSP_LED_Init+0xe4>)
 8001b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b10:	2200      	movs	r2, #0
 8001b12:	4619      	mov	r1, r3
 8001b14:	f001 fec4 	bl	80038a0 <HAL_GPIO_WritePin>
  }

  return ret;
 8001b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3730      	adds	r7, #48	@ 0x30
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	58024400 	.word	0x58024400
 8001b28:	08008f60 	.word	0x08008f60
 8001b2c:	24001020 	.word	0x24001020

08001b30 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d009      	beq.n	8001b58 <BSP_LED_Toggle+0x28>
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d006      	beq.n	8001b58 <BSP_LED_Toggle+0x28>
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d003      	beq.n	8001b58 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001b50:	f06f 0301 	mvn.w	r3, #1
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	e00b      	b.n	8001b70 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	4a08      	ldr	r2, [pc, #32]	@ (8001b7c <BSP_LED_Toggle+0x4c>)
 8001b5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	4907      	ldr	r1, [pc, #28]	@ (8001b80 <BSP_LED_Toggle+0x50>)
 8001b64:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4610      	mov	r0, r2
 8001b6c:	f001 feb1 	bl	80038d2 <HAL_GPIO_TogglePin>
  }

  return ret;
 8001b70:	68fb      	ldr	r3, [r7, #12]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	24001020 	.word	0x24001020
 8001b80:	08008f60 	.word	0x08008f60

08001b84 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	460a      	mov	r2, r1
 8001b8e:	71fb      	strb	r3, [r7, #7]
 8001b90:	4613      	mov	r3, r2
 8001b92:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001b94:	4b2e      	ldr	r3, [pc, #184]	@ (8001c50 <BSP_PB_Init+0xcc>)
 8001b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c50 <BSP_PB_Init+0xcc>)
 8001b9c:	f043 0304 	orr.w	r3, r3, #4
 8001ba0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c50 <BSP_PB_Init+0xcc>)
 8001ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001bb2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bb6:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001bc0:	79bb      	ldrb	r3, [r7, #6]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10c      	bne.n	8001be0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	4a21      	ldr	r2, [pc, #132]	@ (8001c54 <BSP_PB_Init+0xd0>)
 8001bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd2:	f107 020c 	add.w	r2, r7, #12
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f001 fcb1 	bl	8003540 <HAL_GPIO_Init>
 8001bde:	e031      	b.n	8001c44 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001be0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001be4:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c54 <BSP_PB_Init+0xd0>)
 8001bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bee:	f107 020c 	add.w	r2, r7, #12
 8001bf2:	4611      	mov	r1, r2
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f001 fca3 	bl	8003540 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	4a16      	ldr	r2, [pc, #88]	@ (8001c58 <BSP_PB_Init+0xd4>)
 8001c00:	441a      	add	r2, r3
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	4915      	ldr	r1, [pc, #84]	@ (8001c5c <BSP_PB_Init+0xd8>)
 8001c06:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	f000 fafb 	bl	8002208 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	00db      	lsls	r3, r3, #3
 8001c16:	4a10      	ldr	r2, [pc, #64]	@ (8001c58 <BSP_PB_Init+0xd4>)
 8001c18:	1898      	adds	r0, r3, r2
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	4a10      	ldr	r2, [pc, #64]	@ (8001c60 <BSP_PB_Init+0xdc>)
 8001c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c22:	461a      	mov	r2, r3
 8001c24:	2100      	movs	r1, #0
 8001c26:	f000 fad0 	bl	80021ca <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001c2a:	2028      	movs	r0, #40	@ 0x28
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	4a0d      	ldr	r2, [pc, #52]	@ (8001c64 <BSP_PB_Init+0xe0>)
 8001c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c34:	2200      	movs	r2, #0
 8001c36:	4619      	mov	r1, r3
 8001c38:	f000 fa93 	bl	8002162 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001c3c:	2328      	movs	r3, #40	@ 0x28
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 faa9 	bl	8002196 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	58024400 	.word	0x58024400
 8001c54:	2400102c 	.word	0x2400102c
 8001c58:	24001260 	.word	0x24001260
 8001c5c:	08008f68 	.word	0x08008f68
 8001c60:	24001030 	.word	0x24001030
 8001c64:	24001034 	.word	0x24001034

08001c68 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	00db      	lsls	r3, r3, #3
 8001c76:	4a04      	ldr	r2, [pc, #16]	@ (8001c88 <BSP_PB_IRQHandler+0x20>)
 8001c78:	4413      	add	r3, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 fad8 	bl	8002230 <HAL_EXTI_IRQHandler>
}
 8001c80:	bf00      	nop
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	24001260 	.word	0x24001260

08001c8c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	6039      	str	r1, [r7, #0]
 8001cae:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001cba:	f06f 0301 	mvn.w	r3, #1
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	e018      	b.n	8001cf4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	2294      	movs	r2, #148	@ 0x94
 8001cc6:	fb02 f303 	mul.w	r3, r2, r3
 8001cca:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <BSP_COM_Init+0x5c>)
 8001ccc:	4413      	add	r3, r2
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f000 f852 	bl	8001d78 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	2294      	movs	r2, #148	@ 0x94
 8001cd8:	fb02 f303 	mul.w	r3, r2, r3
 8001cdc:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <BSP_COM_Init+0x5c>)
 8001cde:	4413      	add	r3, r2
 8001ce0:	6839      	ldr	r1, [r7, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f000 f80e 	bl	8001d04 <MX_USART3_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001cee:	f06f 0303 	mvn.w	r3, #3
 8001cf2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	24001268 	.word	0x24001268

08001d04 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001d0e:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <MX_USART3_Init+0x60>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	220c      	movs	r2, #12
 8001d22:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	895b      	ldrh	r3, [r3, #10]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	891b      	ldrh	r3, [r3, #8]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	899b      	ldrh	r3, [r3, #12]
 8001d44:	461a      	mov	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d50:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f005 fa91 	bl	800727a <HAL_UART_Init>
 8001d58:	4603      	mov	r3, r0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	2400101c 	.word	0x2400101c

08001d68 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7ff ff8d 	bl	8001c8c <BSP_PB_Callback>
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08a      	sub	sp, #40	@ 0x28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001d80:	4b27      	ldr	r3, [pc, #156]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d86:	4a26      	ldr	r2, [pc, #152]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001d88:	f043 0308 	orr.w	r3, r3, #8
 8001d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d90:	4b23      	ldr	r3, [pc, #140]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001d9e:	4b20      	ldr	r3, [pc, #128]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001da4:	4a1e      	ldr	r2, [pc, #120]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001da6:	f043 0308 	orr.w	r3, r3, #8
 8001daa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dae:	4b1c      	ldr	r3, [pc, #112]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001db4:	f003 0308 	and.w	r3, r3, #8
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001dbc:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001dbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dc2:	4a17      	ldr	r2, [pc, #92]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001dc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dc8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dcc:	4b14      	ldr	r3, [pc, #80]	@ (8001e20 <COM1_MspInit+0xa8>)
 8001dce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001dda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dde:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de4:	2302      	movs	r3, #2
 8001de6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001de8:	2301      	movs	r3, #1
 8001dea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001dec:	2307      	movs	r3, #7
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	480b      	ldr	r0, [pc, #44]	@ (8001e24 <COM1_MspInit+0xac>)
 8001df8:	f001 fba2 	bl	8003540 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001dfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e00:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001e02:	2302      	movs	r3, #2
 8001e04:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001e06:	2307      	movs	r3, #7
 8001e08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4804      	ldr	r0, [pc, #16]	@ (8001e24 <COM1_MspInit+0xac>)
 8001e12:	f001 fb95 	bl	8003540 <HAL_GPIO_Init>
}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	@ 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	58024400 	.word	0x58024400
 8001e24:	58020c00 	.word	0x58020c00

08001e28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e2e:	2003      	movs	r0, #3
 8001e30:	f000 f98c 	bl	800214c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001e34:	f002 fbb2 	bl	800459c <HAL_RCC_GetSysClockFreq>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <HAL_Init+0x68>)
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	0a1b      	lsrs	r3, r3, #8
 8001e40:	f003 030f 	and.w	r3, r3, #15
 8001e44:	4913      	ldr	r1, [pc, #76]	@ (8001e94 <HAL_Init+0x6c>)
 8001e46:	5ccb      	ldrb	r3, [r1, r3]
 8001e48:	f003 031f 	and.w	r3, r3, #31
 8001e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e50:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e52:	4b0f      	ldr	r3, [pc, #60]	@ (8001e90 <HAL_Init+0x68>)
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e94 <HAL_Init+0x6c>)
 8001e5c:	5cd3      	ldrb	r3, [r2, r3]
 8001e5e:	f003 031f 	and.w	r3, r3, #31
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
 8001e68:	4a0b      	ldr	r2, [pc, #44]	@ (8001e98 <HAL_Init+0x70>)
 8001e6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e9c <HAL_Init+0x74>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e72:	2000      	movs	r0, #0
 8001e74:	f000 f814 	bl	8001ea0 <HAL_InitTick>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e002      	b.n	8001e88 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e82:	f7ff fae1 	bl	8001448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	58024400 	.word	0x58024400
 8001e94:	08008f50 	.word	0x08008f50
 8001e98:	24001018 	.word	0x24001018
 8001e9c:	24001014 	.word	0x24001014

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <HAL_InitTick+0x60>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d101      	bne.n	8001eb4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e021      	b.n	8001ef8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001eb4:	4b13      	ldr	r3, [pc, #76]	@ (8001f04 <HAL_InitTick+0x64>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b11      	ldr	r3, [pc, #68]	@ (8001f00 <HAL_InitTick+0x60>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 f971 	bl	80021b2 <HAL_SYSTICK_Config>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e00e      	b.n	8001ef8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b0f      	cmp	r3, #15
 8001ede:	d80a      	bhi.n	8001ef6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee8:	f000 f93b 	bl	8002162 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eec:	4a06      	ldr	r2, [pc, #24]	@ (8001f08 <HAL_InitTick+0x68>)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	e000      	b.n	8001ef8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	2400103c 	.word	0x2400103c
 8001f04:	24001014 	.word	0x24001014
 8001f08:	24001038 	.word	0x24001038

08001f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f10:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_IncTick+0x20>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <HAL_IncTick+0x24>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a04      	ldr	r2, [pc, #16]	@ (8001f30 <HAL_IncTick+0x24>)
 8001f1e:	6013      	str	r3, [r2, #0]
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	2400103c 	.word	0x2400103c
 8001f30:	240012fc 	.word	0x240012fc

08001f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return uwTick;
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_GetTick+0x14>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	240012fc 	.word	0x240012fc

08001f4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f54:	f7ff ffee 	bl	8001f34 <HAL_GetTick>
 8001f58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f64:	d005      	beq.n	8001f72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <HAL_Delay+0x44>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4413      	add	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f72:	bf00      	nop
 8001f74:	f7ff ffde 	bl	8001f34 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d8f7      	bhi.n	8001f74 <HAL_Delay+0x28>
  {
  }
}
 8001f84:	bf00      	nop
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	2400103c 	.word	0x2400103c

08001f94 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001f98:	4b03      	ldr	r3, [pc, #12]	@ (8001fa8 <HAL_GetREVID+0x14>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0c1b      	lsrs	r3, r3, #16
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	5c001000 	.word	0x5c001000

08001fac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <__NVIC_SetPriorityGrouping+0x40>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fda:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <__NVIC_SetPriorityGrouping+0x40>)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	60d3      	str	r3, [r2, #12]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000ed00 	.word	0xe000ed00
 8001ff0:	05fa0000 	.word	0x05fa0000

08001ff4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff8:	4b04      	ldr	r3, [pc, #16]	@ (800200c <__NVIC_GetPriorityGrouping+0x18>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	f003 0307 	and.w	r3, r3, #7
}
 8002002:	4618      	mov	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000ed00 	.word	0xe000ed00

08002010 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800201a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800201e:	2b00      	cmp	r3, #0
 8002020:	db0b      	blt.n	800203a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002022:	88fb      	ldrh	r3, [r7, #6]
 8002024:	f003 021f 	and.w	r2, r3, #31
 8002028:	4907      	ldr	r1, [pc, #28]	@ (8002048 <__NVIC_EnableIRQ+0x38>)
 800202a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800202e:	095b      	lsrs	r3, r3, #5
 8002030:	2001      	movs	r0, #1
 8002032:	fa00 f202 	lsl.w	r2, r0, r2
 8002036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000e100 	.word	0xe000e100

0800204c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	6039      	str	r1, [r7, #0]
 8002056:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002058:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800205c:	2b00      	cmp	r3, #0
 800205e:	db0a      	blt.n	8002076 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	b2da      	uxtb	r2, r3
 8002064:	490c      	ldr	r1, [pc, #48]	@ (8002098 <__NVIC_SetPriority+0x4c>)
 8002066:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800206a:	0112      	lsls	r2, r2, #4
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	440b      	add	r3, r1
 8002070:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002074:	e00a      	b.n	800208c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4908      	ldr	r1, [pc, #32]	@ (800209c <__NVIC_SetPriority+0x50>)
 800207c:	88fb      	ldrh	r3, [r7, #6]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	3b04      	subs	r3, #4
 8002084:	0112      	lsls	r2, r2, #4
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	440b      	add	r3, r1
 800208a:	761a      	strb	r2, [r3, #24]
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	e000e100 	.word	0xe000e100
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b089      	sub	sp, #36	@ 0x24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f1c3 0307 	rsb	r3, r3, #7
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	bf28      	it	cs
 80020be:	2304      	movcs	r3, #4
 80020c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3304      	adds	r3, #4
 80020c6:	2b06      	cmp	r3, #6
 80020c8:	d902      	bls.n	80020d0 <NVIC_EncodePriority+0x30>
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	3b03      	subs	r3, #3
 80020ce:	e000      	b.n	80020d2 <NVIC_EncodePriority+0x32>
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	f04f 32ff 	mov.w	r2, #4294967295
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	401a      	ands	r2, r3
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	fa01 f303 	lsl.w	r3, r1, r3
 80020f2:	43d9      	mvns	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f8:	4313      	orrs	r3, r2
         );
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3724      	adds	r7, #36	@ 0x24
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
	...

08002108 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3b01      	subs	r3, #1
 8002114:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002118:	d301      	bcc.n	800211e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800211a:	2301      	movs	r3, #1
 800211c:	e00f      	b.n	800213e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800211e:	4a0a      	ldr	r2, [pc, #40]	@ (8002148 <SysTick_Config+0x40>)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3b01      	subs	r3, #1
 8002124:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002126:	210f      	movs	r1, #15
 8002128:	f04f 30ff 	mov.w	r0, #4294967295
 800212c:	f7ff ff8e 	bl	800204c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002130:	4b05      	ldr	r3, [pc, #20]	@ (8002148 <SysTick_Config+0x40>)
 8002132:	2200      	movs	r2, #0
 8002134:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002136:	4b04      	ldr	r3, [pc, #16]	@ (8002148 <SysTick_Config+0x40>)
 8002138:	2207      	movs	r2, #7
 800213a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	e000e010 	.word	0xe000e010

0800214c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f7ff ff29 	bl	8001fac <__NVIC_SetPriorityGrouping>
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b086      	sub	sp, #24
 8002166:	af00      	add	r7, sp, #0
 8002168:	4603      	mov	r3, r0
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	607a      	str	r2, [r7, #4]
 800216e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002170:	f7ff ff40 	bl	8001ff4 <__NVIC_GetPriorityGrouping>
 8002174:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	68b9      	ldr	r1, [r7, #8]
 800217a:	6978      	ldr	r0, [r7, #20]
 800217c:	f7ff ff90 	bl	80020a0 <NVIC_EncodePriority>
 8002180:	4602      	mov	r2, r0
 8002182:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002186:	4611      	mov	r1, r2
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff5f 	bl	800204c <__NVIC_SetPriority>
}
 800218e:	bf00      	nop
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff33 	bl	8002010 <__NVIC_EnableIRQ>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ffa4 	bl	8002108 <SysTick_Config>
 80021c0:	4603      	mov	r3, r0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80021ca:	b480      	push	{r7}
 80021cc:	b087      	sub	sp, #28
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	460b      	mov	r3, r1
 80021d4:	607a      	str	r2, [r7, #4]
 80021d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80021d8:	2300      	movs	r3, #0
 80021da:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e00a      	b.n	80021fc <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80021e6:	7afb      	ldrb	r3, [r7, #11]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d103      	bne.n	80021f4 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	605a      	str	r2, [r3, #4]
      break;
 80021f2:	e002      	b.n	80021fa <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	75fb      	strb	r3, [r7, #23]
      break;
 80021f8:	bf00      	nop
  }

  return status;
 80021fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	371c      	adds	r7, #28
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e003      	b.n	8002224 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002222:	2300      	movs	r3, #0
  }
}
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	0c1b      	lsrs	r3, r3, #16
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	2201      	movs	r2, #1
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	011a      	lsls	r2, r3, #4
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <HAL_EXTI_IRQHandler+0x5c>)
 800225a:	4413      	add	r3, r2
 800225c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d009      	beq.n	8002282 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	4798      	blx	r3
    }
  }
}
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	58000088 	.word	0x58000088

08002290 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b098      	sub	sp, #96	@ 0x60
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002298:	4a84      	ldr	r2, [pc, #528]	@ (80024ac <HAL_FDCAN_Init+0x21c>)
 800229a:	f107 030c 	add.w	r3, r7, #12
 800229e:	4611      	mov	r1, r2
 80022a0:	224c      	movs	r2, #76	@ 0x4c
 80022a2:	4618      	mov	r0, r3
 80022a4:	f006 f992 	bl	80085cc <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e1c6      	b.n	8002640 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a7e      	ldr	r2, [pc, #504]	@ (80024b0 <HAL_FDCAN_Init+0x220>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d106      	bne.n	80022ca <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80022c4:	461a      	mov	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d106      	bne.n	80022e4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff f8cc 	bl	800147c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	699a      	ldr	r2, [r3, #24]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0210 	bic.w	r2, r2, #16
 80022f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022f4:	f7ff fe1e 	bl	8001f34 <HAL_GetTick>
 80022f8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80022fa:	e014      	b.n	8002326 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80022fc:	f7ff fe1a 	bl	8001f34 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b0a      	cmp	r3, #10
 8002308:	d90d      	bls.n	8002326 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002310:	f043 0201 	orr.w	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2203      	movs	r2, #3
 800231e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e18c      	b.n	8002640 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b08      	cmp	r3, #8
 8002332:	d0e3      	beq.n	80022fc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699a      	ldr	r2, [r3, #24]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0201 	orr.w	r2, r2, #1
 8002342:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002344:	f7ff fdf6 	bl	8001f34 <HAL_GetTick>
 8002348:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800234a:	e014      	b.n	8002376 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800234c:	f7ff fdf2 	bl	8001f34 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b0a      	cmp	r3, #10
 8002358:	d90d      	bls.n	8002376 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002360:	f043 0201 	orr.w	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2203      	movs	r2, #3
 800236e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e164      	b.n	8002640 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0e3      	beq.n	800234c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	699a      	ldr	r2, [r3, #24]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0202 	orr.w	r2, r2, #2
 8002392:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	7c1b      	ldrb	r3, [r3, #16]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d108      	bne.n	80023ae <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023aa:	619a      	str	r2, [r3, #24]
 80023ac:	e007      	b.n	80023be <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	699a      	ldr	r2, [r3, #24]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023bc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	7c5b      	ldrb	r3, [r3, #17]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d108      	bne.n	80023d8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	699a      	ldr	r2, [r3, #24]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023d4:	619a      	str	r2, [r3, #24]
 80023d6:	e007      	b.n	80023e8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699a      	ldr	r2, [r3, #24]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80023e6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7c9b      	ldrb	r3, [r3, #18]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d108      	bne.n	8002402 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023fe:	619a      	str	r2, [r3, #24]
 8002400:	e007      	b.n	8002412 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	699a      	ldr	r2, [r3, #24]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002410:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699a      	ldr	r2, [r3, #24]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002436:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0210 	bic.w	r2, r2, #16
 8002446:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d108      	bne.n	8002462 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	699a      	ldr	r2, [r3, #24]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0204 	orr.w	r2, r2, #4
 800245e:	619a      	str	r2, [r3, #24]
 8002460:	e030      	b.n	80024c4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d02c      	beq.n	80024c4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	2b02      	cmp	r3, #2
 8002470:	d020      	beq.n	80024b4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002480:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	691a      	ldr	r2, [r3, #16]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0210 	orr.w	r2, r2, #16
 8002490:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	2b03      	cmp	r3, #3
 8002498:	d114      	bne.n	80024c4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	699a      	ldr	r2, [r3, #24]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 0220 	orr.w	r2, r2, #32
 80024a8:	619a      	str	r2, [r3, #24]
 80024aa:	e00b      	b.n	80024c4 <HAL_FDCAN_Init+0x234>
 80024ac:	08008f04 	.word	0x08008f04
 80024b0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699a      	ldr	r2, [r3, #24]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f042 0220 	orr.w	r2, r2, #32
 80024c2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	3b01      	subs	r3, #1
 80024d2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024d4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80024dc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	3b01      	subs	r3, #1
 80024e6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80024ec:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024ee:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80024f8:	d115      	bne.n	8002526 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fe:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002504:	3b01      	subs	r3, #1
 8002506:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002508:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	3b01      	subs	r3, #1
 8002510:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002512:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251a:	3b01      	subs	r3, #1
 800251c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002522:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002524:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00a      	beq.n	8002544 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	430a      	orrs	r2, r1
 8002540:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254c:	4413      	add	r3, r2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d011      	beq.n	8002576 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800255a:	f023 0107 	bic.w	r1, r3, #7
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	3360      	adds	r3, #96	@ 0x60
 8002566:	443b      	add	r3, r7
 8002568:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	2b00      	cmp	r3, #0
 800257c:	d011      	beq.n	80025a2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002586:	f023 0107 	bic.w	r1, r3, #7
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	3360      	adds	r3, #96	@ 0x60
 8002592:	443b      	add	r3, r7
 8002594:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	430a      	orrs	r2, r1
 800259e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d012      	beq.n	80025d0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80025b2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	3360      	adds	r3, #96	@ 0x60
 80025be:	443b      	add	r3, r7
 80025c0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80025c4:	011a      	lsls	r2, r3, #4
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d012      	beq.n	80025fe <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80025e0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	3360      	adds	r3, #96	@ 0x60
 80025ec:	443b      	add	r3, r7
 80025ee:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80025f2:	021a      	lsls	r2, r3, #8
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a11      	ldr	r2, [pc, #68]	@ (8002648 <HAL_FDCAN_Init+0x3b8>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d107      	bne.n	8002618 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f022 0203 	bic.w	r2, r2, #3
 8002616:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fd81 	bl	8003138 <FDCAN_CalcultateRamBlockAddresses>
 8002636:	4603      	mov	r3, r0
 8002638:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800263c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002640:	4618      	mov	r0, r3
 8002642:	3760      	adds	r7, #96	@ 0x60
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	4000a000 	.word	0x4000a000

0800264c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b01      	cmp	r3, #1
 800265e:	d111      	bne.n	8002684 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2202      	movs	r2, #2
 8002664:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	699a      	ldr	r2, [r3, #24]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0201 	bic.w	r2, r2, #1
 8002676:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	e008      	b.n	8002696 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800268a:	f043 0204 	orr.w	r2, r3, #4
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
  }
}
 8002696:	4618      	mov	r0, r3
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b086      	sub	sp, #24
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d141      	bne.n	800273e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80026c2:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d109      	bne.n	80026de <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026d0:	f043 0220 	orr.w	r2, r3, #32
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e038      	b.n	8002750 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80026e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d009      	beq.n	8002702 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e026      	b.n	8002750 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800270a:	0c1b      	lsrs	r3, r3, #16
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 fe93 	bl	8003444 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2101      	movs	r1, #1
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	fa01 f202 	lsl.w	r2, r1, r2
 800272a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800272e:	2201      	movs	r2, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	409a      	lsls	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800273a:	2300      	movs	r3, #0
 800273c:	e008      	b.n	8002750 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002744:	f043 0208 	orr.w	r2, r3, #8
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
  }
}
 8002750:	4618      	mov	r0, r3
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002758:	b480      	push	{r7}
 800275a:	b08b      	sub	sp, #44	@ 0x2c
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
 8002764:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002766:	2300      	movs	r3, #0
 8002768:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002770:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002772:	7efb      	ldrb	r3, [r7, #27]
 8002774:	2b02      	cmp	r3, #2
 8002776:	f040 8149 	bne.w	8002a0c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b40      	cmp	r3, #64	@ 0x40
 800277e:	d14c      	bne.n	800281a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002788:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d109      	bne.n	80027a4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002796:	f043 0220 	orr.w	r2, r3, #32
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e13c      	b.n	8002a1e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80027ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d109      	bne.n	80027c8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80027ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e12a      	b.n	8002a1e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80027d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027d8:	d10a      	bne.n	80027f0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80027e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027ea:	d101      	bne.n	80027f0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80027ec:	2301      	movs	r3, #1
 80027ee:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027fe:	69fa      	ldr	r2, [r7, #28]
 8002800:	4413      	add	r3, r2
 8002802:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280c:	69f9      	ldr	r1, [r7, #28]
 800280e:	fb01 f303 	mul.w	r3, r1, r3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	627b      	str	r3, [r7, #36]	@ 0x24
 8002818:	e068      	b.n	80028ec <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	2b41      	cmp	r3, #65	@ 0x41
 800281e:	d14c      	bne.n	80028ba <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002828:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d109      	bne.n	8002844 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002836:	f043 0220 	orr.w	r2, r3, #32
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e0ec      	b.n	8002a1e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800284c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002850:	2b00      	cmp	r3, #0
 8002852:	d109      	bne.n	8002868 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800285a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e0da      	b.n	8002a1e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002870:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002878:	d10a      	bne.n	8002890 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002882:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002886:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800288a:	d101      	bne.n	8002890 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800288c:	2301      	movs	r3, #1
 800288e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002898:	0a1b      	lsrs	r3, r3, #8
 800289a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800289e:	69fa      	ldr	r2, [r7, #28]
 80028a0:	4413      	add	r3, r2
 80028a2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ac:	69f9      	ldr	r1, [r7, #28]
 80028ae:	fb01 f303 	mul.w	r3, r1, r3
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	4413      	add	r3, r2
 80028b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80028b8:	e018      	b.n	80028ec <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d309      	bcc.n	80028d8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80028ca:	f043 0220 	orr.w	r2, r3, #32
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e0a2      	b.n	8002a1e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	fb01 f303 	mul.w	r3, r1, r3
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d107      	bne.n	8002910 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	0c9b      	lsrs	r3, r3, #18
 8002906:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	e005      	b.n	800291c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800291c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002936:	3304      	adds	r3, #4
 8002938:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	b29a      	uxth	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	0c1b      	lsrs	r3, r3, #16
 800294a:	f003 020f 	and.w	r2, r3, #15
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	0e1b      	lsrs	r3, r3, #24
 8002970:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	0fda      	lsrs	r2, r3, #31
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002984:	3304      	adds	r3, #4
 8002986:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800298c:	2300      	movs	r3, #0
 800298e:	623b      	str	r3, [r7, #32]
 8002990:	e00a      	b.n	80029a8 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	441a      	add	r2, r3
 8002998:	6839      	ldr	r1, [r7, #0]
 800299a:	6a3b      	ldr	r3, [r7, #32]
 800299c:	440b      	add	r3, r1
 800299e:	7812      	ldrb	r2, [r2, #0]
 80029a0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	3301      	adds	r3, #1
 80029a6:	623b      	str	r3, [r7, #32]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	4a1f      	ldr	r2, [pc, #124]	@ (8002a2c <HAL_FDCAN_GetRxMessage+0x2d4>)
 80029ae:	5cd3      	ldrb	r3, [r2, r3]
 80029b0:	461a      	mov	r2, r3
 80029b2:	6a3b      	ldr	r3, [r7, #32]
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d3ec      	bcc.n	8002992 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	2b40      	cmp	r3, #64	@ 0x40
 80029bc:	d105      	bne.n	80029ca <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	69fa      	ldr	r2, [r7, #28]
 80029c4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80029c8:	e01e      	b.n	8002a08 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	2b41      	cmp	r3, #65	@ 0x41
 80029ce:	d105      	bne.n	80029dc <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69fa      	ldr	r2, [r7, #28]
 80029d6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80029da:	e015      	b.n	8002a08 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b1f      	cmp	r3, #31
 80029e0:	d808      	bhi.n	80029f4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2101      	movs	r1, #1
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	fa01 f202 	lsl.w	r2, r1, r2
 80029ee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80029f2:	e009      	b.n	8002a08 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f003 021f 	and.w	r2, r3, #31
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2101      	movs	r1, #1
 8002a00:	fa01 f202 	lsl.w	r2, r1, r2
 8002a04:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	e008      	b.n	8002a1e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a12:	f043 0208 	orr.w	r2, r3, #8
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
  }
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	372c      	adds	r7, #44	@ 0x2c
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	08008f6c 	.word	0x08008f6c

08002a30 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002a42:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002a44:	7dfb      	ldrb	r3, [r7, #23]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d002      	beq.n	8002a50 <HAL_FDCAN_ActivateNotification+0x20>
 8002a4a:	7dfb      	ldrb	r3, [r7, #23]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d155      	bne.n	8002afc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d108      	bne.n	8002a70 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0201 	orr.w	r2, r2, #1
 8002a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a6e:	e014      	b.n	8002a9a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d108      	bne.n	8002a92 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0202 	orr.w	r2, r2, #2
 8002a8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a90:	e003      	b.n	8002a9a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2203      	movs	r2, #3
 8002a98:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d009      	beq.n	8002ab8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	4b0f      	ldr	r3, [pc, #60]	@ (8002b1c <HAL_FDCAN_ActivateNotification+0xec>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	6812      	ldr	r2, [r2, #0]
 8002ae6:	430b      	orrs	r3, r1
 8002ae8:	6553      	str	r3, [r2, #84]	@ 0x54
 8002aea:	4b0d      	ldr	r3, [pc, #52]	@ (8002b20 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002aec:	695a      	ldr	r2, [r3, #20]
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	0f9b      	lsrs	r3, r3, #30
 8002af2:	490b      	ldr	r1, [pc, #44]	@ (8002b20 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e008      	b.n	8002b0e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b02:	f043 0202 	orr.w	r2, r3, #2
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
  }
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	371c      	adds	r7, #28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	3fcfffff 	.word	0x3fcfffff
 8002b20:	4000a800 	.word	0x4000a800

08002b24 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b096      	sub	sp, #88	@ 0x58
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8002b2c:	4b9a      	ldr	r3, [pc, #616]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	079b      	lsls	r3, r3, #30
 8002b32:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8002b34:	4b98      	ldr	r3, [pc, #608]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	079b      	lsls	r3, r3, #30
 8002b3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b46:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002b4a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b52:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002b54:	4013      	ands	r3, r2
 8002b56:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b84:	4013      	ands	r3, r2
 8002b86:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b8e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8002b92:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ba6:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8002baa:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bc6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bca:	0a1b      	lsrs	r3, r3, #8
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d010      	beq.n	8002bf6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00a      	beq.n	8002bf6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002be8:	651a      	str	r2, [r3, #80]	@ 0x50
 8002bea:	4b6b      	ldr	r3, [pc, #428]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 fa54 	bl	800309e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bf8:	0a9b      	lsrs	r3, r3, #10
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d01d      	beq.n	8002c3e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c04:	0a9b      	lsrs	r3, r3, #10
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d017      	beq.n	8002c3e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002c16:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c22:	4013      	ands	r3, r2
 8002c24:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c2e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002c30:	4b59      	ldr	r3, [pc, #356]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002c36:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 fa07 	bl	800304c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8002c3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c4a:	4b54      	ldr	r3, [pc, #336]	@ (8002d9c <HAL_FDCAN_IRQHandler+0x278>)
 8002c4c:	400b      	ands	r3, r1
 8002c4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c50:	4a51      	ldr	r2, [pc, #324]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002c52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c54:	0f9b      	lsrs	r3, r3, #30
 8002c56:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8002c58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f9c0 	bl	8002fe0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00d      	beq.n	8002c82 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002c6c:	4b4b      	ldr	r3, [pc, #300]	@ (8002d9c <HAL_FDCAN_IRQHandler+0x278>)
 8002c6e:	400b      	ands	r3, r1
 8002c70:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c72:	4a49      	ldr	r2, [pc, #292]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002c74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c76:	0f9b      	lsrs	r3, r3, #30
 8002c78:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002c7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f9ba 	bl	8002ff6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00d      	beq.n	8002ca4 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002c8e:	4b43      	ldr	r3, [pc, #268]	@ (8002d9c <HAL_FDCAN_IRQHandler+0x278>)
 8002c90:	400b      	ands	r3, r1
 8002c92:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c94:	4a40      	ldr	r2, [pc, #256]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c98:	0f9b      	lsrs	r3, r3, #30
 8002c9a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002c9c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fe fd58 	bl	8001754 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002ca4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00d      	beq.n	8002cc6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002cb0:	4b3a      	ldr	r3, [pc, #232]	@ (8002d9c <HAL_FDCAN_IRQHandler+0x278>)
 8002cb2:	400b      	ands	r3, r1
 8002cb4:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cb6:	4a38      	ldr	r2, [pc, #224]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002cb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cba:	0f9b      	lsrs	r3, r3, #30
 8002cbc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002cbe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f9a3 	bl	800300c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cc8:	0adb      	lsrs	r3, r3, #11
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d010      	beq.n	8002cf4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd4:	0adb      	lsrs	r3, r3, #11
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ce6:	651a      	str	r2, [r3, #80]	@ 0x50
 8002ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f997 	bl	8003022 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8002cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cf6:	0a5b      	lsrs	r3, r3, #9
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01d      	beq.n	8002d3c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d02:	0a5b      	lsrs	r3, r3, #9
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d017      	beq.n	8002d3c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d14:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d20:	4013      	ands	r3, r2
 8002d22:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d2c:	651a      	str	r2, [r3, #80]	@ 0x50
 8002d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002d34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f97d 	bl	8003036 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8002d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d3e:	0cdb      	lsrs	r3, r3, #19
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d010      	beq.n	8002d6a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8002d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d4a:	0cdb      	lsrs	r3, r3, #19
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002d5c:	651a      	str	r2, [r3, #80]	@ 0x50
 8002d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f97c 	bl	8003062 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d6c:	0c1b      	lsrs	r3, r3, #16
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d016      	beq.n	8002da4 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d78:	0c1b      	lsrs	r3, r3, #16
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d010      	beq.n	8002da4 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8002d8c:	4b02      	ldr	r3, [pc, #8]	@ (8002d98 <HAL_FDCAN_IRQHandler+0x274>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	e004      	b.n	8002da0 <HAL_FDCAN_IRQHandler+0x27c>
 8002d96:	bf00      	nop
 8002d98:	4000a800 	.word	0x4000a800
 8002d9c:	3fcfffff 	.word	0x3fcfffff
 8002da0:	f000 f969 	bl	8003076 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002da6:	0c9b      	lsrs	r3, r3, #18
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d010      	beq.n	8002dd2 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db2:	0c9b      	lsrs	r3, r3, #18
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002dc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8002dc6:	4b83      	ldr	r3, [pc, #524]	@ (8002fd4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 f95c 	bl	800308a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dd4:	0c5b      	lsrs	r3, r3, #17
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d015      	beq.n	8002e0a <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002de0:	0c5b      	lsrs	r3, r3, #17
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00f      	beq.n	8002e0a <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002df2:	651a      	str	r2, [r3, #80]	@ 0x50
 8002df4:	4b77      	ldr	r3, [pc, #476]	@ (8002fd4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e00:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00d      	beq.n	8002e2c <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e16:	4b70      	ldr	r3, [pc, #448]	@ (8002fd8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8002e18:	400b      	ands	r3, r1
 8002e1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e1c:	4a6d      	ldr	r2, [pc, #436]	@ (8002fd4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e20:	0f9b      	lsrs	r3, r3, #30
 8002e22:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002e24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f94d 	bl	80030c6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d011      	beq.n	8002e56 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002e38:	4b67      	ldr	r3, [pc, #412]	@ (8002fd8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8002e3a:	400b      	ands	r3, r1
 8002e3c:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e3e:	4a65      	ldr	r2, [pc, #404]	@ (8002fd4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e42:	0f9b      	lsrs	r3, r3, #30
 8002e44:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002e4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a60      	ldr	r2, [pc, #384]	@ (8002fdc <HAL_FDCAN_IRQHandler+0x4b8>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	f040 80ac 	bne.w	8002fba <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80a4 	beq.w	8002fba <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e86:	4013      	ands	r3, r2
 8002e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002e94:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8002ec4:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ecc:	6a3a      	ldr	r2, [r7, #32]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8002edc:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8002efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d007      	beq.n	8002f10 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f06:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8002f08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f8e6 	bl	80030dc <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8002f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d007      	beq.n	8002f26 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f1c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8002f1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 f8e6 	bl	80030f2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	099b      	lsrs	r3, r3, #6
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d01a      	beq.n	8002f68 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	099b      	lsrs	r3, r3, #6
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d014      	beq.n	8002f68 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f44:	0c1b      	lsrs	r3, r3, #16
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f54:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2240      	movs	r2, #64	@ 0x40
 8002f5c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	6939      	ldr	r1, [r7, #16]
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f8d0 	bl	8003108 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8002f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f74:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8002f76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f8d1 	bl	8003120 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8002f7e:	6a3b      	ldr	r3, [r7, #32]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00b      	beq.n	8002f9c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	6a3a      	ldr	r2, [r7, #32]
 8002f8a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f874 	bl	80030b2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002fca:	bf00      	nop
 8002fcc:	3758      	adds	r7, #88	@ 0x58
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	4000a800 	.word	0x4000a800
 8002fd8:	3fcfffff 	.word	0x3fcfffff
 8002fdc:	4000a000 	.word	0x4000a000

08002fe0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003022:	b480      	push	{r7}
 8003024:	b083      	sub	sp, #12
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
 800303e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800309e:	b480      	push	{r7}
 80030a0:	b083      	sub	sp, #12
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80030a6:	bf00      	nop
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
 80030ce:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
 80030fa:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8003114:	bf00      	nop
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003144:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800314e:	4ba7      	ldr	r3, [pc, #668]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003150:	4013      	ands	r3, r2
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	0091      	lsls	r1, r2, #2
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	430b      	orrs	r3, r1
 800315c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003168:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003170:	041a      	lsls	r2, r3, #16
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	430a      	orrs	r2, r1
 8003178:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	4413      	add	r3, r2
 8003184:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800318e:	4b97      	ldr	r3, [pc, #604]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003190:	4013      	ands	r3, r2
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	0091      	lsls	r1, r2, #2
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	6812      	ldr	r2, [r2, #0]
 800319a:	430b      	orrs	r3, r1
 800319c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a8:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b0:	041a      	lsls	r2, r3, #16
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	4413      	add	r3, r2
 80031c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80031d0:	4b86      	ldr	r3, [pc, #536]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	0091      	lsls	r1, r2, #2
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	430b      	orrs	r3, r1
 80031de:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80031ea:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	041a      	lsls	r2, r3, #16
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	4413      	add	r3, r2
 800320e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003218:	4b74      	ldr	r3, [pc, #464]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800321a:	4013      	ands	r3, r2
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	0091      	lsls	r1, r2, #2
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6812      	ldr	r2, [r2, #0]
 8003224:	430b      	orrs	r3, r1
 8003226:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003232:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800323a:	041a      	lsls	r2, r3, #16
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800324e:	fb02 f303 	mul.w	r3, r2, r3
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	4413      	add	r3, r2
 8003256:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003260:	4b62      	ldr	r3, [pc, #392]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003262:	4013      	ands	r3, r2
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	0091      	lsls	r1, r2, #2
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	430b      	orrs	r3, r1
 800326e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	4413      	add	r3, r2
 8003282:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800328c:	4b57      	ldr	r3, [pc, #348]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800328e:	4013      	ands	r3, r2
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	0091      	lsls	r1, r2, #2
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	430b      	orrs	r3, r1
 800329a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032a6:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ae:	041a      	lsls	r2, r3, #16
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	4413      	add	r3, r2
 80032c4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80032ce:	4b47      	ldr	r3, [pc, #284]	@ (80033ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	0091      	lsls	r1, r2, #2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6812      	ldr	r2, [r2, #0]
 80032da:	430b      	orrs	r3, r1
 80032dc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80032e8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f0:	041a      	lsls	r2, r3, #16
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003304:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800330c:	061a      	lsls	r2, r3, #24
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	430a      	orrs	r2, r1
 8003314:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800331c:	4b34      	ldr	r3, [pc, #208]	@ (80033f0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800331e:	4413      	add	r3, r2
 8003320:	009a      	lsls	r2, r3, #2
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	441a      	add	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	441a      	add	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003352:	fb01 f303 	mul.w	r3, r1, r3
 8003356:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003358:	441a      	add	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800336a:	fb01 f303 	mul.w	r3, r1, r3
 800336e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003370:	441a      	add	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003382:	fb01 f303 	mul.w	r3, r1, r3
 8003386:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003388:	441a      	add	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	441a      	add	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80033b2:	fb01 f303 	mul.w	r3, r1, r3
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	441a      	add	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80033ce:	fb01 f303 	mul.w	r3, r1, r3
 80033d2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80033d4:	441a      	add	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e2:	4a04      	ldr	r2, [pc, #16]	@ (80033f4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d915      	bls.n	8003414 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80033e8:	e006      	b.n	80033f8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80033ea:	bf00      	nop
 80033ec:	ffff0003 	.word	0xffff0003
 80033f0:	10002b00 	.word	0x10002b00
 80033f4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033fe:	f043 0220 	orr.w	r2, r3, #32
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2203      	movs	r2, #3
 800340c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e010      	b.n	8003436 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	e005      	b.n	8003428 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	3304      	adds	r3, #4
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	429a      	cmp	r2, r3
 8003432:	d3f3      	bcc.n	800341c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop

08003444 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003444:	b480      	push	{r7}
 8003446:	b089      	sub	sp, #36	@ 0x24
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
 8003450:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10a      	bne.n	8003470 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003462:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800346a:	4313      	orrs	r3, r2
 800346c:	61fb      	str	r3, [r7, #28]
 800346e:	e00a      	b.n	8003486 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003478:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800347e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003480:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003484:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003490:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003496:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800349c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034b2:	6839      	ldr	r1, [r7, #0]
 80034b4:	fb01 f303 	mul.w	r3, r1, r3
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	69fa      	ldr	r2, [r7, #28]
 80034c2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	3304      	adds	r3, #4
 80034c8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	3304      	adds	r3, #4
 80034d4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80034d6:	2300      	movs	r3, #0
 80034d8:	617b      	str	r3, [r7, #20]
 80034da:	e020      	b.n	800351e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	3303      	adds	r3, #3
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	4413      	add	r3, r2
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	3302      	adds	r3, #2
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	440b      	add	r3, r1
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80034f4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	3301      	adds	r3, #1
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	440b      	add	r3, r1
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003502:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	440a      	add	r2, r1
 800350a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800350c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	3304      	adds	r3, #4
 8003516:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	3304      	adds	r3, #4
 800351c:	617b      	str	r3, [r7, #20]
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	4a06      	ldr	r2, [pc, #24]	@ (800353c <FDCAN_CopyMessageToRAM+0xf8>)
 8003524:	5cd3      	ldrb	r3, [r2, r3]
 8003526:	461a      	mov	r2, r3
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	4293      	cmp	r3, r2
 800352c:	d3d6      	bcc.n	80034dc <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800352e:	bf00      	nop
 8003530:	bf00      	nop
 8003532:	3724      	adds	r7, #36	@ 0x24
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	08008f6c 	.word	0x08008f6c

08003540 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003540:	b480      	push	{r7}
 8003542:	b089      	sub	sp, #36	@ 0x24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800354a:	2300      	movs	r3, #0
 800354c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800354e:	4b89      	ldr	r3, [pc, #548]	@ (8003774 <HAL_GPIO_Init+0x234>)
 8003550:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003552:	e194      	b.n	800387e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2101      	movs	r1, #1
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	fa01 f303 	lsl.w	r3, r1, r3
 8003560:	4013      	ands	r3, r2
 8003562:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 8186 	beq.w	8003878 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b01      	cmp	r3, #1
 8003576:	d005      	beq.n	8003584 <HAL_GPIO_Init+0x44>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d130      	bne.n	80035e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	2203      	movs	r2, #3
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ba:	2201      	movs	r2, #1
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4013      	ands	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	091b      	lsrs	r3, r3, #4
 80035d0:	f003 0201 	and.w	r2, r3, #1
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d017      	beq.n	8003622 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	2203      	movs	r2, #3
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d123      	bne.n	8003676 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	08da      	lsrs	r2, r3, #3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3208      	adds	r2, #8
 8003636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800363a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	220f      	movs	r2, #15
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	691a      	ldr	r2, [r3, #16]
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	4313      	orrs	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	08da      	lsrs	r2, r3, #3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3208      	adds	r2, #8
 8003670:	69b9      	ldr	r1, [r7, #24]
 8003672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	2203      	movs	r2, #3
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	4013      	ands	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 0203 	and.w	r2, r3, #3
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 80e0 	beq.w	8003878 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b8:	4b2f      	ldr	r3, [pc, #188]	@ (8003778 <HAL_GPIO_Init+0x238>)
 80036ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036be:	4a2e      	ldr	r2, [pc, #184]	@ (8003778 <HAL_GPIO_Init+0x238>)
 80036c0:	f043 0302 	orr.w	r3, r3, #2
 80036c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80036c8:	4b2b      	ldr	r3, [pc, #172]	@ (8003778 <HAL_GPIO_Init+0x238>)
 80036ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036d6:	4a29      	ldr	r2, [pc, #164]	@ (800377c <HAL_GPIO_Init+0x23c>)
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	089b      	lsrs	r3, r3, #2
 80036dc:	3302      	adds	r3, #2
 80036de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	220f      	movs	r2, #15
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a20      	ldr	r2, [pc, #128]	@ (8003780 <HAL_GPIO_Init+0x240>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d052      	beq.n	80037a8 <HAL_GPIO_Init+0x268>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a1f      	ldr	r2, [pc, #124]	@ (8003784 <HAL_GPIO_Init+0x244>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d031      	beq.n	800376e <HAL_GPIO_Init+0x22e>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a1e      	ldr	r2, [pc, #120]	@ (8003788 <HAL_GPIO_Init+0x248>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d02b      	beq.n	800376a <HAL_GPIO_Init+0x22a>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a1d      	ldr	r2, [pc, #116]	@ (800378c <HAL_GPIO_Init+0x24c>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d025      	beq.n	8003766 <HAL_GPIO_Init+0x226>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a1c      	ldr	r2, [pc, #112]	@ (8003790 <HAL_GPIO_Init+0x250>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d01f      	beq.n	8003762 <HAL_GPIO_Init+0x222>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a1b      	ldr	r2, [pc, #108]	@ (8003794 <HAL_GPIO_Init+0x254>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d019      	beq.n	800375e <HAL_GPIO_Init+0x21e>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a1a      	ldr	r2, [pc, #104]	@ (8003798 <HAL_GPIO_Init+0x258>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <HAL_GPIO_Init+0x21a>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a19      	ldr	r2, [pc, #100]	@ (800379c <HAL_GPIO_Init+0x25c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d00d      	beq.n	8003756 <HAL_GPIO_Init+0x216>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a18      	ldr	r2, [pc, #96]	@ (80037a0 <HAL_GPIO_Init+0x260>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d007      	beq.n	8003752 <HAL_GPIO_Init+0x212>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a17      	ldr	r2, [pc, #92]	@ (80037a4 <HAL_GPIO_Init+0x264>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d101      	bne.n	800374e <HAL_GPIO_Init+0x20e>
 800374a:	2309      	movs	r3, #9
 800374c:	e02d      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 800374e:	230a      	movs	r3, #10
 8003750:	e02b      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 8003752:	2308      	movs	r3, #8
 8003754:	e029      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 8003756:	2307      	movs	r3, #7
 8003758:	e027      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 800375a:	2306      	movs	r3, #6
 800375c:	e025      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 800375e:	2305      	movs	r3, #5
 8003760:	e023      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 8003762:	2304      	movs	r3, #4
 8003764:	e021      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 8003766:	2303      	movs	r3, #3
 8003768:	e01f      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 800376a:	2302      	movs	r3, #2
 800376c:	e01d      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 800376e:	2301      	movs	r3, #1
 8003770:	e01b      	b.n	80037aa <HAL_GPIO_Init+0x26a>
 8003772:	bf00      	nop
 8003774:	58000080 	.word	0x58000080
 8003778:	58024400 	.word	0x58024400
 800377c:	58000400 	.word	0x58000400
 8003780:	58020000 	.word	0x58020000
 8003784:	58020400 	.word	0x58020400
 8003788:	58020800 	.word	0x58020800
 800378c:	58020c00 	.word	0x58020c00
 8003790:	58021000 	.word	0x58021000
 8003794:	58021400 	.word	0x58021400
 8003798:	58021800 	.word	0x58021800
 800379c:	58021c00 	.word	0x58021c00
 80037a0:	58022000 	.word	0x58022000
 80037a4:	58022400 	.word	0x58022400
 80037a8:	2300      	movs	r3, #0
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	f002 0203 	and.w	r2, r2, #3
 80037b0:	0092      	lsls	r2, r2, #2
 80037b2:	4093      	lsls	r3, r2
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037ba:	4938      	ldr	r1, [pc, #224]	@ (800389c <HAL_GPIO_Init+0x35c>)
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	089b      	lsrs	r3, r3, #2
 80037c0:	3302      	adds	r3, #2
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	43db      	mvns	r3, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4013      	ands	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80037ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80037f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	43db      	mvns	r3, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4013      	ands	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800381c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	43db      	mvns	r3, r3
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	4013      	ands	r3, r2
 8003832:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d003      	beq.n	8003848 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	4313      	orrs	r3, r2
 8003846:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	43db      	mvns	r3, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4013      	ands	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800386a:	69ba      	ldr	r2, [r7, #24]
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	3301      	adds	r3, #1
 800387c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	fa22 f303 	lsr.w	r3, r2, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	f47f ae63 	bne.w	8003554 <HAL_GPIO_Init+0x14>
  }
}
 800388e:	bf00      	nop
 8003890:	bf00      	nop
 8003892:	3724      	adds	r7, #36	@ 0x24
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	58000400 	.word	0x58000400

080038a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	460b      	mov	r3, r1
 80038aa:	807b      	strh	r3, [r7, #2]
 80038ac:	4613      	mov	r3, r2
 80038ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038b0:	787b      	ldrb	r3, [r7, #1]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d003      	beq.n	80038be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038b6:	887a      	ldrh	r2, [r7, #2]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80038bc:	e003      	b.n	80038c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80038be:	887b      	ldrh	r3, [r7, #2]
 80038c0:	041a      	lsls	r2, r3, #16
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	619a      	str	r2, [r3, #24]
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b085      	sub	sp, #20
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
 80038da:	460b      	mov	r3, r1
 80038dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038e4:	887a      	ldrh	r2, [r7, #2]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4013      	ands	r3, r2
 80038ea:	041a      	lsls	r2, r3, #16
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	43d9      	mvns	r1, r3
 80038f0:	887b      	ldrh	r3, [r7, #2]
 80038f2:	400b      	ands	r3, r1
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	619a      	str	r2, [r3, #24]
}
 80038fa:	bf00      	nop
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
	...

08003908 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003910:	4b19      	ldr	r3, [pc, #100]	@ (8003978 <HAL_PWREx_ConfigSupply+0x70>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b04      	cmp	r3, #4
 800391a:	d00a      	beq.n	8003932 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800391c:	4b16      	ldr	r3, [pc, #88]	@ (8003978 <HAL_PWREx_ConfigSupply+0x70>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	429a      	cmp	r2, r3
 8003928:	d001      	beq.n	800392e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e01f      	b.n	800396e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e01d      	b.n	800396e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003932:	4b11      	ldr	r3, [pc, #68]	@ (8003978 <HAL_PWREx_ConfigSupply+0x70>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f023 0207 	bic.w	r2, r3, #7
 800393a:	490f      	ldr	r1, [pc, #60]	@ (8003978 <HAL_PWREx_ConfigSupply+0x70>)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4313      	orrs	r3, r2
 8003940:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003942:	f7fe faf7 	bl	8001f34 <HAL_GetTick>
 8003946:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003948:	e009      	b.n	800395e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800394a:	f7fe faf3 	bl	8001f34 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003958:	d901      	bls.n	800395e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e007      	b.n	800396e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800395e:	4b06      	ldr	r3, [pc, #24]	@ (8003978 <HAL_PWREx_ConfigSupply+0x70>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800396a:	d1ee      	bne.n	800394a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	58024800 	.word	0x58024800

0800397c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b08c      	sub	sp, #48	@ 0x30
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f000 bc48 	b.w	8004220 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 8088 	beq.w	8003aae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800399e:	4b99      	ldr	r3, [pc, #612]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80039a8:	4b96      	ldr	r3, [pc, #600]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 80039aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80039ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	d007      	beq.n	80039c4 <HAL_RCC_OscConfig+0x48>
 80039b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b6:	2b18      	cmp	r3, #24
 80039b8:	d111      	bne.n	80039de <HAL_RCC_OscConfig+0x62>
 80039ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039bc:	f003 0303 	and.w	r3, r3, #3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d10c      	bne.n	80039de <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d06d      	beq.n	8003aac <HAL_RCC_OscConfig+0x130>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d169      	bne.n	8003aac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	f000 bc21 	b.w	8004220 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e6:	d106      	bne.n	80039f6 <HAL_RCC_OscConfig+0x7a>
 80039e8:	4b86      	ldr	r3, [pc, #536]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a85      	ldr	r2, [pc, #532]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 80039ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f2:	6013      	str	r3, [r2, #0]
 80039f4:	e02e      	b.n	8003a54 <HAL_RCC_OscConfig+0xd8>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCC_OscConfig+0x9c>
 80039fe:	4b81      	ldr	r3, [pc, #516]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a80      	ldr	r2, [pc, #512]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	4b7e      	ldr	r3, [pc, #504]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a7d      	ldr	r2, [pc, #500]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	e01d      	b.n	8003a54 <HAL_RCC_OscConfig+0xd8>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0xc0>
 8003a22:	4b78      	ldr	r3, [pc, #480]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a77      	ldr	r2, [pc, #476]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	4b75      	ldr	r3, [pc, #468]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a74      	ldr	r2, [pc, #464]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCC_OscConfig+0xd8>
 8003a3c:	4b71      	ldr	r3, [pc, #452]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a70      	ldr	r2, [pc, #448]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	4b6e      	ldr	r3, [pc, #440]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a6d      	ldr	r2, [pc, #436]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d013      	beq.n	8003a84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5c:	f7fe fa6a 	bl	8001f34 <HAL_GetTick>
 8003a60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a64:	f7fe fa66 	bl	8001f34 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b64      	cmp	r3, #100	@ 0x64
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e3d4      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a76:	4b63      	ldr	r3, [pc, #396]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f0      	beq.n	8003a64 <HAL_RCC_OscConfig+0xe8>
 8003a82:	e014      	b.n	8003aae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a84:	f7fe fa56 	bl	8001f34 <HAL_GetTick>
 8003a88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a8c:	f7fe fa52 	bl	8001f34 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b64      	cmp	r3, #100	@ 0x64
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e3c0      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a9e:	4b59      	ldr	r3, [pc, #356]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1f0      	bne.n	8003a8c <HAL_RCC_OscConfig+0x110>
 8003aaa:	e000      	b.n	8003aae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80ca 	beq.w	8003c50 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003abc:	4b51      	ldr	r3, [pc, #324]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ac4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ac6:	4b4f      	ldr	r3, [pc, #316]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aca:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d007      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x166>
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	2b18      	cmp	r3, #24
 8003ad6:	d156      	bne.n	8003b86 <HAL_RCC_OscConfig+0x20a>
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d151      	bne.n	8003b86 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ae2:	4b48      	ldr	r3, [pc, #288]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d005      	beq.n	8003afa <HAL_RCC_OscConfig+0x17e>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e392      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003afa:	4b42      	ldr	r3, [pc, #264]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f023 0219 	bic.w	r2, r3, #25
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	493f      	ldr	r1, [pc, #252]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0c:	f7fe fa12 	bl	8001f34 <HAL_GetTick>
 8003b10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b14:	f7fe fa0e 	bl	8001f34 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e37c      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b26:	4b37      	ldr	r3, [pc, #220]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b32:	f7fe fa2f 	bl	8001f94 <HAL_GetREVID>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d817      	bhi.n	8003b70 <HAL_RCC_OscConfig+0x1f4>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	2b40      	cmp	r3, #64	@ 0x40
 8003b46:	d108      	bne.n	8003b5a <HAL_RCC_OscConfig+0x1de>
 8003b48:	4b2e      	ldr	r3, [pc, #184]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003b50:	4a2c      	ldr	r2, [pc, #176]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b56:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b58:	e07a      	b.n	8003c50 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	031b      	lsls	r3, r3, #12
 8003b68:	4926      	ldr	r1, [pc, #152]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b6e:	e06f      	b.n	8003c50 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b70:	4b24      	ldr	r3, [pc, #144]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	061b      	lsls	r3, r3, #24
 8003b7e:	4921      	ldr	r1, [pc, #132]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b84:	e064      	b.n	8003c50 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d047      	beq.n	8003c1e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f023 0219 	bic.w	r2, r3, #25
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	491a      	ldr	r1, [pc, #104]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7fe f9c8 	bl	8001f34 <HAL_GetTick>
 8003ba4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba8:	f7fe f9c4 	bl	8001f34 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e332      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003bba:	4b12      	ldr	r3, [pc, #72]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0304 	and.w	r3, r3, #4
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0f0      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc6:	f7fe f9e5 	bl	8001f94 <HAL_GetREVID>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d819      	bhi.n	8003c08 <HAL_RCC_OscConfig+0x28c>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	2b40      	cmp	r3, #64	@ 0x40
 8003bda:	d108      	bne.n	8003bee <HAL_RCC_OscConfig+0x272>
 8003bdc:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003be4:	4a07      	ldr	r2, [pc, #28]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bea:	6053      	str	r3, [r2, #4]
 8003bec:	e030      	b.n	8003c50 <HAL_RCC_OscConfig+0x2d4>
 8003bee:	4b05      	ldr	r3, [pc, #20]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	031b      	lsls	r3, r3, #12
 8003bfc:	4901      	ldr	r1, [pc, #4]	@ (8003c04 <HAL_RCC_OscConfig+0x288>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	604b      	str	r3, [r1, #4]
 8003c02:	e025      	b.n	8003c50 <HAL_RCC_OscConfig+0x2d4>
 8003c04:	58024400 	.word	0x58024400
 8003c08:	4b9a      	ldr	r3, [pc, #616]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	061b      	lsls	r3, r3, #24
 8003c16:	4997      	ldr	r1, [pc, #604]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	604b      	str	r3, [r1, #4]
 8003c1c:	e018      	b.n	8003c50 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c1e:	4b95      	ldr	r3, [pc, #596]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a94      	ldr	r2, [pc, #592]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c24:	f023 0301 	bic.w	r3, r3, #1
 8003c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2a:	f7fe f983 	bl	8001f34 <HAL_GetTick>
 8003c2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c32:	f7fe f97f 	bl	8001f34 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e2ed      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c44:	4b8b      	ldr	r3, [pc, #556]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1f0      	bne.n	8003c32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 80a9 	beq.w	8003db0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c5e:	4b85      	ldr	r3, [pc, #532]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c66:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c68:	4b82      	ldr	r3, [pc, #520]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d007      	beq.n	8003c84 <HAL_RCC_OscConfig+0x308>
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	2b18      	cmp	r3, #24
 8003c78:	d13a      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x374>
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d135      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c84:	4b7b      	ldr	r3, [pc, #492]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d005      	beq.n	8003c9c <HAL_RCC_OscConfig+0x320>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	2b80      	cmp	r3, #128	@ 0x80
 8003c96:	d001      	beq.n	8003c9c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e2c1      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c9c:	f7fe f97a 	bl	8001f94 <HAL_GetREVID>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d817      	bhi.n	8003cda <HAL_RCC_OscConfig+0x35e>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	2b20      	cmp	r3, #32
 8003cb0:	d108      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x348>
 8003cb2:	4b70      	ldr	r3, [pc, #448]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003cba:	4a6e      	ldr	r2, [pc, #440]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003cc0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003cc2:	e075      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003cc4:	4b6b      	ldr	r3, [pc, #428]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	069b      	lsls	r3, r3, #26
 8003cd2:	4968      	ldr	r1, [pc, #416]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003cd8:	e06a      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003cda:	4b66      	ldr	r3, [pc, #408]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	061b      	lsls	r3, r3, #24
 8003ce8:	4962      	ldr	r1, [pc, #392]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003cee:	e05f      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d042      	beq.n	8003d7e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003cf8:	4b5e      	ldr	r3, [pc, #376]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a5d      	ldr	r2, [pc, #372]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d04:	f7fe f916 	bl	8001f34 <HAL_GetTick>
 8003d08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003d0c:	f7fe f912 	bl	8001f34 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e280      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d1e:	4b55      	ldr	r3, [pc, #340]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d2a:	f7fe f933 	bl	8001f94 <HAL_GetREVID>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d817      	bhi.n	8003d68 <HAL_RCC_OscConfig+0x3ec>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	2b20      	cmp	r3, #32
 8003d3e:	d108      	bne.n	8003d52 <HAL_RCC_OscConfig+0x3d6>
 8003d40:	4b4c      	ldr	r3, [pc, #304]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003d48:	4a4a      	ldr	r2, [pc, #296]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d4a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d4e:	6053      	str	r3, [r2, #4]
 8003d50:	e02e      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
 8003d52:	4b48      	ldr	r3, [pc, #288]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	069b      	lsls	r3, r3, #26
 8003d60:	4944      	ldr	r1, [pc, #272]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	604b      	str	r3, [r1, #4]
 8003d66:	e023      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
 8003d68:	4b42      	ldr	r3, [pc, #264]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	061b      	lsls	r3, r3, #24
 8003d76:	493f      	ldr	r1, [pc, #252]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	60cb      	str	r3, [r1, #12]
 8003d7c:	e018      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003d7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a3c      	ldr	r2, [pc, #240]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003d84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8a:	f7fe f8d3 	bl	8001f34 <HAL_GetTick>
 8003d8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003d92:	f7fe f8cf 	bl	8001f34 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e23d      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003da4:	4b33      	ldr	r3, [pc, #204]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1f0      	bne.n	8003d92 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d036      	beq.n	8003e2a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d019      	beq.n	8003df8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dc8:	4a2a      	ldr	r2, [pc, #168]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003dca:	f043 0301 	orr.w	r3, r3, #1
 8003dce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd0:	f7fe f8b0 	bl	8001f34 <HAL_GetTick>
 8003dd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dd6:	e008      	b.n	8003dea <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dd8:	f7fe f8ac 	bl	8001f34 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e21a      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dea:	4b22      	ldr	r3, [pc, #136]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0f0      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x45c>
 8003df6:	e018      	b.n	8003e2a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003df8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003dfe:	f023 0301 	bic.w	r3, r3, #1
 8003e02:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e04:	f7fe f896 	bl	8001f34 <HAL_GetTick>
 8003e08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e0c:	f7fe f892 	bl	8001f34 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e200      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e1e:	4b15      	ldr	r3, [pc, #84]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d039      	beq.n	8003eaa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d01c      	beq.n	8003e78 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003e44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e48:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e4a:	f7fe f873 	bl	8001f34 <HAL_GetTick>
 8003e4e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e52:	f7fe f86f 	bl	8001f34 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e1dd      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e64:	4b03      	ldr	r3, [pc, #12]	@ (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0f0      	beq.n	8003e52 <HAL_RCC_OscConfig+0x4d6>
 8003e70:	e01b      	b.n	8003eaa <HAL_RCC_OscConfig+0x52e>
 8003e72:	bf00      	nop
 8003e74:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e78:	4b9b      	ldr	r3, [pc, #620]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a9a      	ldr	r2, [pc, #616]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003e7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e82:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e84:	f7fe f856 	bl	8001f34 <HAL_GetTick>
 8003e88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e8c:	f7fe f852 	bl	8001f34 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e1c0      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e9e:	4b92      	ldr	r3, [pc, #584]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1f0      	bne.n	8003e8c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8081 	beq.w	8003fba <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003eb8:	4b8c      	ldr	r3, [pc, #560]	@ (80040ec <HAL_RCC_OscConfig+0x770>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a8b      	ldr	r2, [pc, #556]	@ (80040ec <HAL_RCC_OscConfig+0x770>)
 8003ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ec2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ec4:	f7fe f836 	bl	8001f34 <HAL_GetTick>
 8003ec8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ecc:	f7fe f832 	bl	8001f34 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b64      	cmp	r3, #100	@ 0x64
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e1a0      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ede:	4b83      	ldr	r3, [pc, #524]	@ (80040ec <HAL_RCC_OscConfig+0x770>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0f0      	beq.n	8003ecc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d106      	bne.n	8003f00 <HAL_RCC_OscConfig+0x584>
 8003ef2:	4b7d      	ldr	r3, [pc, #500]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ef6:	4a7c      	ldr	r2, [pc, #496]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003efe:	e02d      	b.n	8003f5c <HAL_RCC_OscConfig+0x5e0>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10c      	bne.n	8003f22 <HAL_RCC_OscConfig+0x5a6>
 8003f08:	4b77      	ldr	r3, [pc, #476]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f0c:	4a76      	ldr	r2, [pc, #472]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f0e:	f023 0301 	bic.w	r3, r3, #1
 8003f12:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f14:	4b74      	ldr	r3, [pc, #464]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f18:	4a73      	ldr	r2, [pc, #460]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f1a:	f023 0304 	bic.w	r3, r3, #4
 8003f1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f20:	e01c      	b.n	8003f5c <HAL_RCC_OscConfig+0x5e0>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	2b05      	cmp	r3, #5
 8003f28:	d10c      	bne.n	8003f44 <HAL_RCC_OscConfig+0x5c8>
 8003f2a:	4b6f      	ldr	r3, [pc, #444]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2e:	4a6e      	ldr	r2, [pc, #440]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f30:	f043 0304 	orr.w	r3, r3, #4
 8003f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f36:	4b6c      	ldr	r3, [pc, #432]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3a:	4a6b      	ldr	r2, [pc, #428]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f42:	e00b      	b.n	8003f5c <HAL_RCC_OscConfig+0x5e0>
 8003f44:	4b68      	ldr	r3, [pc, #416]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f48:	4a67      	ldr	r2, [pc, #412]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f4a:	f023 0301 	bic.w	r3, r3, #1
 8003f4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f50:	4b65      	ldr	r3, [pc, #404]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f54:	4a64      	ldr	r2, [pc, #400]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f56:	f023 0304 	bic.w	r3, r3, #4
 8003f5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d015      	beq.n	8003f90 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f64:	f7fd ffe6 	bl	8001f34 <HAL_GetTick>
 8003f68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f6a:	e00a      	b.n	8003f82 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6c:	f7fd ffe2 	bl	8001f34 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e14e      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f82:	4b59      	ldr	r3, [pc, #356]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0ee      	beq.n	8003f6c <HAL_RCC_OscConfig+0x5f0>
 8003f8e:	e014      	b.n	8003fba <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fd ffd0 	bl	8001f34 <HAL_GetTick>
 8003f94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f96:	e00a      	b.n	8003fae <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f98:	f7fd ffcc 	bl	8001f34 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e138      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003fae:	4b4e      	ldr	r3, [pc, #312]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1ee      	bne.n	8003f98 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 812d 	beq.w	800421e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003fc4:	4b48      	ldr	r3, [pc, #288]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fcc:	2b18      	cmp	r3, #24
 8003fce:	f000 80bd 	beq.w	800414c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	f040 809e 	bne.w	8004118 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fdc:	4b42      	ldr	r3, [pc, #264]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a41      	ldr	r2, [pc, #260]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8003fe2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe8:	f7fd ffa4 	bl	8001f34 <HAL_GetTick>
 8003fec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff0:	f7fd ffa0 	bl	8001f34 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e10e      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004002:	4b39      	ldr	r3, [pc, #228]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800400e:	4b36      	ldr	r3, [pc, #216]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004010:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004012:	4b37      	ldr	r3, [pc, #220]	@ (80040f0 <HAL_RCC_OscConfig+0x774>)
 8004014:	4013      	ands	r3, r2
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800401e:	0112      	lsls	r2, r2, #4
 8004020:	430a      	orrs	r2, r1
 8004022:	4931      	ldr	r1, [pc, #196]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004024:	4313      	orrs	r3, r2
 8004026:	628b      	str	r3, [r1, #40]	@ 0x28
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	3b01      	subs	r3, #1
 800402e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004036:	3b01      	subs	r3, #1
 8004038:	025b      	lsls	r3, r3, #9
 800403a:	b29b      	uxth	r3, r3
 800403c:	431a      	orrs	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004042:	3b01      	subs	r3, #1
 8004044:	041b      	lsls	r3, r3, #16
 8004046:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800404a:	431a      	orrs	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004050:	3b01      	subs	r3, #1
 8004052:	061b      	lsls	r3, r3, #24
 8004054:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004058:	4923      	ldr	r1, [pc, #140]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 800405a:	4313      	orrs	r3, r2
 800405c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800405e:	4b22      	ldr	r3, [pc, #136]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004062:	4a21      	ldr	r2, [pc, #132]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800406a:	4b1f      	ldr	r3, [pc, #124]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 800406c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800406e:	4b21      	ldr	r3, [pc, #132]	@ (80040f4 <HAL_RCC_OscConfig+0x778>)
 8004070:	4013      	ands	r3, r2
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004076:	00d2      	lsls	r2, r2, #3
 8004078:	491b      	ldr	r1, [pc, #108]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 800407a:	4313      	orrs	r3, r2
 800407c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800407e:	4b1a      	ldr	r3, [pc, #104]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004082:	f023 020c 	bic.w	r2, r3, #12
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408a:	4917      	ldr	r1, [pc, #92]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 800408c:	4313      	orrs	r3, r2
 800408e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004090:	4b15      	ldr	r3, [pc, #84]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 8004092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004094:	f023 0202 	bic.w	r2, r3, #2
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800409c:	4912      	ldr	r1, [pc, #72]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80040a2:	4b11      	ldr	r3, [pc, #68]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a6:	4a10      	ldr	r2, [pc, #64]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040ae:	4b0e      	ldr	r3, [pc, #56]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b2:	4a0d      	ldr	r2, [pc, #52]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80040ba:	4b0b      	ldr	r3, [pc, #44]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040be:	4a0a      	ldr	r2, [pc, #40]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80040c6:	4b08      	ldr	r3, [pc, #32]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	4a07      	ldr	r2, [pc, #28]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040cc:	f043 0301 	orr.w	r3, r3, #1
 80040d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040d2:	4b05      	ldr	r3, [pc, #20]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a04      	ldr	r2, [pc, #16]	@ (80040e8 <HAL_RCC_OscConfig+0x76c>)
 80040d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040de:	f7fd ff29 	bl	8001f34 <HAL_GetTick>
 80040e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80040e4:	e011      	b.n	800410a <HAL_RCC_OscConfig+0x78e>
 80040e6:	bf00      	nop
 80040e8:	58024400 	.word	0x58024400
 80040ec:	58024800 	.word	0x58024800
 80040f0:	fffffc0c 	.word	0xfffffc0c
 80040f4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f8:	f7fd ff1c 	bl	8001f34 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e08a      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800410a:	4b47      	ldr	r3, [pc, #284]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0f0      	beq.n	80040f8 <HAL_RCC_OscConfig+0x77c>
 8004116:	e082      	b.n	800421e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004118:	4b43      	ldr	r3, [pc, #268]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a42      	ldr	r2, [pc, #264]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 800411e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004122:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004124:	f7fd ff06 	bl	8001f34 <HAL_GetTick>
 8004128:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800412c:	f7fd ff02 	bl	8001f34 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e070      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800413e:	4b3a      	ldr	r3, [pc, #232]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x7b0>
 800414a:	e068      	b.n	800421e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800414c:	4b36      	ldr	r3, [pc, #216]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004152:	4b35      	ldr	r3, [pc, #212]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 8004154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004156:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415c:	2b01      	cmp	r3, #1
 800415e:	d031      	beq.n	80041c4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	f003 0203 	and.w	r2, r3, #3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416a:	429a      	cmp	r2, r3
 800416c:	d12a      	bne.n	80041c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	091b      	lsrs	r3, r3, #4
 8004172:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417a:	429a      	cmp	r2, r3
 800417c:	d122      	bne.n	80041c4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004188:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800418a:	429a      	cmp	r2, r3
 800418c:	d11a      	bne.n	80041c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	0a5b      	lsrs	r3, r3, #9
 8004192:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800419a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d111      	bne.n	80041c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	0c1b      	lsrs	r3, r3, #16
 80041a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d108      	bne.n	80041c4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	0e1b      	lsrs	r3, r3, #24
 80041b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041be:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d001      	beq.n	80041c8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e02b      	b.n	8004220 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80041c8:	4b17      	ldr	r3, [pc, #92]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 80041ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041cc:	08db      	lsrs	r3, r3, #3
 80041ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041d2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d01f      	beq.n	800421e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80041de:	4b12      	ldr	r3, [pc, #72]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	4a11      	ldr	r2, [pc, #68]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 80041e4:	f023 0301 	bic.w	r3, r3, #1
 80041e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041ea:	f7fd fea3 	bl	8001f34 <HAL_GetTick>
 80041ee:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80041f0:	bf00      	nop
 80041f2:	f7fd fe9f 	bl	8001f34 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d0f9      	beq.n	80041f2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80041fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 8004200:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004202:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <HAL_RCC_OscConfig+0x8b0>)
 8004204:	4013      	ands	r3, r2
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800420a:	00d2      	lsls	r2, r2, #3
 800420c:	4906      	ldr	r1, [pc, #24]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 800420e:	4313      	orrs	r3, r2
 8004210:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004212:	4b05      	ldr	r3, [pc, #20]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 8004214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004216:	4a04      	ldr	r2, [pc, #16]	@ (8004228 <HAL_RCC_OscConfig+0x8ac>)
 8004218:	f043 0301 	orr.w	r3, r3, #1
 800421c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3730      	adds	r7, #48	@ 0x30
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	58024400 	.word	0x58024400
 800422c:	ffff0007 	.word	0xffff0007

08004230 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e19c      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004244:	4b8a      	ldr	r3, [pc, #552]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 030f 	and.w	r3, r3, #15
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d910      	bls.n	8004274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	4b87      	ldr	r3, [pc, #540]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f023 020f 	bic.w	r2, r3, #15
 800425a:	4985      	ldr	r1, [pc, #532]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004262:	4b83      	ldr	r3, [pc, #524]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	429a      	cmp	r2, r3
 800426e:	d001      	beq.n	8004274 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e184      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691a      	ldr	r2, [r3, #16]
 8004284:	4b7b      	ldr	r3, [pc, #492]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800428c:	429a      	cmp	r2, r3
 800428e:	d908      	bls.n	80042a2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004290:	4b78      	ldr	r3, [pc, #480]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	4975      	ldr	r1, [pc, #468]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d010      	beq.n	80042d0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	695a      	ldr	r2, [r3, #20]
 80042b2:	4b70      	ldr	r3, [pc, #448]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d908      	bls.n	80042d0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80042be:	4b6d      	ldr	r3, [pc, #436]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	496a      	ldr	r1, [pc, #424]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0310 	and.w	r3, r3, #16
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d010      	beq.n	80042fe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699a      	ldr	r2, [r3, #24]
 80042e0:	4b64      	ldr	r3, [pc, #400]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d908      	bls.n	80042fe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80042ec:	4b61      	ldr	r3, [pc, #388]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	495e      	ldr	r1, [pc, #376]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0320 	and.w	r3, r3, #32
 8004306:	2b00      	cmp	r3, #0
 8004308:	d010      	beq.n	800432c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69da      	ldr	r2, [r3, #28]
 800430e:	4b59      	ldr	r3, [pc, #356]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004316:	429a      	cmp	r2, r3
 8004318:	d908      	bls.n	800432c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800431a:	4b56      	ldr	r3, [pc, #344]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	69db      	ldr	r3, [r3, #28]
 8004326:	4953      	ldr	r1, [pc, #332]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004328:	4313      	orrs	r3, r2
 800432a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d010      	beq.n	800435a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68da      	ldr	r2, [r3, #12]
 800433c:	4b4d      	ldr	r3, [pc, #308]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f003 030f 	and.w	r3, r3, #15
 8004344:	429a      	cmp	r2, r3
 8004346:	d908      	bls.n	800435a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004348:	4b4a      	ldr	r3, [pc, #296]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	f023 020f 	bic.w	r2, r3, #15
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4947      	ldr	r1, [pc, #284]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004356:	4313      	orrs	r3, r2
 8004358:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d055      	beq.n	8004412 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004366:	4b43      	ldr	r3, [pc, #268]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	4940      	ldr	r1, [pc, #256]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004374:	4313      	orrs	r3, r2
 8004376:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	2b02      	cmp	r3, #2
 800437e:	d107      	bne.n	8004390 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004380:	4b3c      	ldr	r3, [pc, #240]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d121      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e0f6      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d107      	bne.n	80043a8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004398:	4b36      	ldr	r3, [pc, #216]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d115      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0ea      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d107      	bne.n	80043c0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80043b0:	4b30      	ldr	r3, [pc, #192]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d109      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e0de      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0d6      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043d0:	4b28      	ldr	r3, [pc, #160]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	f023 0207 	bic.w	r2, r3, #7
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	4925      	ldr	r1, [pc, #148]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043e2:	f7fd fda7 	bl	8001f34 <HAL_GetTick>
 80043e6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ea:	f7fd fda3 	bl	8001f34 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e0be      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004400:	4b1c      	ldr	r3, [pc, #112]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	429a      	cmp	r2, r3
 8004410:	d1eb      	bne.n	80043ea <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d010      	beq.n	8004440 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68da      	ldr	r2, [r3, #12]
 8004422:	4b14      	ldr	r3, [pc, #80]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	f003 030f 	and.w	r3, r3, #15
 800442a:	429a      	cmp	r2, r3
 800442c:	d208      	bcs.n	8004440 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800442e:	4b11      	ldr	r3, [pc, #68]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	f023 020f 	bic.w	r2, r3, #15
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	490e      	ldr	r1, [pc, #56]	@ (8004474 <HAL_RCC_ClockConfig+0x244>)
 800443c:	4313      	orrs	r3, r2
 800443e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004440:	4b0b      	ldr	r3, [pc, #44]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 030f 	and.w	r3, r3, #15
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d214      	bcs.n	8004478 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444e:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 020f 	bic.w	r2, r3, #15
 8004456:	4906      	ldr	r1, [pc, #24]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445e:	4b04      	ldr	r3, [pc, #16]	@ (8004470 <HAL_RCC_ClockConfig+0x240>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	429a      	cmp	r2, r3
 800446a:	d005      	beq.n	8004478 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e086      	b.n	800457e <HAL_RCC_ClockConfig+0x34e>
 8004470:	52002000 	.word	0x52002000
 8004474:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d010      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	4b3f      	ldr	r3, [pc, #252]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004490:	429a      	cmp	r2, r3
 8004492:	d208      	bcs.n	80044a6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004494:	4b3c      	ldr	r3, [pc, #240]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	4939      	ldr	r1, [pc, #228]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0308 	and.w	r3, r3, #8
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d010      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	695a      	ldr	r2, [r3, #20]
 80044b6:	4b34      	ldr	r3, [pc, #208]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044b8:	69db      	ldr	r3, [r3, #28]
 80044ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044be:	429a      	cmp	r2, r3
 80044c0:	d208      	bcs.n	80044d4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80044c2:	4b31      	ldr	r3, [pc, #196]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	695b      	ldr	r3, [r3, #20]
 80044ce:	492e      	ldr	r1, [pc, #184]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0310 	and.w	r3, r3, #16
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d010      	beq.n	8004502 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699a      	ldr	r2, [r3, #24]
 80044e4:	4b28      	ldr	r3, [pc, #160]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d208      	bcs.n	8004502 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80044f0:	4b25      	ldr	r3, [pc, #148]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	4922      	ldr	r1, [pc, #136]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0320 	and.w	r3, r3, #32
 800450a:	2b00      	cmp	r3, #0
 800450c:	d010      	beq.n	8004530 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	69da      	ldr	r2, [r3, #28]
 8004512:	4b1d      	ldr	r3, [pc, #116]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800451a:	429a      	cmp	r2, r3
 800451c:	d208      	bcs.n	8004530 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800451e:	4b1a      	ldr	r3, [pc, #104]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	4917      	ldr	r1, [pc, #92]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 800452c:	4313      	orrs	r3, r2
 800452e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004530:	f000 f834 	bl	800459c <HAL_RCC_GetSysClockFreq>
 8004534:	4602      	mov	r2, r0
 8004536:	4b14      	ldr	r3, [pc, #80]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	0a1b      	lsrs	r3, r3, #8
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	4912      	ldr	r1, [pc, #72]	@ (800458c <HAL_RCC_ClockConfig+0x35c>)
 8004542:	5ccb      	ldrb	r3, [r1, r3]
 8004544:	f003 031f 	and.w	r3, r3, #31
 8004548:	fa22 f303 	lsr.w	r3, r2, r3
 800454c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800454e:	4b0e      	ldr	r3, [pc, #56]	@ (8004588 <HAL_RCC_ClockConfig+0x358>)
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	f003 030f 	and.w	r3, r3, #15
 8004556:	4a0d      	ldr	r2, [pc, #52]	@ (800458c <HAL_RCC_ClockConfig+0x35c>)
 8004558:	5cd3      	ldrb	r3, [r2, r3]
 800455a:	f003 031f 	and.w	r3, r3, #31
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	fa22 f303 	lsr.w	r3, r2, r3
 8004564:	4a0a      	ldr	r2, [pc, #40]	@ (8004590 <HAL_RCC_ClockConfig+0x360>)
 8004566:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004568:	4a0a      	ldr	r2, [pc, #40]	@ (8004594 <HAL_RCC_ClockConfig+0x364>)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800456e:	4b0a      	ldr	r3, [pc, #40]	@ (8004598 <HAL_RCC_ClockConfig+0x368>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f7fd fc94 	bl	8001ea0 <HAL_InitTick>
 8004578:	4603      	mov	r3, r0
 800457a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800457c:	7bfb      	ldrb	r3, [r7, #15]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	58024400 	.word	0x58024400
 800458c:	08008f50 	.word	0x08008f50
 8004590:	24001018 	.word	0x24001018
 8004594:	24001014 	.word	0x24001014
 8004598:	24001038 	.word	0x24001038

0800459c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800459c:	b480      	push	{r7}
 800459e:	b089      	sub	sp, #36	@ 0x24
 80045a0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045a2:	4bb3      	ldr	r3, [pc, #716]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045aa:	2b18      	cmp	r3, #24
 80045ac:	f200 8155 	bhi.w	800485a <HAL_RCC_GetSysClockFreq+0x2be>
 80045b0:	a201      	add	r2, pc, #4	@ (adr r2, 80045b8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80045b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b6:	bf00      	nop
 80045b8:	0800461d 	.word	0x0800461d
 80045bc:	0800485b 	.word	0x0800485b
 80045c0:	0800485b 	.word	0x0800485b
 80045c4:	0800485b 	.word	0x0800485b
 80045c8:	0800485b 	.word	0x0800485b
 80045cc:	0800485b 	.word	0x0800485b
 80045d0:	0800485b 	.word	0x0800485b
 80045d4:	0800485b 	.word	0x0800485b
 80045d8:	08004643 	.word	0x08004643
 80045dc:	0800485b 	.word	0x0800485b
 80045e0:	0800485b 	.word	0x0800485b
 80045e4:	0800485b 	.word	0x0800485b
 80045e8:	0800485b 	.word	0x0800485b
 80045ec:	0800485b 	.word	0x0800485b
 80045f0:	0800485b 	.word	0x0800485b
 80045f4:	0800485b 	.word	0x0800485b
 80045f8:	08004649 	.word	0x08004649
 80045fc:	0800485b 	.word	0x0800485b
 8004600:	0800485b 	.word	0x0800485b
 8004604:	0800485b 	.word	0x0800485b
 8004608:	0800485b 	.word	0x0800485b
 800460c:	0800485b 	.word	0x0800485b
 8004610:	0800485b 	.word	0x0800485b
 8004614:	0800485b 	.word	0x0800485b
 8004618:	0800464f 	.word	0x0800464f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800461c:	4b94      	ldr	r3, [pc, #592]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004628:	4b91      	ldr	r3, [pc, #580]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	08db      	lsrs	r3, r3, #3
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	4a90      	ldr	r2, [pc, #576]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004634:	fa22 f303 	lsr.w	r3, r2, r3
 8004638:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800463a:	e111      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800463c:	4b8d      	ldr	r3, [pc, #564]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800463e:	61bb      	str	r3, [r7, #24]
      break;
 8004640:	e10e      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004642:	4b8d      	ldr	r3, [pc, #564]	@ (8004878 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004644:	61bb      	str	r3, [r7, #24]
      break;
 8004646:	e10b      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004648:	4b8c      	ldr	r3, [pc, #560]	@ (800487c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800464a:	61bb      	str	r3, [r7, #24]
      break;
 800464c:	e108      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800464e:	4b88      	ldr	r3, [pc, #544]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004658:	4b85      	ldr	r3, [pc, #532]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800465a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465c:	091b      	lsrs	r3, r3, #4
 800465e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004662:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004664:	4b82      	ldr	r3, [pc, #520]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800466e:	4b80      	ldr	r3, [pc, #512]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004672:	08db      	lsrs	r3, r3, #3
 8004674:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	fb02 f303 	mul.w	r3, r2, r3
 800467e:	ee07 3a90 	vmov	s15, r3
 8004682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004686:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 80e1 	beq.w	8004854 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2b02      	cmp	r3, #2
 8004696:	f000 8083 	beq.w	80047a0 <HAL_RCC_GetSysClockFreq+0x204>
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	2b02      	cmp	r3, #2
 800469e:	f200 80a1 	bhi.w	80047e4 <HAL_RCC_GetSysClockFreq+0x248>
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <HAL_RCC_GetSysClockFreq+0x114>
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d056      	beq.n	800475c <HAL_RCC_GetSysClockFreq+0x1c0>
 80046ae:	e099      	b.n	80047e4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d02d      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80046bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	08db      	lsrs	r3, r3, #3
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	4a6b      	ldr	r2, [pc, #428]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046c8:	fa22 f303 	lsr.w	r3, r2, r3
 80046cc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	ee07 3a90 	vmov	s15, r3
 80046d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	ee07 3a90 	vmov	s15, r3
 80046de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046e6:	4b62      	ldr	r3, [pc, #392]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ee:	ee07 3a90 	vmov	s15, r3
 80046f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80046fa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004880 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800470a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800470e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004712:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004716:	e087      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	ee07 3a90 	vmov	s15, r3
 800471e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004722:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004884 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800472a:	4b51      	ldr	r3, [pc, #324]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800472c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800472e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004732:	ee07 3a90 	vmov	s15, r3
 8004736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800473a:	ed97 6a02 	vldr	s12, [r7, #8]
 800473e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004880 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800474a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800474e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004756:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800475a:	e065      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	ee07 3a90 	vmov	s15, r3
 8004762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004766:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004888 <HAL_RCC_GetSysClockFreq+0x2ec>
 800476a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800476e:	4b40      	ldr	r3, [pc, #256]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004776:	ee07 3a90 	vmov	s15, r3
 800477a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800477e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004782:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004880 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004786:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800478a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800478e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800479a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800479e:	e043      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	ee07 3a90 	vmov	s15, r3
 80047a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047aa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800488c <HAL_RCC_GetSysClockFreq+0x2f0>
 80047ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ba:	ee07 3a90 	vmov	s15, r3
 80047be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80047c6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004880 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047e2:	e021      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	ee07 3a90 	vmov	s15, r3
 80047ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ee:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004888 <HAL_RCC_GetSysClockFreq+0x2ec>
 80047f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047fe:	ee07 3a90 	vmov	s15, r3
 8004802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004806:	ed97 6a02 	vldr	s12, [r7, #8]
 800480a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004880 <HAL_RCC_GetSysClockFreq+0x2e4>
 800480e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004812:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004816:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800481a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800481e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004822:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004826:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004828:	4b11      	ldr	r3, [pc, #68]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800482a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482c:	0a5b      	lsrs	r3, r3, #9
 800482e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004832:	3301      	adds	r3, #1
 8004834:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	ee07 3a90 	vmov	s15, r3
 800483c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004840:	edd7 6a07 	vldr	s13, [r7, #28]
 8004844:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800484c:	ee17 3a90 	vmov	r3, s15
 8004850:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004852:	e005      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	61bb      	str	r3, [r7, #24]
      break;
 8004858:	e002      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800485a:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800485c:	61bb      	str	r3, [r7, #24]
      break;
 800485e:	bf00      	nop
  }

  return sysclockfreq;
 8004860:	69bb      	ldr	r3, [r7, #24]
}
 8004862:	4618      	mov	r0, r3
 8004864:	3724      	adds	r7, #36	@ 0x24
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	58024400 	.word	0x58024400
 8004874:	03d09000 	.word	0x03d09000
 8004878:	003d0900 	.word	0x003d0900
 800487c:	007a1200 	.word	0x007a1200
 8004880:	46000000 	.word	0x46000000
 8004884:	4c742400 	.word	0x4c742400
 8004888:	4a742400 	.word	0x4a742400
 800488c:	4af42400 	.word	0x4af42400

08004890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004896:	f7ff fe81 	bl	800459c <HAL_RCC_GetSysClockFreq>
 800489a:	4602      	mov	r2, r0
 800489c:	4b10      	ldr	r3, [pc, #64]	@ (80048e0 <HAL_RCC_GetHCLKFreq+0x50>)
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	0a1b      	lsrs	r3, r3, #8
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	490f      	ldr	r1, [pc, #60]	@ (80048e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80048a8:	5ccb      	ldrb	r3, [r1, r3]
 80048aa:	f003 031f 	and.w	r3, r3, #31
 80048ae:	fa22 f303 	lsr.w	r3, r2, r3
 80048b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80048b4:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <HAL_RCC_GetHCLKFreq+0x50>)
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f003 030f 	and.w	r3, r3, #15
 80048bc:	4a09      	ldr	r2, [pc, #36]	@ (80048e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80048be:	5cd3      	ldrb	r3, [r2, r3]
 80048c0:	f003 031f 	and.w	r3, r3, #31
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	fa22 f303 	lsr.w	r3, r2, r3
 80048ca:	4a07      	ldr	r2, [pc, #28]	@ (80048e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80048cc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80048ce:	4a07      	ldr	r2, [pc, #28]	@ (80048ec <HAL_RCC_GetHCLKFreq+0x5c>)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80048d4:	4b04      	ldr	r3, [pc, #16]	@ (80048e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80048d6:	681b      	ldr	r3, [r3, #0]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	58024400 	.word	0x58024400
 80048e4:	08008f50 	.word	0x08008f50
 80048e8:	24001018 	.word	0x24001018
 80048ec:	24001014 	.word	0x24001014

080048f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80048f4:	f7ff ffcc 	bl	8004890 <HAL_RCC_GetHCLKFreq>
 80048f8:	4602      	mov	r2, r0
 80048fa:	4b06      	ldr	r3, [pc, #24]	@ (8004914 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	091b      	lsrs	r3, r3, #4
 8004900:	f003 0307 	and.w	r3, r3, #7
 8004904:	4904      	ldr	r1, [pc, #16]	@ (8004918 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004906:	5ccb      	ldrb	r3, [r1, r3]
 8004908:	f003 031f 	and.w	r3, r3, #31
 800490c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004910:	4618      	mov	r0, r3
 8004912:	bd80      	pop	{r7, pc}
 8004914:	58024400 	.word	0x58024400
 8004918:	08008f50 	.word	0x08008f50

0800491c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004920:	f7ff ffb6 	bl	8004890 <HAL_RCC_GetHCLKFreq>
 8004924:	4602      	mov	r2, r0
 8004926:	4b06      	ldr	r3, [pc, #24]	@ (8004940 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	0a1b      	lsrs	r3, r3, #8
 800492c:	f003 0307 	and.w	r3, r3, #7
 8004930:	4904      	ldr	r1, [pc, #16]	@ (8004944 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004932:	5ccb      	ldrb	r3, [r1, r3]
 8004934:	f003 031f 	and.w	r3, r3, #31
 8004938:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800493c:	4618      	mov	r0, r3
 800493e:	bd80      	pop	{r7, pc}
 8004940:	58024400 	.word	0x58024400
 8004944:	08008f50 	.word	0x08008f50

08004948 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800494c:	b0ca      	sub	sp, #296	@ 0x128
 800494e:	af00      	add	r7, sp, #0
 8004950:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004954:	2300      	movs	r3, #0
 8004956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800495a:	2300      	movs	r3, #0
 800495c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800496c:	2500      	movs	r5, #0
 800496e:	ea54 0305 	orrs.w	r3, r4, r5
 8004972:	d049      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004978:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800497a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800497e:	d02f      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004980:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004984:	d828      	bhi.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004986:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800498a:	d01a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800498c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004990:	d822      	bhi.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004996:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800499a:	d007      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800499c:	e01c      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800499e:	4bb8      	ldr	r3, [pc, #736]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a2:	4ab7      	ldr	r2, [pc, #732]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049aa:	e01a      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b0:	3308      	adds	r3, #8
 80049b2:	2102      	movs	r1, #2
 80049b4:	4618      	mov	r0, r3
 80049b6:	f001 fc8f 	bl	80062d8 <RCCEx_PLL2_Config>
 80049ba:	4603      	mov	r3, r0
 80049bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049c0:	e00f      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c6:	3328      	adds	r3, #40	@ 0x28
 80049c8:	2102      	movs	r1, #2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f001 fd36 	bl	800643c <RCCEx_PLL3_Config>
 80049d0:	4603      	mov	r3, r0
 80049d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049d6:	e004      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049de:	e000      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80049e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10a      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80049ea:	4ba5      	ldr	r3, [pc, #660]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80049f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049f8:	4aa1      	ldr	r2, [pc, #644]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049fa:	430b      	orrs	r3, r1
 80049fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80049fe:	e003      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a10:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004a14:	f04f 0900 	mov.w	r9, #0
 8004a18:	ea58 0309 	orrs.w	r3, r8, r9
 8004a1c:	d047      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a24:	2b04      	cmp	r3, #4
 8004a26:	d82a      	bhi.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004a28:	a201      	add	r2, pc, #4	@ (adr r2, 8004a30 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2e:	bf00      	nop
 8004a30:	08004a45 	.word	0x08004a45
 8004a34:	08004a53 	.word	0x08004a53
 8004a38:	08004a69 	.word	0x08004a69
 8004a3c:	08004a87 	.word	0x08004a87
 8004a40:	08004a87 	.word	0x08004a87
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a44:	4b8e      	ldr	r3, [pc, #568]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a48:	4a8d      	ldr	r2, [pc, #564]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a50:	e01a      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a56:	3308      	adds	r3, #8
 8004a58:	2100      	movs	r1, #0
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f001 fc3c 	bl	80062d8 <RCCEx_PLL2_Config>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a66:	e00f      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6c:	3328      	adds	r3, #40	@ 0x28
 8004a6e:	2100      	movs	r1, #0
 8004a70:	4618      	mov	r0, r3
 8004a72:	f001 fce3 	bl	800643c <RCCEx_PLL3_Config>
 8004a76:	4603      	mov	r3, r0
 8004a78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a7c:	e004      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a84:	e000      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004a86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10a      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a90:	4b7b      	ldr	r3, [pc, #492]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a94:	f023 0107 	bic.w	r1, r3, #7
 8004a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9e:	4a78      	ldr	r2, [pc, #480]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aa0:	430b      	orrs	r3, r1
 8004aa2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004aa4:	e003      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004aba:	f04f 0b00 	mov.w	fp, #0
 8004abe:	ea5a 030b 	orrs.w	r3, sl, fp
 8004ac2:	d04c      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ace:	d030      	beq.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004ad0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad4:	d829      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ad6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ad8:	d02d      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004ada:	2bc0      	cmp	r3, #192	@ 0xc0
 8004adc:	d825      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ade:	2b80      	cmp	r3, #128	@ 0x80
 8004ae0:	d018      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004ae2:	2b80      	cmp	r3, #128	@ 0x80
 8004ae4:	d821      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004aea:	2b40      	cmp	r3, #64	@ 0x40
 8004aec:	d007      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004aee:	e01c      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004af0:	4b63      	ldr	r3, [pc, #396]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	4a62      	ldr	r2, [pc, #392]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004afc:	e01c      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b02:	3308      	adds	r3, #8
 8004b04:	2100      	movs	r1, #0
 8004b06:	4618      	mov	r0, r3
 8004b08:	f001 fbe6 	bl	80062d8 <RCCEx_PLL2_Config>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b12:	e011      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b18:	3328      	adds	r3, #40	@ 0x28
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f001 fc8d 	bl	800643c <RCCEx_PLL3_Config>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b28:	e006      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b30:	e002      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004b32:	bf00      	nop
 8004b34:	e000      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004b36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10a      	bne.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004b40:	4b4f      	ldr	r3, [pc, #316]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b44:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b4e:	4a4c      	ldr	r2, [pc, #304]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b50:	430b      	orrs	r3, r1
 8004b52:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b54:	e003      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b66:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004b6a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004b74:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004b78:	460b      	mov	r3, r1
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	d053      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b82:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004b86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b8a:	d035      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004b8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b90:	d82e      	bhi.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004b92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004b96:	d031      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004b98:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004b9c:	d828      	bhi.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004b9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ba2:	d01a      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004ba4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ba8:	d822      	bhi.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004bae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bb2:	d007      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004bb4:	e01c      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bb6:	4b32      	ldr	r3, [pc, #200]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bba:	4a31      	ldr	r2, [pc, #196]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bc2:	e01c      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc8:	3308      	adds	r3, #8
 8004bca:	2100      	movs	r1, #0
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f001 fb83 	bl	80062d8 <RCCEx_PLL2_Config>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004bd8:	e011      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bde:	3328      	adds	r3, #40	@ 0x28
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f001 fc2a 	bl	800643c <RCCEx_PLL3_Config>
 8004be8:	4603      	mov	r3, r0
 8004bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bee:	e006      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bf6:	e002      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004bf8:	bf00      	nop
 8004bfa:	e000      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10b      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004c06:	4b1e      	ldr	r3, [pc, #120]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c0a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c16:	4a1a      	ldr	r2, [pc, #104]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c18:	430b      	orrs	r3, r1
 8004c1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c1c:	e003      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004c32:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004c36:	2300      	movs	r3, #0
 8004c38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004c3c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004c40:	460b      	mov	r3, r1
 8004c42:	4313      	orrs	r3, r2
 8004c44:	d056      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c52:	d038      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004c54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c58:	d831      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c5e:	d034      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004c60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c64:	d82b      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c6a:	d01d      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004c6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c70:	d825      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d006      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004c76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c7a:	d00a      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004c7c:	e01f      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c7e:	bf00      	nop
 8004c80:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c84:	4ba2      	ldr	r3, [pc, #648]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c88:	4aa1      	ldr	r2, [pc, #644]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c90:	e01c      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	3308      	adds	r3, #8
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f001 fb1c 	bl	80062d8 <RCCEx_PLL2_Config>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004ca6:	e011      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cac:	3328      	adds	r3, #40	@ 0x28
 8004cae:	2100      	movs	r1, #0
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f001 fbc3 	bl	800643c <RCCEx_PLL3_Config>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cbc:	e006      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cc4:	e002      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004cc6:	bf00      	nop
 8004cc8:	e000      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004cca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ccc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10b      	bne.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004cd4:	4b8e      	ldr	r3, [pc, #568]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ce4:	4a8a      	ldr	r2, [pc, #552]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ce6:	430b      	orrs	r3, r1
 8004ce8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cea:	e003      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004d00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004d04:	2300      	movs	r3, #0
 8004d06:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004d0a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4313      	orrs	r3, r2
 8004d12:	d03a      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d1a:	2b30      	cmp	r3, #48	@ 0x30
 8004d1c:	d01f      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004d1e:	2b30      	cmp	r3, #48	@ 0x30
 8004d20:	d819      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004d22:	2b20      	cmp	r3, #32
 8004d24:	d00c      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004d26:	2b20      	cmp	r3, #32
 8004d28:	d815      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d019      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004d2e:	2b10      	cmp	r3, #16
 8004d30:	d111      	bne.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d32:	4b77      	ldr	r3, [pc, #476]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d36:	4a76      	ldr	r2, [pc, #472]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004d3e:	e011      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d44:	3308      	adds	r3, #8
 8004d46:	2102      	movs	r1, #2
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f001 fac5 	bl	80062d8 <RCCEx_PLL2_Config>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004d54:	e006      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d5c:	e002      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004d5e:	bf00      	nop
 8004d60:	e000      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004d62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10a      	bne.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004d6c:	4b68      	ldr	r3, [pc, #416]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d70:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d7a:	4a65      	ldr	r2, [pc, #404]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d7c:	430b      	orrs	r3, r1
 8004d7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d80:	e003      	b.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d92:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004da0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4313      	orrs	r3, r2
 8004da8:	d051      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004db4:	d035      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004db6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004dba:	d82e      	bhi.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004dbc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dc0:	d031      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004dc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dc6:	d828      	bhi.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004dc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dcc:	d01a      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004dce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dd2:	d822      	bhi.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ddc:	d007      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004dde:	e01c      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004de0:	4b4b      	ldr	r3, [pc, #300]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de4:	4a4a      	ldr	r2, [pc, #296]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004dec:	e01c      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df2:	3308      	adds	r3, #8
 8004df4:	2100      	movs	r1, #0
 8004df6:	4618      	mov	r0, r3
 8004df8:	f001 fa6e 	bl	80062d8 <RCCEx_PLL2_Config>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e02:	e011      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e08:	3328      	adds	r3, #40	@ 0x28
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f001 fb15 	bl	800643c <RCCEx_PLL3_Config>
 8004e12:	4603      	mov	r3, r0
 8004e14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e18:	e006      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e20:	e002      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004e22:	bf00      	nop
 8004e24:	e000      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10a      	bne.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004e30:	4b37      	ldr	r3, [pc, #220]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e34:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e3e:	4a34      	ldr	r2, [pc, #208]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e40:	430b      	orrs	r3, r1
 8004e42:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e44:	e003      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e56:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004e5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e5e:	2300      	movs	r3, #0
 8004e60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004e64:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004e68:	460b      	mov	r3, r1
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	d056      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e78:	d033      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004e7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e7e:	d82c      	bhi.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e84:	d02f      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004e86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e8a:	d826      	bhi.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e90:	d02b      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004e92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e96:	d820      	bhi.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e9c:	d012      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004e9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ea2:	d81a      	bhi.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d022      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eac:	d115      	bne.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb2:	3308      	adds	r3, #8
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f001 fa0e 	bl	80062d8 <RCCEx_PLL2_Config>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004ec2:	e015      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec8:	3328      	adds	r3, #40	@ 0x28
 8004eca:	2101      	movs	r1, #1
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 fab5 	bl	800643c <RCCEx_PLL3_Config>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004ed8:	e00a      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ee0:	e006      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ee2:	bf00      	nop
 8004ee4:	e004      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ee6:	bf00      	nop
 8004ee8:	e002      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004eea:	bf00      	nop
 8004eec:	e000      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004eee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10d      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004ef8:	4b05      	ldr	r3, [pc, #20]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004efc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f06:	4a02      	ldr	r2, [pc, #8]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f08:	430b      	orrs	r3, r1
 8004f0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f0c:	e006      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004f0e:	bf00      	nop
 8004f10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f24:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004f28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f32:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004f36:	460b      	mov	r3, r1
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	d055      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f48:	d033      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004f4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f4e:	d82c      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f54:	d02f      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f5a:	d826      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f60:	d02b      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004f62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f66:	d820      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f6c:	d012      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004f6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f72:	d81a      	bhi.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d022      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004f78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f7c:	d115      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f82:	3308      	adds	r3, #8
 8004f84:	2101      	movs	r1, #1
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 f9a6 	bl	80062d8 <RCCEx_PLL2_Config>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004f92:	e015      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	3328      	adds	r3, #40	@ 0x28
 8004f9a:	2101      	movs	r1, #1
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f001 fa4d 	bl	800643c <RCCEx_PLL3_Config>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004fa8:	e00a      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fb0:	e006      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004fb2:	bf00      	nop
 8004fb4:	e004      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004fb6:	bf00      	nop
 8004fb8:	e002      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004fba:	bf00      	nop
 8004fbc:	e000      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004fbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10b      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004fc8:	4ba3      	ldr	r3, [pc, #652]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fcc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004fd8:	4a9f      	ldr	r2, [pc, #636]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fde:	e003      	b.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004ff4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004ffe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005002:	460b      	mov	r3, r1
 8005004:	4313      	orrs	r3, r2
 8005006:	d037      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005012:	d00e      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005014:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005018:	d816      	bhi.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800501a:	2b00      	cmp	r3, #0
 800501c:	d018      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800501e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005022:	d111      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005024:	4b8c      	ldr	r3, [pc, #560]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005028:	4a8b      	ldr	r2, [pc, #556]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800502a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800502e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005030:	e00f      	b.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005036:	3308      	adds	r3, #8
 8005038:	2101      	movs	r1, #1
 800503a:	4618      	mov	r0, r3
 800503c:	f001 f94c 	bl	80062d8 <RCCEx_PLL2_Config>
 8005040:	4603      	mov	r3, r0
 8005042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005046:	e004      	b.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800504e:	e000      	b.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005050:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10a      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800505a:	4b7f      	ldr	r3, [pc, #508]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800505c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800505e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005068:	4a7b      	ldr	r2, [pc, #492]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800506a:	430b      	orrs	r3, r1
 800506c:	6513      	str	r3, [r2, #80]	@ 0x50
 800506e:	e003      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005070:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005074:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005084:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005088:	2300      	movs	r3, #0
 800508a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800508e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005092:	460b      	mov	r3, r1
 8005094:	4313      	orrs	r3, r2
 8005096:	d039      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800509e:	2b03      	cmp	r3, #3
 80050a0:	d81c      	bhi.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x794>
 80050a2:	a201      	add	r2, pc, #4	@ (adr r2, 80050a8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80050a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a8:	080050e5 	.word	0x080050e5
 80050ac:	080050b9 	.word	0x080050b9
 80050b0:	080050c7 	.word	0x080050c7
 80050b4:	080050e5 	.word	0x080050e5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050b8:	4b67      	ldr	r3, [pc, #412]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050bc:	4a66      	ldr	r2, [pc, #408]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80050c4:	e00f      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	3308      	adds	r3, #8
 80050cc:	2102      	movs	r1, #2
 80050ce:	4618      	mov	r0, r3
 80050d0:	f001 f902 	bl	80062d8 <RCCEx_PLL2_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80050da:	e004      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050e2:	e000      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80050e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10a      	bne.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80050ee:	4b5a      	ldr	r3, [pc, #360]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f2:	f023 0103 	bic.w	r1, r3, #3
 80050f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050fc:	4a56      	ldr	r2, [pc, #344]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050fe:	430b      	orrs	r3, r1
 8005100:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005102:	e003      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005104:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005108:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800510c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005114:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005118:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800511c:	2300      	movs	r3, #0
 800511e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005122:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005126:	460b      	mov	r3, r1
 8005128:	4313      	orrs	r3, r2
 800512a:	f000 809f 	beq.w	800526c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800512e:	4b4b      	ldr	r3, [pc, #300]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a4a      	ldr	r2, [pc, #296]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005138:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800513a:	f7fc fefb 	bl	8001f34 <HAL_GetTick>
 800513e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005142:	e00b      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005144:	f7fc fef6 	bl	8001f34 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	2b64      	cmp	r3, #100	@ 0x64
 8005152:	d903      	bls.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800515a:	e005      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800515c:	4b3f      	ldr	r3, [pc, #252]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005164:	2b00      	cmp	r3, #0
 8005166:	d0ed      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005168:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800516c:	2b00      	cmp	r3, #0
 800516e:	d179      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005170:	4b39      	ldr	r3, [pc, #228]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005172:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005178:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800517c:	4053      	eors	r3, r2
 800517e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005182:	2b00      	cmp	r3, #0
 8005184:	d015      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005186:	4b34      	ldr	r3, [pc, #208]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800518a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800518e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005192:	4b31      	ldr	r3, [pc, #196]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005196:	4a30      	ldr	r2, [pc, #192]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800519c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800519e:	4b2e      	ldr	r3, [pc, #184]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a2:	4a2d      	ldr	r2, [pc, #180]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051a8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80051aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80051b0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80051b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051be:	d118      	bne.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c0:	f7fc feb8 	bl	8001f34 <HAL_GetTick>
 80051c4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051c8:	e00d      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051ca:	f7fc feb3 	bl	8001f34 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051d4:	1ad2      	subs	r2, r2, r3
 80051d6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80051da:	429a      	cmp	r2, r3
 80051dc:	d903      	bls.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80051e4:	e005      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0eb      	beq.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80051f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d129      	bne.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005202:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005206:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800520a:	d10e      	bne.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800520c:	4b12      	ldr	r3, [pc, #72]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005218:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800521c:	091a      	lsrs	r2, r3, #4
 800521e:	4b10      	ldr	r3, [pc, #64]	@ (8005260 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005220:	4013      	ands	r3, r2
 8005222:	4a0d      	ldr	r2, [pc, #52]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005224:	430b      	orrs	r3, r1
 8005226:	6113      	str	r3, [r2, #16]
 8005228:	e005      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800522a:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	4a0a      	ldr	r2, [pc, #40]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005230:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005234:	6113      	str	r3, [r2, #16]
 8005236:	4b08      	ldr	r3, [pc, #32]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005238:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800523a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005246:	4a04      	ldr	r2, [pc, #16]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005248:	430b      	orrs	r3, r1
 800524a:	6713      	str	r3, [r2, #112]	@ 0x70
 800524c:	e00e      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800524e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005256:	e009      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005258:	58024400 	.word	0x58024400
 800525c:	58024800 	.word	0x58024800
 8005260:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800526c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f002 0301 	and.w	r3, r2, #1
 8005278:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800527c:	2300      	movs	r3, #0
 800527e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005282:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005286:	460b      	mov	r3, r1
 8005288:	4313      	orrs	r3, r2
 800528a:	f000 8089 	beq.w	80053a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800528e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005292:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005294:	2b28      	cmp	r3, #40	@ 0x28
 8005296:	d86b      	bhi.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005298:	a201      	add	r2, pc, #4	@ (adr r2, 80052a0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800529a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800529e:	bf00      	nop
 80052a0:	08005379 	.word	0x08005379
 80052a4:	08005371 	.word	0x08005371
 80052a8:	08005371 	.word	0x08005371
 80052ac:	08005371 	.word	0x08005371
 80052b0:	08005371 	.word	0x08005371
 80052b4:	08005371 	.word	0x08005371
 80052b8:	08005371 	.word	0x08005371
 80052bc:	08005371 	.word	0x08005371
 80052c0:	08005345 	.word	0x08005345
 80052c4:	08005371 	.word	0x08005371
 80052c8:	08005371 	.word	0x08005371
 80052cc:	08005371 	.word	0x08005371
 80052d0:	08005371 	.word	0x08005371
 80052d4:	08005371 	.word	0x08005371
 80052d8:	08005371 	.word	0x08005371
 80052dc:	08005371 	.word	0x08005371
 80052e0:	0800535b 	.word	0x0800535b
 80052e4:	08005371 	.word	0x08005371
 80052e8:	08005371 	.word	0x08005371
 80052ec:	08005371 	.word	0x08005371
 80052f0:	08005371 	.word	0x08005371
 80052f4:	08005371 	.word	0x08005371
 80052f8:	08005371 	.word	0x08005371
 80052fc:	08005371 	.word	0x08005371
 8005300:	08005379 	.word	0x08005379
 8005304:	08005371 	.word	0x08005371
 8005308:	08005371 	.word	0x08005371
 800530c:	08005371 	.word	0x08005371
 8005310:	08005371 	.word	0x08005371
 8005314:	08005371 	.word	0x08005371
 8005318:	08005371 	.word	0x08005371
 800531c:	08005371 	.word	0x08005371
 8005320:	08005379 	.word	0x08005379
 8005324:	08005371 	.word	0x08005371
 8005328:	08005371 	.word	0x08005371
 800532c:	08005371 	.word	0x08005371
 8005330:	08005371 	.word	0x08005371
 8005334:	08005371 	.word	0x08005371
 8005338:	08005371 	.word	0x08005371
 800533c:	08005371 	.word	0x08005371
 8005340:	08005379 	.word	0x08005379
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005348:	3308      	adds	r3, #8
 800534a:	2101      	movs	r1, #1
 800534c:	4618      	mov	r0, r3
 800534e:	f000 ffc3 	bl	80062d8 <RCCEx_PLL2_Config>
 8005352:	4603      	mov	r3, r0
 8005354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005358:	e00f      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800535a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535e:	3328      	adds	r3, #40	@ 0x28
 8005360:	2101      	movs	r1, #1
 8005362:	4618      	mov	r0, r3
 8005364:	f001 f86a 	bl	800643c <RCCEx_PLL3_Config>
 8005368:	4603      	mov	r3, r0
 800536a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800536e:	e004      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005376:	e000      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10a      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005382:	4bbf      	ldr	r3, [pc, #764]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005386:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800538a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005390:	4abb      	ldr	r2, [pc, #748]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005392:	430b      	orrs	r3, r1
 8005394:	6553      	str	r3, [r2, #84]	@ 0x54
 8005396:	e003      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800539c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80053a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a8:	f002 0302 	and.w	r3, r2, #2
 80053ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053b0:	2300      	movs	r3, #0
 80053b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80053b6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80053ba:	460b      	mov	r3, r1
 80053bc:	4313      	orrs	r3, r2
 80053be:	d041      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80053c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053c6:	2b05      	cmp	r3, #5
 80053c8:	d824      	bhi.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80053ca:	a201      	add	r2, pc, #4	@ (adr r2, 80053d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80053cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d0:	0800541d 	.word	0x0800541d
 80053d4:	080053e9 	.word	0x080053e9
 80053d8:	080053ff 	.word	0x080053ff
 80053dc:	0800541d 	.word	0x0800541d
 80053e0:	0800541d 	.word	0x0800541d
 80053e4:	0800541d 	.word	0x0800541d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ec:	3308      	adds	r3, #8
 80053ee:	2101      	movs	r1, #1
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 ff71 	bl	80062d8 <RCCEx_PLL2_Config>
 80053f6:	4603      	mov	r3, r0
 80053f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80053fc:	e00f      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005402:	3328      	adds	r3, #40	@ 0x28
 8005404:	2101      	movs	r1, #1
 8005406:	4618      	mov	r0, r3
 8005408:	f001 f818 	bl	800643c <RCCEx_PLL3_Config>
 800540c:	4603      	mov	r3, r0
 800540e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005412:	e004      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800541a:	e000      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800541c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800541e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10a      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005426:	4b96      	ldr	r3, [pc, #600]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800542a:	f023 0107 	bic.w	r1, r3, #7
 800542e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005432:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005434:	4a92      	ldr	r2, [pc, #584]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005436:	430b      	orrs	r3, r1
 8005438:	6553      	str	r3, [r2, #84]	@ 0x54
 800543a:	e003      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800543c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005440:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	f002 0304 	and.w	r3, r2, #4
 8005450:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005454:	2300      	movs	r3, #0
 8005456:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800545a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800545e:	460b      	mov	r3, r1
 8005460:	4313      	orrs	r3, r2
 8005462:	d044      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800546c:	2b05      	cmp	r3, #5
 800546e:	d825      	bhi.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005470:	a201      	add	r2, pc, #4	@ (adr r2, 8005478 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005476:	bf00      	nop
 8005478:	080054c5 	.word	0x080054c5
 800547c:	08005491 	.word	0x08005491
 8005480:	080054a7 	.word	0x080054a7
 8005484:	080054c5 	.word	0x080054c5
 8005488:	080054c5 	.word	0x080054c5
 800548c:	080054c5 	.word	0x080054c5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005494:	3308      	adds	r3, #8
 8005496:	2101      	movs	r1, #1
 8005498:	4618      	mov	r0, r3
 800549a:	f000 ff1d 	bl	80062d8 <RCCEx_PLL2_Config>
 800549e:	4603      	mov	r3, r0
 80054a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80054a4:	e00f      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054aa:	3328      	adds	r3, #40	@ 0x28
 80054ac:	2101      	movs	r1, #1
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 ffc4 	bl	800643c <RCCEx_PLL3_Config>
 80054b4:	4603      	mov	r3, r0
 80054b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80054ba:	e004      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054c2:	e000      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80054c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10b      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054ce:	4b6c      	ldr	r3, [pc, #432]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d2:	f023 0107 	bic.w	r1, r3, #7
 80054d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054de:	4a68      	ldr	r2, [pc, #416]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054e0:	430b      	orrs	r3, r1
 80054e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80054e4:	e003      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	f002 0320 	and.w	r3, r2, #32
 80054fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054fe:	2300      	movs	r3, #0
 8005500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005504:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005508:	460b      	mov	r3, r1
 800550a:	4313      	orrs	r3, r2
 800550c:	d055      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800550e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005516:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800551a:	d033      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800551c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005520:	d82c      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005526:	d02f      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800552c:	d826      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800552e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005532:	d02b      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005534:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005538:	d820      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800553a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800553e:	d012      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005540:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005544:	d81a      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005546:	2b00      	cmp	r3, #0
 8005548:	d022      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800554a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800554e:	d115      	bne.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005554:	3308      	adds	r3, #8
 8005556:	2100      	movs	r1, #0
 8005558:	4618      	mov	r0, r3
 800555a:	f000 febd 	bl	80062d8 <RCCEx_PLL2_Config>
 800555e:	4603      	mov	r3, r0
 8005560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005564:	e015      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556a:	3328      	adds	r3, #40	@ 0x28
 800556c:	2102      	movs	r1, #2
 800556e:	4618      	mov	r0, r3
 8005570:	f000 ff64 	bl	800643c <RCCEx_PLL3_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800557a:	e00a      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005582:	e006      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005584:	bf00      	nop
 8005586:	e004      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005588:	bf00      	nop
 800558a:	e002      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800558c:	bf00      	nop
 800558e:	e000      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005590:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10b      	bne.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800559a:	4b39      	ldr	r3, [pc, #228]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800559c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80055a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055aa:	4a35      	ldr	r2, [pc, #212]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055ac:	430b      	orrs	r3, r1
 80055ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80055b0:	e003      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80055ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80055c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055ca:	2300      	movs	r3, #0
 80055cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80055d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80055d4:	460b      	mov	r3, r1
 80055d6:	4313      	orrs	r3, r2
 80055d8:	d058      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80055da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055e2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80055e6:	d033      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80055e8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80055ec:	d82c      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80055ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055f2:	d02f      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80055f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055f8:	d826      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80055fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055fe:	d02b      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005600:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005604:	d820      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005606:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800560a:	d012      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800560c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005610:	d81a      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d022      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800561a:	d115      	bne.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800561c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005620:	3308      	adds	r3, #8
 8005622:	2100      	movs	r1, #0
 8005624:	4618      	mov	r0, r3
 8005626:	f000 fe57 	bl	80062d8 <RCCEx_PLL2_Config>
 800562a:	4603      	mov	r3, r0
 800562c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005630:	e015      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005636:	3328      	adds	r3, #40	@ 0x28
 8005638:	2102      	movs	r1, #2
 800563a:	4618      	mov	r0, r3
 800563c:	f000 fefe 	bl	800643c <RCCEx_PLL3_Config>
 8005640:	4603      	mov	r3, r0
 8005642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005646:	e00a      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800564e:	e006      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005650:	bf00      	nop
 8005652:	e004      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005654:	bf00      	nop
 8005656:	e002      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005658:	bf00      	nop
 800565a:	e000      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800565c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800565e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10e      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005666:	4b06      	ldr	r3, [pc, #24]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800566a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800566e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005676:	4a02      	ldr	r2, [pc, #8]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005678:	430b      	orrs	r3, r1
 800567a:	6593      	str	r3, [r2, #88]	@ 0x58
 800567c:	e006      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800567e:	bf00      	nop
 8005680:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005688:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800568c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005694:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005698:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800569c:	2300      	movs	r3, #0
 800569e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056a2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80056a6:	460b      	mov	r3, r1
 80056a8:	4313      	orrs	r3, r2
 80056aa:	d055      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80056ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80056b4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80056b8:	d033      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80056ba:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80056be:	d82c      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056c4:	d02f      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80056c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056ca:	d826      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056cc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80056d0:	d02b      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80056d2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80056d6:	d820      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056dc:	d012      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80056de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056e2:	d81a      	bhi.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d022      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80056e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056ec:	d115      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f2:	3308      	adds	r3, #8
 80056f4:	2100      	movs	r1, #0
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fdee 	bl	80062d8 <RCCEx_PLL2_Config>
 80056fc:	4603      	mov	r3, r0
 80056fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005702:	e015      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005708:	3328      	adds	r3, #40	@ 0x28
 800570a:	2102      	movs	r1, #2
 800570c:	4618      	mov	r0, r3
 800570e:	f000 fe95 	bl	800643c <RCCEx_PLL3_Config>
 8005712:	4603      	mov	r3, r0
 8005714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005718:	e00a      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005720:	e006      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005722:	bf00      	nop
 8005724:	e004      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005726:	bf00      	nop
 8005728:	e002      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800572a:	bf00      	nop
 800572c:	e000      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800572e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005730:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005734:	2b00      	cmp	r3, #0
 8005736:	d10b      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005738:	4ba1      	ldr	r3, [pc, #644]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800573a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800573c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005744:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005748:	4a9d      	ldr	r2, [pc, #628]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800574a:	430b      	orrs	r3, r1
 800574c:	6593      	str	r3, [r2, #88]	@ 0x58
 800574e:	e003      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005754:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005760:	f002 0308 	and.w	r3, r2, #8
 8005764:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005768:	2300      	movs	r3, #0
 800576a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800576e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005772:	460b      	mov	r3, r1
 8005774:	4313      	orrs	r3, r2
 8005776:	d01e      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005784:	d10c      	bne.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578a:	3328      	adds	r3, #40	@ 0x28
 800578c:	2102      	movs	r1, #2
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fe54 	bl	800643c <RCCEx_PLL3_Config>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d002      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80057a0:	4b87      	ldr	r3, [pc, #540]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057b0:	4a83      	ldr	r2, [pc, #524]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057b2:	430b      	orrs	r3, r1
 80057b4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057be:	f002 0310 	and.w	r3, r2, #16
 80057c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057c6:	2300      	movs	r3, #0
 80057c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80057cc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80057d0:	460b      	mov	r3, r1
 80057d2:	4313      	orrs	r3, r2
 80057d4:	d01e      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80057d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e2:	d10c      	bne.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80057e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e8:	3328      	adds	r3, #40	@ 0x28
 80057ea:	2102      	movs	r1, #2
 80057ec:	4618      	mov	r0, r3
 80057ee:	f000 fe25 	bl	800643c <RCCEx_PLL3_Config>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d002      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057fe:	4b70      	ldr	r3, [pc, #448]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005802:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800580e:	4a6c      	ldr	r2, [pc, #432]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005810:	430b      	orrs	r3, r1
 8005812:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005820:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005824:	2300      	movs	r3, #0
 8005826:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800582a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800582e:	460b      	mov	r3, r1
 8005830:	4313      	orrs	r3, r2
 8005832:	d03e      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005838:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800583c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005840:	d022      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005842:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005846:	d81b      	bhi.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005848:	2b00      	cmp	r3, #0
 800584a:	d003      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800584c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005850:	d00b      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005852:	e015      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005858:	3308      	adds	r3, #8
 800585a:	2100      	movs	r1, #0
 800585c:	4618      	mov	r0, r3
 800585e:	f000 fd3b 	bl	80062d8 <RCCEx_PLL2_Config>
 8005862:	4603      	mov	r3, r0
 8005864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005868:	e00f      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800586a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586e:	3328      	adds	r3, #40	@ 0x28
 8005870:	2102      	movs	r1, #2
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fde2 	bl	800643c <RCCEx_PLL3_Config>
 8005878:	4603      	mov	r3, r0
 800587a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800587e:	e004      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005886:	e000      	b.n	800588a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800588a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10b      	bne.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005892:	4b4b      	ldr	r3, [pc, #300]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005896:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80058a2:	4a47      	ldr	r2, [pc, #284]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058a4:	430b      	orrs	r3, r1
 80058a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80058a8:	e003      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80058b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80058be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058c0:	2300      	movs	r3, #0
 80058c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80058c8:	460b      	mov	r3, r1
 80058ca:	4313      	orrs	r3, r2
 80058cc:	d03b      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80058ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058da:	d01f      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80058dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058e0:	d818      	bhi.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80058e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058e6:	d003      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80058e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058ec:	d007      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80058ee:	e011      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f0:	4b33      	ldr	r3, [pc, #204]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f4:	4a32      	ldr	r2, [pc, #200]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80058fc:	e00f      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005902:	3328      	adds	r3, #40	@ 0x28
 8005904:	2101      	movs	r1, #1
 8005906:	4618      	mov	r0, r3
 8005908:	f000 fd98 	bl	800643c <RCCEx_PLL3_Config>
 800590c:	4603      	mov	r3, r0
 800590e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005912:	e004      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800591a:	e000      	b.n	800591e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800591c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800591e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10b      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005926:	4b26      	ldr	r3, [pc, #152]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800592a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800592e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005936:	4a22      	ldr	r2, [pc, #136]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005938:	430b      	orrs	r3, r1
 800593a:	6553      	str	r3, [r2, #84]	@ 0x54
 800593c:	e003      	b.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005952:	673b      	str	r3, [r7, #112]	@ 0x70
 8005954:	2300      	movs	r3, #0
 8005956:	677b      	str	r3, [r7, #116]	@ 0x74
 8005958:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800595c:	460b      	mov	r3, r1
 800595e:	4313      	orrs	r3, r2
 8005960:	d034      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005968:	2b00      	cmp	r3, #0
 800596a:	d003      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800596c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005970:	d007      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005972:	e011      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005974:	4b12      	ldr	r3, [pc, #72]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005978:	4a11      	ldr	r2, [pc, #68]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800597a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800597e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005980:	e00e      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005986:	3308      	adds	r3, #8
 8005988:	2102      	movs	r1, #2
 800598a:	4618      	mov	r0, r3
 800598c:	f000 fca4 	bl	80062d8 <RCCEx_PLL2_Config>
 8005990:	4603      	mov	r3, r0
 8005992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005996:	e003      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800599e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10d      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80059a8:	4b05      	ldr	r3, [pc, #20]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ac:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80059b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059b6:	4a02      	ldr	r2, [pc, #8]	@ (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059b8:	430b      	orrs	r3, r1
 80059ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80059bc:	e006      	b.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80059be:	bf00      	nop
 80059c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80059cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80059d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059da:	2300      	movs	r3, #0
 80059dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059de:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80059e2:	460b      	mov	r3, r1
 80059e4:	4313      	orrs	r3, r2
 80059e6:	d00c      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80059e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ec:	3328      	adds	r3, #40	@ 0x28
 80059ee:	2102      	movs	r1, #2
 80059f0:	4618      	mov	r0, r3
 80059f2:	f000 fd23 	bl	800643c <RCCEx_PLL3_Config>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005a0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a10:	2300      	movs	r3, #0
 8005a12:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a14:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005a18:	460b      	mov	r3, r1
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	d038      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a2a:	d018      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005a2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a30:	d811      	bhi.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005a32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a36:	d014      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005a38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a3c:	d80b      	bhi.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d011      	beq.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005a42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a46:	d106      	bne.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a48:	4bc3      	ldr	r3, [pc, #780]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4c:	4ac2      	ldr	r2, [pc, #776]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005a54:	e008      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a5c:	e004      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005a5e:	bf00      	nop
 8005a60:	e002      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005a62:	bf00      	nop
 8005a64:	e000      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005a66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10b      	bne.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a70:	4bb9      	ldr	r3, [pc, #740]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a74:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a80:	4ab5      	ldr	r2, [pc, #724]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a82:	430b      	orrs	r3, r1
 8005a84:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a86:	e003      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005a9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005aa2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d009      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005aac:	4baa      	ldr	r3, [pc, #680]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ab0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005aba:	4aa7      	ldr	r2, [pc, #668]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005abc:	430b      	orrs	r3, r1
 8005abe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005acc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ace:	2300      	movs	r3, #0
 8005ad0:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ad2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	d00a      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005adc:	4b9e      	ldr	r3, [pc, #632]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005aec:	4a9a      	ldr	r2, [pc, #616]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005aee:	430b      	orrs	r3, r1
 8005af0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005afe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b00:	2300      	movs	r3, #0
 8005b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b04:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005b08:	460b      	mov	r3, r1
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	d009      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b0e:	4b92      	ldr	r3, [pc, #584]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b12:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b1c:	4a8e      	ldr	r2, [pc, #568]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b1e:	430b      	orrs	r3, r1
 8005b20:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005b2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b30:	2300      	movs	r3, #0
 8005b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b34:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	d00e      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b3e:	4b86      	ldr	r3, [pc, #536]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	4a85      	ldr	r2, [pc, #532]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b48:	6113      	str	r3, [r2, #16]
 8005b4a:	4b83      	ldr	r3, [pc, #524]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b4c:	6919      	ldr	r1, [r3, #16]
 8005b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b52:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005b56:	4a80      	ldr	r2, [pc, #512]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b58:	430b      	orrs	r3, r1
 8005b5a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b64:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005b68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b6e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005b72:	460b      	mov	r3, r1
 8005b74:	4313      	orrs	r3, r2
 8005b76:	d009      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005b78:	4b77      	ldr	r3, [pc, #476]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b7c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b86:	4a74      	ldr	r2, [pc, #464]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005b98:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b9e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	d00a      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005ba8:	4b6b      	ldr	r3, [pc, #428]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bac:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bb8:	4a67      	ldr	r2, [pc, #412]	@ (8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bba:	430b      	orrs	r3, r1
 8005bbc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	2100      	movs	r1, #0
 8005bc8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bd0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	d011      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bde:	3308      	adds	r3, #8
 8005be0:	2100      	movs	r1, #0
 8005be2:	4618      	mov	r0, r3
 8005be4:	f000 fb78 	bl	80062d8 <RCCEx_PLL2_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005bee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c06:	2100      	movs	r1, #0
 8005c08:	6239      	str	r1, [r7, #32]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c10:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005c14:	460b      	mov	r3, r1
 8005c16:	4313      	orrs	r3, r2
 8005c18:	d011      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c1e:	3308      	adds	r3, #8
 8005c20:	2101      	movs	r1, #1
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 fb58 	bl	80062d8 <RCCEx_PLL2_Config>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d003      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c46:	2100      	movs	r1, #0
 8005c48:	61b9      	str	r1, [r7, #24]
 8005c4a:	f003 0304 	and.w	r3, r3, #4
 8005c4e:	61fb      	str	r3, [r7, #28]
 8005c50:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005c54:	460b      	mov	r3, r1
 8005c56:	4313      	orrs	r3, r2
 8005c58:	d011      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5e:	3308      	adds	r3, #8
 8005c60:	2102      	movs	r1, #2
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 fb38 	bl	80062d8 <RCCEx_PLL2_Config>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	2100      	movs	r1, #0
 8005c88:	6139      	str	r1, [r7, #16]
 8005c8a:	f003 0308 	and.w	r3, r3, #8
 8005c8e:	617b      	str	r3, [r7, #20]
 8005c90:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005c94:	460b      	mov	r3, r1
 8005c96:	4313      	orrs	r3, r2
 8005c98:	d011      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9e:	3328      	adds	r3, #40	@ 0x28
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f000 fbca 	bl	800643c <RCCEx_PLL3_Config>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d003      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	f003 0310 	and.w	r3, r3, #16
 8005cce:	60fb      	str	r3, [r7, #12]
 8005cd0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	d011      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cde:	3328      	adds	r3, #40	@ 0x28
 8005ce0:	2101      	movs	r1, #1
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f000 fbaa 	bl	800643c <RCCEx_PLL3_Config>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d06:	2100      	movs	r1, #0
 8005d08:	6039      	str	r1, [r7, #0]
 8005d0a:	f003 0320 	and.w	r3, r3, #32
 8005d0e:	607b      	str	r3, [r7, #4]
 8005d10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005d14:	460b      	mov	r3, r1
 8005d16:	4313      	orrs	r3, r2
 8005d18:	d011      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1e:	3328      	adds	r3, #40	@ 0x28
 8005d20:	2102      	movs	r1, #2
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fb8a 	bl	800643c <RCCEx_PLL3_Config>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005d3e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005d46:	2300      	movs	r3, #0
 8005d48:	e000      	b.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005d52:	46bd      	mov	sp, r7
 8005d54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d58:	58024400 	.word	0x58024400

08005d5c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005d60:	f7fe fd96 	bl	8004890 <HAL_RCC_GetHCLKFreq>
 8005d64:	4602      	mov	r2, r0
 8005d66:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	091b      	lsrs	r3, r3, #4
 8005d6c:	f003 0307 	and.w	r3, r3, #7
 8005d70:	4904      	ldr	r1, [pc, #16]	@ (8005d84 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005d72:	5ccb      	ldrb	r3, [r1, r3]
 8005d74:	f003 031f 	and.w	r3, r3, #31
 8005d78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	58024400 	.word	0x58024400
 8005d84:	08008f50 	.word	0x08008f50

08005d88 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b089      	sub	sp, #36	@ 0x24
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d90:	4ba1      	ldr	r3, [pc, #644]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d94:	f003 0303 	and.w	r3, r3, #3
 8005d98:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005d9a:	4b9f      	ldr	r3, [pc, #636]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9e:	0b1b      	lsrs	r3, r3, #12
 8005da0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005da4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005da6:	4b9c      	ldr	r3, [pc, #624]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005daa:	091b      	lsrs	r3, r3, #4
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005db2:	4b99      	ldr	r3, [pc, #612]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db6:	08db      	lsrs	r3, r3, #3
 8005db8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	fb02 f303 	mul.w	r3, r2, r3
 8005dc2:	ee07 3a90 	vmov	s15, r3
 8005dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 8111 	beq.w	8005ff8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	f000 8083 	beq.w	8005ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	f200 80a1 	bhi.w	8005f28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d056      	beq.n	8005ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005df2:	e099      	b.n	8005f28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005df4:	4b88      	ldr	r3, [pc, #544]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0320 	and.w	r3, r3, #32
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d02d      	beq.n	8005e5c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e00:	4b85      	ldr	r3, [pc, #532]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	08db      	lsrs	r3, r3, #3
 8005e06:	f003 0303 	and.w	r3, r3, #3
 8005e0a:	4a84      	ldr	r2, [pc, #528]	@ (800601c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e10:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	ee07 3a90 	vmov	s15, r3
 8005e18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	ee07 3a90 	vmov	s15, r3
 8005e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e32:	ee07 3a90 	vmov	s15, r3
 8005e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006020 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005e5a:	e087      	b.n	8005f6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	ee07 3a90 	vmov	s15, r3
 8005e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006024 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005e6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e76:	ee07 3a90 	vmov	s15, r3
 8005e7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006020 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005e86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e9e:	e065      	b.n	8005f6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	ee07 3a90 	vmov	s15, r3
 8005ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eaa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006028 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005eae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eb2:	4b59      	ldr	r3, [pc, #356]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eba:	ee07 3a90 	vmov	s15, r3
 8005ebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ec2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ec6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006020 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005eca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ede:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ee2:	e043      	b.n	8005f6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	ee07 3a90 	vmov	s15, r3
 8005eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800602c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ef6:	4b48      	ldr	r3, [pc, #288]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005efe:	ee07 3a90 	vmov	s15, r3
 8005f02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f06:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006020 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f26:	e021      	b.n	8005f6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	ee07 3a90 	vmov	s15, r3
 8005f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006028 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005f36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f3a:	4b37      	ldr	r3, [pc, #220]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f42:	ee07 3a90 	vmov	s15, r3
 8005f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006020 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f6a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f70:	0a5b      	lsrs	r3, r3, #9
 8005f72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f76:	ee07 3a90 	vmov	s15, r3
 8005f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f86:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f92:	ee17 2a90 	vmov	r2, s15
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9e:	0c1b      	lsrs	r3, r3, #16
 8005fa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fa4:	ee07 3a90 	vmov	s15, r3
 8005fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fc0:	ee17 2a90 	vmov	r2, s15
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005fc8:	4b13      	ldr	r3, [pc, #76]	@ (8006018 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fcc:	0e1b      	lsrs	r3, r3, #24
 8005fce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fd2:	ee07 3a90 	vmov	s15, r3
 8005fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fe2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fee:	ee17 2a90 	vmov	r2, s15
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005ff6:	e008      	b.n	800600a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	609a      	str	r2, [r3, #8]
}
 800600a:	bf00      	nop
 800600c:	3724      	adds	r7, #36	@ 0x24
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	58024400 	.word	0x58024400
 800601c:	03d09000 	.word	0x03d09000
 8006020:	46000000 	.word	0x46000000
 8006024:	4c742400 	.word	0x4c742400
 8006028:	4a742400 	.word	0x4a742400
 800602c:	4af42400 	.word	0x4af42400

08006030 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006030:	b480      	push	{r7}
 8006032:	b089      	sub	sp, #36	@ 0x24
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006038:	4ba1      	ldr	r3, [pc, #644]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800603a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603c:	f003 0303 	and.w	r3, r3, #3
 8006040:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006042:	4b9f      	ldr	r3, [pc, #636]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006046:	0d1b      	lsrs	r3, r3, #20
 8006048:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800604c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800604e:	4b9c      	ldr	r3, [pc, #624]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006052:	0a1b      	lsrs	r3, r3, #8
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800605a:	4b99      	ldr	r3, [pc, #612]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800605c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800605e:	08db      	lsrs	r3, r3, #3
 8006060:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	fb02 f303 	mul.w	r3, r2, r3
 800606a:	ee07 3a90 	vmov	s15, r3
 800606e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006072:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2b00      	cmp	r3, #0
 800607a:	f000 8111 	beq.w	80062a0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	2b02      	cmp	r3, #2
 8006082:	f000 8083 	beq.w	800618c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	2b02      	cmp	r3, #2
 800608a:	f200 80a1 	bhi.w	80061d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d056      	beq.n	8006148 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800609a:	e099      	b.n	80061d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800609c:	4b88      	ldr	r3, [pc, #544]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0320 	and.w	r3, r3, #32
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d02d      	beq.n	8006104 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060a8:	4b85      	ldr	r3, [pc, #532]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	08db      	lsrs	r3, r3, #3
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	4a84      	ldr	r2, [pc, #528]	@ (80062c4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80060b4:	fa22 f303 	lsr.w	r3, r2, r3
 80060b8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	ee07 3a90 	vmov	s15, r3
 80060c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	ee07 3a90 	vmov	s15, r3
 80060ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060d2:	4b7b      	ldr	r3, [pc, #492]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060da:	ee07 3a90 	vmov	s15, r3
 80060de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80060e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80060ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006102:	e087      	b.n	8006214 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	ee07 3a90 	vmov	s15, r3
 800610a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800610e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062cc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006116:	4b6a      	ldr	r3, [pc, #424]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800611e:	ee07 3a90 	vmov	s15, r3
 8006122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006126:	ed97 6a03 	vldr	s12, [r7, #12]
 800612a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800612e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800613a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800613e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006142:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006146:	e065      	b.n	8006214 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	ee07 3a90 	vmov	s15, r3
 800614e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006152:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800615a:	4b59      	ldr	r3, [pc, #356]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800615c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800615e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006162:	ee07 3a90 	vmov	s15, r3
 8006166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800616a:	ed97 6a03 	vldr	s12, [r7, #12]
 800616e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800617a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800617e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006186:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800618a:	e043      	b.n	8006214 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	ee07 3a90 	vmov	s15, r3
 8006192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006196:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800619a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800619e:	4b48      	ldr	r3, [pc, #288]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061a6:	ee07 3a90 	vmov	s15, r3
 80061aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80061b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061ce:	e021      	b.n	8006214 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	ee07 3a90 	vmov	s15, r3
 80061d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80061de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061e2:	4b37      	ldr	r3, [pc, #220]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ea:	ee07 3a90 	vmov	s15, r3
 80061ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80061f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800620a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800620e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006212:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006214:	4b2a      	ldr	r3, [pc, #168]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006218:	0a5b      	lsrs	r3, r3, #9
 800621a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800621e:	ee07 3a90 	vmov	s15, r3
 8006222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006226:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800622a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800622e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006232:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800623a:	ee17 2a90 	vmov	r2, s15
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006242:	4b1f      	ldr	r3, [pc, #124]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006246:	0c1b      	lsrs	r3, r3, #16
 8006248:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800624c:	ee07 3a90 	vmov	s15, r3
 8006250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006254:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006258:	ee37 7a87 	vadd.f32	s14, s15, s14
 800625c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006264:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006268:	ee17 2a90 	vmov	r2, s15
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006270:	4b13      	ldr	r3, [pc, #76]	@ (80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006274:	0e1b      	lsrs	r3, r3, #24
 8006276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800627a:	ee07 3a90 	vmov	s15, r3
 800627e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006282:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006286:	ee37 7a87 	vadd.f32	s14, s15, s14
 800628a:	edd7 6a07 	vldr	s13, [r7, #28]
 800628e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006296:	ee17 2a90 	vmov	r2, s15
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800629e:	e008      	b.n	80062b2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	609a      	str	r2, [r3, #8]
}
 80062b2:	bf00      	nop
 80062b4:	3724      	adds	r7, #36	@ 0x24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	58024400 	.word	0x58024400
 80062c4:	03d09000 	.word	0x03d09000
 80062c8:	46000000 	.word	0x46000000
 80062cc:	4c742400 	.word	0x4c742400
 80062d0:	4a742400 	.word	0x4a742400
 80062d4:	4af42400 	.word	0x4af42400

080062d8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062e2:	2300      	movs	r3, #0
 80062e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062e6:	4b53      	ldr	r3, [pc, #332]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80062e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	2b03      	cmp	r3, #3
 80062f0:	d101      	bne.n	80062f6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e099      	b.n	800642a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80062f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a4e      	ldr	r2, [pc, #312]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80062fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006300:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006302:	f7fb fe17 	bl	8001f34 <HAL_GetTick>
 8006306:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006308:	e008      	b.n	800631c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800630a:	f7fb fe13 	bl	8001f34 <HAL_GetTick>
 800630e:	4602      	mov	r2, r0
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	2b02      	cmp	r3, #2
 8006316:	d901      	bls.n	800631c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006318:	2303      	movs	r3, #3
 800631a:	e086      	b.n	800642a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800631c:	4b45      	ldr	r3, [pc, #276]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1f0      	bne.n	800630a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006328:	4b42      	ldr	r3, [pc, #264]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 800632a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	031b      	lsls	r3, r3, #12
 8006336:	493f      	ldr	r1, [pc, #252]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 8006338:	4313      	orrs	r3, r2
 800633a:	628b      	str	r3, [r1, #40]	@ 0x28
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	3b01      	subs	r3, #1
 8006342:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	3b01      	subs	r3, #1
 800634c:	025b      	lsls	r3, r3, #9
 800634e:	b29b      	uxth	r3, r3
 8006350:	431a      	orrs	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	3b01      	subs	r3, #1
 8006358:	041b      	lsls	r3, r3, #16
 800635a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800635e:	431a      	orrs	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	3b01      	subs	r3, #1
 8006366:	061b      	lsls	r3, r3, #24
 8006368:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800636c:	4931      	ldr	r1, [pc, #196]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 800636e:	4313      	orrs	r3, r2
 8006370:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006372:	4b30      	ldr	r3, [pc, #192]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 8006374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006376:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	492d      	ldr	r1, [pc, #180]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 8006380:	4313      	orrs	r3, r2
 8006382:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006384:	4b2b      	ldr	r3, [pc, #172]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 8006386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006388:	f023 0220 	bic.w	r2, r3, #32
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	4928      	ldr	r1, [pc, #160]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 8006392:	4313      	orrs	r3, r2
 8006394:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006396:	4b27      	ldr	r3, [pc, #156]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 8006398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639a:	4a26      	ldr	r2, [pc, #152]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 800639c:	f023 0310 	bic.w	r3, r3, #16
 80063a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80063a2:	4b24      	ldr	r3, [pc, #144]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063a6:	4b24      	ldr	r3, [pc, #144]	@ (8006438 <RCCEx_PLL2_Config+0x160>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	69d2      	ldr	r2, [r2, #28]
 80063ae:	00d2      	lsls	r2, r2, #3
 80063b0:	4920      	ldr	r1, [pc, #128]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80063b6:	4b1f      	ldr	r3, [pc, #124]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063bc:	f043 0310 	orr.w	r3, r3, #16
 80063c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d106      	bne.n	80063d6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80063c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063cc:	4a19      	ldr	r2, [pc, #100]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063d4:	e00f      	b.n	80063f6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d106      	bne.n	80063ea <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80063dc:	4b15      	ldr	r3, [pc, #84]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e0:	4a14      	ldr	r2, [pc, #80]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063e8:	e005      	b.n	80063f6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80063ea:	4b12      	ldr	r3, [pc, #72]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ee:	4a11      	ldr	r2, [pc, #68]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80063f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a0e      	ldr	r2, [pc, #56]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 80063fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006400:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006402:	f7fb fd97 	bl	8001f34 <HAL_GetTick>
 8006406:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006408:	e008      	b.n	800641c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800640a:	f7fb fd93 	bl	8001f34 <HAL_GetTick>
 800640e:	4602      	mov	r2, r0
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	1ad3      	subs	r3, r2, r3
 8006414:	2b02      	cmp	r3, #2
 8006416:	d901      	bls.n	800641c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006418:	2303      	movs	r3, #3
 800641a:	e006      	b.n	800642a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800641c:	4b05      	ldr	r3, [pc, #20]	@ (8006434 <RCCEx_PLL2_Config+0x15c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d0f0      	beq.n	800640a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006428:	7bfb      	ldrb	r3, [r7, #15]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	58024400 	.word	0x58024400
 8006438:	ffff0007 	.word	0xffff0007

0800643c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006446:	2300      	movs	r3, #0
 8006448:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800644a:	4b53      	ldr	r3, [pc, #332]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800644c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644e:	f003 0303 	and.w	r3, r3, #3
 8006452:	2b03      	cmp	r3, #3
 8006454:	d101      	bne.n	800645a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e099      	b.n	800658e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800645a:	4b4f      	ldr	r3, [pc, #316]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a4e      	ldr	r2, [pc, #312]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006460:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006464:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006466:	f7fb fd65 	bl	8001f34 <HAL_GetTick>
 800646a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800646c:	e008      	b.n	8006480 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800646e:	f7fb fd61 	bl	8001f34 <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	2b02      	cmp	r3, #2
 800647a:	d901      	bls.n	8006480 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800647c:	2303      	movs	r3, #3
 800647e:	e086      	b.n	800658e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006480:	4b45      	ldr	r3, [pc, #276]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006488:	2b00      	cmp	r3, #0
 800648a:	d1f0      	bne.n	800646e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800648c:	4b42      	ldr	r3, [pc, #264]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800648e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006490:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	051b      	lsls	r3, r3, #20
 800649a:	493f      	ldr	r1, [pc, #252]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800649c:	4313      	orrs	r3, r2
 800649e:	628b      	str	r3, [r1, #40]	@ 0x28
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	3b01      	subs	r3, #1
 80064a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	3b01      	subs	r3, #1
 80064b0:	025b      	lsls	r3, r3, #9
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	431a      	orrs	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	3b01      	subs	r3, #1
 80064bc:	041b      	lsls	r3, r3, #16
 80064be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80064c2:	431a      	orrs	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	691b      	ldr	r3, [r3, #16]
 80064c8:	3b01      	subs	r3, #1
 80064ca:	061b      	lsls	r3, r3, #24
 80064cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80064d0:	4931      	ldr	r1, [pc, #196]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80064d6:	4b30      	ldr	r3, [pc, #192]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	492d      	ldr	r1, [pc, #180]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80064e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 80064ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ec:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	4928      	ldr	r1, [pc, #160]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80064fa:	4b27      	ldr	r3, [pc, #156]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 80064fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fe:	4a26      	ldr	r2, [pc, #152]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006504:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006506:	4b24      	ldr	r3, [pc, #144]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006508:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800650a:	4b24      	ldr	r3, [pc, #144]	@ (800659c <RCCEx_PLL3_Config+0x160>)
 800650c:	4013      	ands	r3, r2
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	69d2      	ldr	r2, [r2, #28]
 8006512:	00d2      	lsls	r2, r2, #3
 8006514:	4920      	ldr	r1, [pc, #128]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006516:	4313      	orrs	r3, r2
 8006518:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800651a:	4b1f      	ldr	r3, [pc, #124]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800651c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651e:	4a1e      	ldr	r2, [pc, #120]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006524:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d106      	bne.n	800653a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800652c:	4b1a      	ldr	r3, [pc, #104]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800652e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006530:	4a19      	ldr	r2, [pc, #100]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006532:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006536:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006538:	e00f      	b.n	800655a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d106      	bne.n	800654e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006540:	4b15      	ldr	r3, [pc, #84]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006544:	4a14      	ldr	r2, [pc, #80]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006546:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800654a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800654c:	e005      	b.n	800655a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800654e:	4b12      	ldr	r3, [pc, #72]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006552:	4a11      	ldr	r2, [pc, #68]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006554:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006558:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800655a:	4b0f      	ldr	r3, [pc, #60]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a0e      	ldr	r2, [pc, #56]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006564:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006566:	f7fb fce5 	bl	8001f34 <HAL_GetTick>
 800656a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800656c:	e008      	b.n	8006580 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800656e:	f7fb fce1 	bl	8001f34 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	2b02      	cmp	r3, #2
 800657a:	d901      	bls.n	8006580 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e006      	b.n	800658e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006580:	4b05      	ldr	r3, [pc, #20]	@ (8006598 <RCCEx_PLL3_Config+0x15c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0f0      	beq.n	800656e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800658c:	7bfb      	ldrb	r3, [r7, #15]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	58024400 	.word	0x58024400
 800659c:	ffff0007 	.word	0xffff0007

080065a0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e10f      	b.n	80067d2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a87      	ldr	r2, [pc, #540]	@ (80067dc <HAL_SPI_Init+0x23c>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d00f      	beq.n	80065e2 <HAL_SPI_Init+0x42>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a86      	ldr	r2, [pc, #536]	@ (80067e0 <HAL_SPI_Init+0x240>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d00a      	beq.n	80065e2 <HAL_SPI_Init+0x42>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a84      	ldr	r2, [pc, #528]	@ (80067e4 <HAL_SPI_Init+0x244>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d005      	beq.n	80065e2 <HAL_SPI_Init+0x42>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	2b0f      	cmp	r3, #15
 80065dc:	d901      	bls.n	80065e2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e0f7      	b.n	80067d2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fe2e 	bl	8007244 <SPI_GetPacketSize>
 80065e8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a7b      	ldr	r2, [pc, #492]	@ (80067dc <HAL_SPI_Init+0x23c>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d00c      	beq.n	800660e <HAL_SPI_Init+0x6e>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a79      	ldr	r2, [pc, #484]	@ (80067e0 <HAL_SPI_Init+0x240>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d007      	beq.n	800660e <HAL_SPI_Init+0x6e>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a78      	ldr	r2, [pc, #480]	@ (80067e4 <HAL_SPI_Init+0x244>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d002      	beq.n	800660e <HAL_SPI_Init+0x6e>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2b08      	cmp	r3, #8
 800660c:	d811      	bhi.n	8006632 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006612:	4a72      	ldr	r2, [pc, #456]	@ (80067dc <HAL_SPI_Init+0x23c>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d009      	beq.n	800662c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a70      	ldr	r2, [pc, #448]	@ (80067e0 <HAL_SPI_Init+0x240>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d004      	beq.n	800662c <HAL_SPI_Init+0x8c>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a6f      	ldr	r2, [pc, #444]	@ (80067e4 <HAL_SPI_Init+0x244>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d104      	bne.n	8006636 <HAL_SPI_Init+0x96>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2b10      	cmp	r3, #16
 8006630:	d901      	bls.n	8006636 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e0cd      	b.n	80067d2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800663c:	b2db      	uxtb	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d106      	bne.n	8006650 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7fa ff98 	bl	8001580 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2202      	movs	r2, #2
 8006654:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0201 	bic.w	r2, r2, #1
 8006666:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006672:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800667c:	d119      	bne.n	80066b2 <HAL_SPI_Init+0x112>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006686:	d103      	bne.n	8006690 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800668c:	2b00      	cmp	r3, #0
 800668e:	d008      	beq.n	80066a2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10c      	bne.n	80066b2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800669c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066a0:	d107      	bne.n	80066b2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066b0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00f      	beq.n	80066de <HAL_SPI_Init+0x13e>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	2b06      	cmp	r3, #6
 80066c4:	d90b      	bls.n	80066de <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	e007      	b.n	80066ee <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80066ec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	69da      	ldr	r2, [r3, #28]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f6:	431a      	orrs	r2, r3
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	431a      	orrs	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006700:	ea42 0103 	orr.w	r1, r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006718:	431a      	orrs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671e:	431a      	orrs	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	431a      	orrs	r2, r3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	431a      	orrs	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	695b      	ldr	r3, [r3, #20]
 8006730:	431a      	orrs	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	431a      	orrs	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	431a      	orrs	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	431a      	orrs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800674e:	ea42 0103 	orr.w	r1, r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d113      	bne.n	800678e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006778:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800678c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 0201 	bic.w	r2, r2, #1
 800679c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00a      	beq.n	80067c0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	40013000 	.word	0x40013000
 80067e0:	40003800 	.word	0x40003800
 80067e4:	40003c00 	.word	0x40003c00

080067e8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b088      	sub	sp, #32
 80067ec:	af02      	add	r7, sp, #8
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	603b      	str	r3, [r7, #0]
 80067f4:	4613      	mov	r3, r2
 80067f6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3320      	adds	r3, #32
 80067fe:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006800:	f7fb fb98 	bl	8001f34 <HAL_GetTick>
 8006804:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b01      	cmp	r3, #1
 8006810:	d001      	beq.n	8006816 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006812:	2302      	movs	r3, #2
 8006814:	e1d1      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d002      	beq.n	8006822 <HAL_SPI_Transmit+0x3a>
 800681c:	88fb      	ldrh	r3, [r7, #6]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e1c9      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800682c:	2b01      	cmp	r3, #1
 800682e:	d101      	bne.n	8006834 <HAL_SPI_Transmit+0x4c>
 8006830:	2302      	movs	r3, #2
 8006832:	e1c2      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2203      	movs	r2, #3
 8006840:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	88fa      	ldrh	r2, [r7, #6]
 8006856:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	88fa      	ldrh	r2, [r7, #6]
 800685e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800688c:	d108      	bne.n	80068a0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800689c:	601a      	str	r2, [r3, #0]
 800689e:	e009      	b.n	80068b4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80068b2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	4b96      	ldr	r3, [pc, #600]	@ (8006b14 <HAL_SPI_Transmit+0x32c>)
 80068bc:	4013      	ands	r3, r2
 80068be:	88f9      	ldrh	r1, [r7, #6]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	6812      	ldr	r2, [r2, #0]
 80068c4:	430b      	orrs	r3, r1
 80068c6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f042 0201 	orr.w	r2, r2, #1
 80068d6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068e0:	d107      	bne.n	80068f2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	2b0f      	cmp	r3, #15
 80068f8:	d947      	bls.n	800698a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80068fa:	e03f      	b.n	800697c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d114      	bne.n	8006934 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6812      	ldr	r2, [r2, #0]
 8006914:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800691a:	1d1a      	adds	r2, r3, #4
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006926:	b29b      	uxth	r3, r3
 8006928:	3b01      	subs	r3, #1
 800692a:	b29a      	uxth	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006932:	e023      	b.n	800697c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006934:	f7fb fafe 	bl	8001f34 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	683a      	ldr	r2, [r7, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d803      	bhi.n	800694c <HAL_SPI_Transmit+0x164>
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694a:	d102      	bne.n	8006952 <HAL_SPI_Transmit+0x16a>
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d114      	bne.n	800697c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 fba8 	bl	80070a8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800695e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006978:	2303      	movs	r3, #3
 800697a:	e11e      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006982:	b29b      	uxth	r3, r3
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1b9      	bne.n	80068fc <HAL_SPI_Transmit+0x114>
 8006988:	e0f1      	b.n	8006b6e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	2b07      	cmp	r3, #7
 8006990:	f240 80e6 	bls.w	8006b60 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006994:	e05d      	b.n	8006a52 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d132      	bne.n	8006a0a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d918      	bls.n	80069e2 <HAL_SPI_Transmit+0x1fa>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d014      	beq.n	80069e2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6812      	ldr	r2, [r2, #0]
 80069c2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069c8:	1d1a      	adds	r2, r3, #4
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	3b02      	subs	r3, #2
 80069d8:	b29a      	uxth	r2, r3
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80069e0:	e037      	b.n	8006a52 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069e6:	881a      	ldrh	r2, [r3, #0]
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f0:	1c9a      	adds	r2, r3, #2
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006a08:	e023      	b.n	8006a52 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a0a:	f7fb fa93 	bl	8001f34 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	683a      	ldr	r2, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d803      	bhi.n	8006a22 <HAL_SPI_Transmit+0x23a>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a20:	d102      	bne.n	8006a28 <HAL_SPI_Transmit+0x240>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d114      	bne.n	8006a52 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fb3d 	bl	80070a8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e0b3      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d19b      	bne.n	8006996 <HAL_SPI_Transmit+0x1ae>
 8006a5e:	e086      	b.n	8006b6e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d154      	bne.n	8006b18 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b03      	cmp	r3, #3
 8006a78:	d918      	bls.n	8006aac <HAL_SPI_Transmit+0x2c4>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a7e:	2b40      	cmp	r3, #64	@ 0x40
 8006a80:	d914      	bls.n	8006aac <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	6812      	ldr	r2, [r2, #0]
 8006a8c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a92:	1d1a      	adds	r2, r3, #4
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	3b04      	subs	r3, #4
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006aaa:	e059      	b.n	8006b60 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d917      	bls.n	8006ae8 <HAL_SPI_Transmit+0x300>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d013      	beq.n	8006ae8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ac4:	881a      	ldrh	r2, [r3, #0]
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ace:	1c9a      	adds	r2, r3, #2
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b02      	subs	r3, #2
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006ae6:	e03b      	b.n	8006b60 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3320      	adds	r3, #32
 8006af2:	7812      	ldrb	r2, [r2, #0]
 8006af4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006afa:	1c5a      	adds	r2, r3, #1
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	3b01      	subs	r3, #1
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006b12:	e025      	b.n	8006b60 <HAL_SPI_Transmit+0x378>
 8006b14:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b18:	f7fb fa0c 	bl	8001f34 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d803      	bhi.n	8006b30 <HAL_SPI_Transmit+0x348>
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2e:	d102      	bne.n	8006b36 <HAL_SPI_Transmit+0x34e>
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d114      	bne.n	8006b60 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f000 fab6 	bl	80070a8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b42:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e02c      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f47f af79 	bne.w	8006a60 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	2200      	movs	r2, #0
 8006b76:	2108      	movs	r1, #8
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 fb35 	bl	80071e8 <SPI_WaitOnFlagUntilTimeout>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d007      	beq.n	8006b94 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b8a:	f043 0220 	orr.w	r2, r3, #32
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 fa87 	bl	80070a8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e000      	b.n	8006bba <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
  }
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3718      	adds	r7, #24
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop

08006bc4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b088      	sub	sp, #32
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	603b      	str	r3, [r7, #0]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd8:	095b      	lsrs	r3, r3, #5
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	3301      	adds	r3, #1
 8006bde:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	3330      	adds	r3, #48	@ 0x30
 8006be6:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006be8:	f7fb f9a4 	bl	8001f34 <HAL_GetTick>
 8006bec:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d001      	beq.n	8006bfe <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	e250      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <HAL_SPI_Receive+0x46>
 8006c04:	88fb      	ldrh	r3, [r7, #6]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e248      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d101      	bne.n	8006c1c <HAL_SPI_Receive+0x58>
 8006c18:	2302      	movs	r3, #2
 8006c1a:	e241      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2204      	movs	r2, #4
 8006c28:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	88fa      	ldrh	r2, [r7, #6]
 8006c3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	88fa      	ldrh	r2, [r7, #6]
 8006c46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006c74:	d108      	bne.n	8006c88 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c84:	601a      	str	r2, [r3, #0]
 8006c86:	e009      	b.n	8006c9c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006c9a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	4b95      	ldr	r3, [pc, #596]	@ (8006ef8 <HAL_SPI_Receive+0x334>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	88f9      	ldrh	r1, [r7, #6]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	6812      	ldr	r2, [r2, #0]
 8006cac:	430b      	orrs	r3, r1
 8006cae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f042 0201 	orr.w	r2, r2, #1
 8006cbe:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006cc8:	d107      	bne.n	8006cda <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cd8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	2b0f      	cmp	r3, #15
 8006ce0:	d96c      	bls.n	8006dbc <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006ce2:	e064      	b.n	8006dae <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	695b      	ldr	r3, [r3, #20]
 8006cea:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	695b      	ldr	r3, [r3, #20]
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d114      	bne.n	8006d24 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d02:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006d04:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d0a:	1d1a      	adds	r2, r3, #4
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	b29a      	uxth	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006d22:	e044      	b.n	8006dae <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	8bfa      	ldrh	r2, [r7, #30]
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d919      	bls.n	8006d66 <HAL_SPI_Receive+0x1a2>
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d014      	beq.n	8006d66 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006d46:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d4c:	1d1a      	adds	r2, r3, #4
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	3b01      	subs	r3, #1
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006d64:	e023      	b.n	8006dae <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d66:	f7fb f8e5 	bl	8001f34 <HAL_GetTick>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	683a      	ldr	r2, [r7, #0]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d803      	bhi.n	8006d7e <HAL_SPI_Receive+0x1ba>
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7c:	d102      	bne.n	8006d84 <HAL_SPI_Receive+0x1c0>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d114      	bne.n	8006dae <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 f98f 	bl	80070a8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e178      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d194      	bne.n	8006ce4 <HAL_SPI_Receive+0x120>
 8006dba:	e15e      	b.n	800707a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	2b07      	cmp	r3, #7
 8006dc2:	f240 8153 	bls.w	800706c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006dc6:	e08f      	b.n	8006ee8 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d114      	bne.n	8006e08 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006de2:	69ba      	ldr	r2, [r7, #24]
 8006de4:	8812      	ldrh	r2, [r2, #0]
 8006de6:	b292      	uxth	r2, r2
 8006de8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dee:	1c9a      	adds	r2, r3, #2
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006e06:	e06f      	b.n	8006ee8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	8bfa      	ldrh	r2, [r7, #30]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d924      	bls.n	8006e60 <HAL_SPI_Receive+0x29c>
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d01f      	beq.n	8006e60 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e24:	69ba      	ldr	r2, [r7, #24]
 8006e26:	8812      	ldrh	r2, [r2, #0]
 8006e28:	b292      	uxth	r2, r2
 8006e2a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e30:	1c9a      	adds	r2, r3, #2
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e3a:	69ba      	ldr	r2, [r7, #24]
 8006e3c:	8812      	ldrh	r2, [r2, #0]
 8006e3e:	b292      	uxth	r2, r2
 8006e40:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e46:	1c9a      	adds	r2, r3, #2
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b02      	subs	r3, #2
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006e5e:	e043      	b.n	8006ee8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d119      	bne.n	8006ea0 <HAL_SPI_Receive+0x2dc>
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d014      	beq.n	8006ea0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e7a:	69ba      	ldr	r2, [r7, #24]
 8006e7c:	8812      	ldrh	r2, [r2, #0]
 8006e7e:	b292      	uxth	r2, r2
 8006e80:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e86:	1c9a      	adds	r2, r3, #2
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	3b01      	subs	r3, #1
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006e9e:	e023      	b.n	8006ee8 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ea0:	f7fb f848 	bl	8001f34 <HAL_GetTick>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	683a      	ldr	r2, [r7, #0]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d803      	bhi.n	8006eb8 <HAL_SPI_Receive+0x2f4>
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb6:	d102      	bne.n	8006ebe <HAL_SPI_Receive+0x2fa>
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d114      	bne.n	8006ee8 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f000 f8f2 	bl	80070a8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006eca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e0db      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f47f af69 	bne.w	8006dc8 <HAL_SPI_Receive+0x204>
 8006ef6:	e0c0      	b.n	800707a <HAL_SPI_Receive+0x4b6>
 8006ef8:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	695b      	ldr	r3, [r3, #20]
 8006f02:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d117      	bne.n	8006f42 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f1e:	7812      	ldrb	r2, [r2, #0]
 8006f20:	b2d2      	uxtb	r2, r2
 8006f22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	3b01      	subs	r3, #1
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006f40:	e094      	b.n	800706c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	8bfa      	ldrh	r2, [r7, #30]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d946      	bls.n	8006fde <HAL_SPI_Receive+0x41a>
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d041      	beq.n	8006fde <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f66:	7812      	ldrb	r2, [r2, #0]
 8006f68:	b2d2      	uxtb	r2, r2
 8006f6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f82:	7812      	ldrb	r2, [r2, #0]
 8006f84:	b2d2      	uxtb	r2, r2
 8006f86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f8c:	1c5a      	adds	r2, r3, #1
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f9e:	7812      	ldrb	r2, [r2, #0]
 8006fa0:	b2d2      	uxtb	r2, r2
 8006fa2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fba:	7812      	ldrb	r2, [r2, #0]
 8006fbc:	b2d2      	uxtb	r2, r2
 8006fbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fc4:	1c5a      	adds	r2, r3, #1
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	3b04      	subs	r3, #4
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006fdc:	e046      	b.n	800706c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	2b03      	cmp	r3, #3
 8006fe8:	d81c      	bhi.n	8007024 <HAL_SPI_Receive+0x460>
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d017      	beq.n	8007024 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007000:	7812      	ldrb	r2, [r2, #0]
 8007002:	b2d2      	uxtb	r2, r2
 8007004:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800700a:	1c5a      	adds	r2, r3, #1
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007016:	b29b      	uxth	r3, r3
 8007018:	3b01      	subs	r3, #1
 800701a:	b29a      	uxth	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007022:	e023      	b.n	800706c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007024:	f7fa ff86 	bl	8001f34 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d803      	bhi.n	800703c <HAL_SPI_Receive+0x478>
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703a:	d102      	bne.n	8007042 <HAL_SPI_Receive+0x47e>
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d114      	bne.n	800706c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f000 f830 	bl	80070a8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800704e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007068:	2303      	movs	r3, #3
 800706a:	e019      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007072:	b29b      	uxth	r3, r3
 8007074:	2b00      	cmp	r3, #0
 8007076:	f47f af41 	bne.w	8006efc <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f000 f814 	bl	80070a8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e000      	b.n	80070a0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800709e:	2300      	movs	r3, #0
  }
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3720      	adds	r7, #32
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699a      	ldr	r2, [r3, #24]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f042 0208 	orr.w	r2, r2, #8
 80070c6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	699a      	ldr	r2, [r3, #24]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0210 	orr.w	r2, r2, #16
 80070d6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f022 0201 	bic.w	r2, r2, #1
 80070e6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6919      	ldr	r1, [r3, #16]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	4b3c      	ldr	r3, [pc, #240]	@ (80071e4 <SPI_CloseTransfer+0x13c>)
 80070f4:	400b      	ands	r3, r1
 80070f6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689a      	ldr	r2, [r3, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007106:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800710e:	b2db      	uxtb	r3, r3
 8007110:	2b04      	cmp	r3, #4
 8007112:	d014      	beq.n	800713e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00f      	beq.n	800713e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007124:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	699a      	ldr	r2, [r3, #24]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f042 0220 	orr.w	r2, r2, #32
 800713c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b03      	cmp	r3, #3
 8007148:	d014      	beq.n	8007174 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00f      	beq.n	8007174 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800715a:	f043 0204 	orr.w	r2, r3, #4
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	699a      	ldr	r2, [r3, #24]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007172:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00f      	beq.n	800719e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007184:	f043 0201 	orr.w	r2, r3, #1
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	699a      	ldr	r2, [r3, #24]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800719c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00f      	beq.n	80071c8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ae:	f043 0208 	orr.w	r2, r3, #8
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	699a      	ldr	r2, [r3, #24]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071c6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80071d8:	bf00      	nop
 80071da:	3714      	adds	r7, #20
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr
 80071e4:	fffffc90 	.word	0xfffffc90

080071e8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	603b      	str	r3, [r7, #0]
 80071f4:	4613      	mov	r3, r2
 80071f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80071f8:	e010      	b.n	800721c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071fa:	f7fa fe9b 	bl	8001f34 <HAL_GetTick>
 80071fe:	4602      	mov	r2, r0
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	429a      	cmp	r2, r3
 8007208:	d803      	bhi.n	8007212 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007210:	d102      	bne.n	8007218 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d101      	bne.n	800721c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e00f      	b.n	800723c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	695a      	ldr	r2, [r3, #20]
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	4013      	ands	r3, r2
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	429a      	cmp	r2, r3
 800722a:	bf0c      	ite	eq
 800722c:	2301      	moveq	r3, #1
 800722e:	2300      	movne	r3, #0
 8007230:	b2db      	uxtb	r3, r3
 8007232:	461a      	mov	r2, r3
 8007234:	79fb      	ldrb	r3, [r7, #7]
 8007236:	429a      	cmp	r2, r3
 8007238:	d0df      	beq.n	80071fa <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007250:	095b      	lsrs	r3, r3, #5
 8007252:	3301      	adds	r3, #1
 8007254:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	3301      	adds	r3, #1
 800725c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	3307      	adds	r3, #7
 8007262:	08db      	lsrs	r3, r3, #3
 8007264:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	fb02 f303 	mul.w	r3, r2, r3
}
 800726e:	4618      	mov	r0, r3
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b082      	sub	sp, #8
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d101      	bne.n	800728c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e042      	b.n	8007312 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007292:	2b00      	cmp	r3, #0
 8007294:	d106      	bne.n	80072a4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 f83b 	bl	800731a <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2224      	movs	r2, #36	@ 0x24
 80072a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 0201 	bic.w	r2, r2, #1
 80072ba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 fef1 	bl	80080ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f986 	bl	80075dc <UART_SetConfig>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d101      	bne.n	80072da <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e01b      	b.n	8007312 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	685a      	ldr	r2, [r3, #4]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	689a      	ldr	r2, [r3, #8]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072f8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f042 0201 	orr.w	r2, r2, #1
 8007308:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 ff70 	bl	80081f0 <UART_CheckIdleState>
 8007310:	4603      	mov	r3, r0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007322:	bf00      	nop
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr

0800732e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b08a      	sub	sp, #40	@ 0x28
 8007332:	af02      	add	r7, sp, #8
 8007334:	60f8      	str	r0, [r7, #12]
 8007336:	60b9      	str	r1, [r7, #8]
 8007338:	603b      	str	r3, [r7, #0]
 800733a:	4613      	mov	r3, r2
 800733c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007344:	2b20      	cmp	r3, #32
 8007346:	d17b      	bne.n	8007440 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d002      	beq.n	8007354 <HAL_UART_Transmit+0x26>
 800734e:	88fb      	ldrh	r3, [r7, #6]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d101      	bne.n	8007358 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e074      	b.n	8007442 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2221      	movs	r2, #33	@ 0x21
 8007364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007368:	f7fa fde4 	bl	8001f34 <HAL_GetTick>
 800736c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	88fa      	ldrh	r2, [r7, #6]
 8007372:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	88fa      	ldrh	r2, [r7, #6]
 800737a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007386:	d108      	bne.n	800739a <HAL_UART_Transmit+0x6c>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d104      	bne.n	800739a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007390:	2300      	movs	r3, #0
 8007392:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	61bb      	str	r3, [r7, #24]
 8007398:	e003      	b.n	80073a2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800739e:	2300      	movs	r3, #0
 80073a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073a2:	e030      	b.n	8007406 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	9300      	str	r3, [sp, #0]
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2200      	movs	r2, #0
 80073ac:	2180      	movs	r1, #128	@ 0x80
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 ffc8 	bl	8008344 <UART_WaitOnFlagUntilTimeout>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d005      	beq.n	80073c6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2220      	movs	r2, #32
 80073be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80073c2:	2303      	movs	r3, #3
 80073c4:	e03d      	b.n	8007442 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10b      	bne.n	80073e4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	881b      	ldrh	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073da:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	3302      	adds	r3, #2
 80073e0:	61bb      	str	r3, [r7, #24]
 80073e2:	e007      	b.n	80073f4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	781a      	ldrb	r2, [r3, #0]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	3301      	adds	r3, #1
 80073f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	3b01      	subs	r3, #1
 80073fe:	b29a      	uxth	r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800740c:	b29b      	uxth	r3, r3
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1c8      	bne.n	80073a4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	2200      	movs	r2, #0
 800741a:	2140      	movs	r1, #64	@ 0x40
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f000 ff91 	bl	8008344 <UART_WaitOnFlagUntilTimeout>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d005      	beq.n	8007434 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e006      	b.n	8007442 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2220      	movs	r2, #32
 8007438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800743c:	2300      	movs	r3, #0
 800743e:	e000      	b.n	8007442 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007440:	2302      	movs	r3, #2
  }
}
 8007442:	4618      	mov	r0, r3
 8007444:	3720      	adds	r7, #32
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}

0800744a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800744a:	b580      	push	{r7, lr}
 800744c:	b08a      	sub	sp, #40	@ 0x28
 800744e:	af02      	add	r7, sp, #8
 8007450:	60f8      	str	r0, [r7, #12]
 8007452:	60b9      	str	r1, [r7, #8]
 8007454:	603b      	str	r3, [r7, #0]
 8007456:	4613      	mov	r3, r2
 8007458:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007460:	2b20      	cmp	r3, #32
 8007462:	f040 80b5 	bne.w	80075d0 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <HAL_UART_Receive+0x28>
 800746c:	88fb      	ldrh	r3, [r7, #6]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e0ad      	b.n	80075d2 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2222      	movs	r2, #34	@ 0x22
 8007482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800748c:	f7fa fd52 	bl	8001f34 <HAL_GetTick>
 8007490:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	88fa      	ldrh	r2, [r7, #6]
 8007496:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	88fa      	ldrh	r2, [r7, #6]
 800749e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074aa:	d10e      	bne.n	80074ca <HAL_UART_Receive+0x80>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d105      	bne.n	80074c0 <HAL_UART_Receive+0x76>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80074ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80074be:	e02d      	b.n	800751c <HAL_UART_Receive+0xd2>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	22ff      	movs	r2, #255	@ 0xff
 80074c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80074c8:	e028      	b.n	800751c <HAL_UART_Receive+0xd2>
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d10d      	bne.n	80074ee <HAL_UART_Receive+0xa4>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d104      	bne.n	80074e4 <HAL_UART_Receive+0x9a>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	22ff      	movs	r2, #255	@ 0xff
 80074de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80074e2:	e01b      	b.n	800751c <HAL_UART_Receive+0xd2>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	227f      	movs	r2, #127	@ 0x7f
 80074e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80074ec:	e016      	b.n	800751c <HAL_UART_Receive+0xd2>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074f6:	d10d      	bne.n	8007514 <HAL_UART_Receive+0xca>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d104      	bne.n	800750a <HAL_UART_Receive+0xc0>
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	227f      	movs	r2, #127	@ 0x7f
 8007504:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007508:	e008      	b.n	800751c <HAL_UART_Receive+0xd2>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	223f      	movs	r2, #63	@ 0x3f
 800750e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007512:	e003      	b.n	800751c <HAL_UART_Receive+0xd2>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007522:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800752c:	d108      	bne.n	8007540 <HAL_UART_Receive+0xf6>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d104      	bne.n	8007540 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007536:	2300      	movs	r3, #0
 8007538:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	61bb      	str	r3, [r7, #24]
 800753e:	e003      	b.n	8007548 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007544:	2300      	movs	r3, #0
 8007546:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007548:	e036      	b.n	80075b8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	2200      	movs	r2, #0
 8007552:	2120      	movs	r1, #32
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 fef5 	bl	8008344 <UART_WaitOnFlagUntilTimeout>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d005      	beq.n	800756c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2220      	movs	r2, #32
 8007564:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	e032      	b.n	80075d2 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d10c      	bne.n	800758c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007578:	b29a      	uxth	r2, r3
 800757a:	8a7b      	ldrh	r3, [r7, #18]
 800757c:	4013      	ands	r3, r2
 800757e:	b29a      	uxth	r2, r3
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	3302      	adds	r3, #2
 8007588:	61bb      	str	r3, [r7, #24]
 800758a:	e00c      	b.n	80075a6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007592:	b2da      	uxtb	r2, r3
 8007594:	8a7b      	ldrh	r3, [r7, #18]
 8007596:	b2db      	uxtb	r3, r3
 8007598:	4013      	ands	r3, r2
 800759a:	b2da      	uxtb	r2, r3
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	3301      	adds	r3, #1
 80075a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	3b01      	subs	r3, #1
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075be:	b29b      	uxth	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1c2      	bne.n	800754a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2220      	movs	r2, #32
 80075c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	e000      	b.n	80075d2 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80075d0:	2302      	movs	r3, #2
  }
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3720      	adds	r7, #32
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
	...

080075dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075e0:	b092      	sub	sp, #72	@ 0x48
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	689a      	ldr	r2, [r3, #8]
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	431a      	orrs	r2, r3
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	431a      	orrs	r2, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	69db      	ldr	r3, [r3, #28]
 8007600:	4313      	orrs	r3, r2
 8007602:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	4bbe      	ldr	r3, [pc, #760]	@ (8007904 <UART_SetConfig+0x328>)
 800760c:	4013      	ands	r3, r2
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	6812      	ldr	r2, [r2, #0]
 8007612:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007614:	430b      	orrs	r3, r1
 8007616:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4ab3      	ldr	r2, [pc, #716]	@ (8007908 <UART_SetConfig+0x32c>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d004      	beq.n	8007648 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	6a1b      	ldr	r3, [r3, #32]
 8007642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007644:	4313      	orrs	r3, r2
 8007646:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	4baf      	ldr	r3, [pc, #700]	@ (800790c <UART_SetConfig+0x330>)
 8007650:	4013      	ands	r3, r2
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	6812      	ldr	r2, [r2, #0]
 8007656:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007658:	430b      	orrs	r3, r1
 800765a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007662:	f023 010f 	bic.w	r1, r3, #15
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4aa6      	ldr	r2, [pc, #664]	@ (8007910 <UART_SetConfig+0x334>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d177      	bne.n	800776c <UART_SetConfig+0x190>
 800767c:	4ba5      	ldr	r3, [pc, #660]	@ (8007914 <UART_SetConfig+0x338>)
 800767e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007680:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007684:	2b28      	cmp	r3, #40	@ 0x28
 8007686:	d86d      	bhi.n	8007764 <UART_SetConfig+0x188>
 8007688:	a201      	add	r2, pc, #4	@ (adr r2, 8007690 <UART_SetConfig+0xb4>)
 800768a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800768e:	bf00      	nop
 8007690:	08007735 	.word	0x08007735
 8007694:	08007765 	.word	0x08007765
 8007698:	08007765 	.word	0x08007765
 800769c:	08007765 	.word	0x08007765
 80076a0:	08007765 	.word	0x08007765
 80076a4:	08007765 	.word	0x08007765
 80076a8:	08007765 	.word	0x08007765
 80076ac:	08007765 	.word	0x08007765
 80076b0:	0800773d 	.word	0x0800773d
 80076b4:	08007765 	.word	0x08007765
 80076b8:	08007765 	.word	0x08007765
 80076bc:	08007765 	.word	0x08007765
 80076c0:	08007765 	.word	0x08007765
 80076c4:	08007765 	.word	0x08007765
 80076c8:	08007765 	.word	0x08007765
 80076cc:	08007765 	.word	0x08007765
 80076d0:	08007745 	.word	0x08007745
 80076d4:	08007765 	.word	0x08007765
 80076d8:	08007765 	.word	0x08007765
 80076dc:	08007765 	.word	0x08007765
 80076e0:	08007765 	.word	0x08007765
 80076e4:	08007765 	.word	0x08007765
 80076e8:	08007765 	.word	0x08007765
 80076ec:	08007765 	.word	0x08007765
 80076f0:	0800774d 	.word	0x0800774d
 80076f4:	08007765 	.word	0x08007765
 80076f8:	08007765 	.word	0x08007765
 80076fc:	08007765 	.word	0x08007765
 8007700:	08007765 	.word	0x08007765
 8007704:	08007765 	.word	0x08007765
 8007708:	08007765 	.word	0x08007765
 800770c:	08007765 	.word	0x08007765
 8007710:	08007755 	.word	0x08007755
 8007714:	08007765 	.word	0x08007765
 8007718:	08007765 	.word	0x08007765
 800771c:	08007765 	.word	0x08007765
 8007720:	08007765 	.word	0x08007765
 8007724:	08007765 	.word	0x08007765
 8007728:	08007765 	.word	0x08007765
 800772c:	08007765 	.word	0x08007765
 8007730:	0800775d 	.word	0x0800775d
 8007734:	2301      	movs	r3, #1
 8007736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800773a:	e222      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800773c:	2304      	movs	r3, #4
 800773e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007742:	e21e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007744:	2308      	movs	r3, #8
 8007746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800774a:	e21a      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800774c:	2310      	movs	r3, #16
 800774e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007752:	e216      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007754:	2320      	movs	r3, #32
 8007756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800775a:	e212      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800775c:	2340      	movs	r3, #64	@ 0x40
 800775e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007762:	e20e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007764:	2380      	movs	r3, #128	@ 0x80
 8007766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800776a:	e20a      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a69      	ldr	r2, [pc, #420]	@ (8007918 <UART_SetConfig+0x33c>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d130      	bne.n	80077d8 <UART_SetConfig+0x1fc>
 8007776:	4b67      	ldr	r3, [pc, #412]	@ (8007914 <UART_SetConfig+0x338>)
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	f003 0307 	and.w	r3, r3, #7
 800777e:	2b05      	cmp	r3, #5
 8007780:	d826      	bhi.n	80077d0 <UART_SetConfig+0x1f4>
 8007782:	a201      	add	r2, pc, #4	@ (adr r2, 8007788 <UART_SetConfig+0x1ac>)
 8007784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007788:	080077a1 	.word	0x080077a1
 800778c:	080077a9 	.word	0x080077a9
 8007790:	080077b1 	.word	0x080077b1
 8007794:	080077b9 	.word	0x080077b9
 8007798:	080077c1 	.word	0x080077c1
 800779c:	080077c9 	.word	0x080077c9
 80077a0:	2300      	movs	r3, #0
 80077a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077a6:	e1ec      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077a8:	2304      	movs	r3, #4
 80077aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ae:	e1e8      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077b0:	2308      	movs	r3, #8
 80077b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077b6:	e1e4      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077b8:	2310      	movs	r3, #16
 80077ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077be:	e1e0      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077c0:	2320      	movs	r3, #32
 80077c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077c6:	e1dc      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077c8:	2340      	movs	r3, #64	@ 0x40
 80077ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ce:	e1d8      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077d0:	2380      	movs	r3, #128	@ 0x80
 80077d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d6:	e1d4      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a4f      	ldr	r2, [pc, #316]	@ (800791c <UART_SetConfig+0x340>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d130      	bne.n	8007844 <UART_SetConfig+0x268>
 80077e2:	4b4c      	ldr	r3, [pc, #304]	@ (8007914 <UART_SetConfig+0x338>)
 80077e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	2b05      	cmp	r3, #5
 80077ec:	d826      	bhi.n	800783c <UART_SetConfig+0x260>
 80077ee:	a201      	add	r2, pc, #4	@ (adr r2, 80077f4 <UART_SetConfig+0x218>)
 80077f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f4:	0800780d 	.word	0x0800780d
 80077f8:	08007815 	.word	0x08007815
 80077fc:	0800781d 	.word	0x0800781d
 8007800:	08007825 	.word	0x08007825
 8007804:	0800782d 	.word	0x0800782d
 8007808:	08007835 	.word	0x08007835
 800780c:	2300      	movs	r3, #0
 800780e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007812:	e1b6      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007814:	2304      	movs	r3, #4
 8007816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800781a:	e1b2      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800781c:	2308      	movs	r3, #8
 800781e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007822:	e1ae      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007824:	2310      	movs	r3, #16
 8007826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800782a:	e1aa      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800782c:	2320      	movs	r3, #32
 800782e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007832:	e1a6      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007834:	2340      	movs	r3, #64	@ 0x40
 8007836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800783a:	e1a2      	b.n	8007b82 <UART_SetConfig+0x5a6>
 800783c:	2380      	movs	r3, #128	@ 0x80
 800783e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007842:	e19e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a35      	ldr	r2, [pc, #212]	@ (8007920 <UART_SetConfig+0x344>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d130      	bne.n	80078b0 <UART_SetConfig+0x2d4>
 800784e:	4b31      	ldr	r3, [pc, #196]	@ (8007914 <UART_SetConfig+0x338>)
 8007850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	2b05      	cmp	r3, #5
 8007858:	d826      	bhi.n	80078a8 <UART_SetConfig+0x2cc>
 800785a:	a201      	add	r2, pc, #4	@ (adr r2, 8007860 <UART_SetConfig+0x284>)
 800785c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007860:	08007879 	.word	0x08007879
 8007864:	08007881 	.word	0x08007881
 8007868:	08007889 	.word	0x08007889
 800786c:	08007891 	.word	0x08007891
 8007870:	08007899 	.word	0x08007899
 8007874:	080078a1 	.word	0x080078a1
 8007878:	2300      	movs	r3, #0
 800787a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800787e:	e180      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007880:	2304      	movs	r3, #4
 8007882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007886:	e17c      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007888:	2308      	movs	r3, #8
 800788a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800788e:	e178      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007890:	2310      	movs	r3, #16
 8007892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007896:	e174      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007898:	2320      	movs	r3, #32
 800789a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800789e:	e170      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80078a0:	2340      	movs	r3, #64	@ 0x40
 80078a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078a6:	e16c      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80078a8:	2380      	movs	r3, #128	@ 0x80
 80078aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ae:	e168      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007924 <UART_SetConfig+0x348>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d142      	bne.n	8007940 <UART_SetConfig+0x364>
 80078ba:	4b16      	ldr	r3, [pc, #88]	@ (8007914 <UART_SetConfig+0x338>)
 80078bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078be:	f003 0307 	and.w	r3, r3, #7
 80078c2:	2b05      	cmp	r3, #5
 80078c4:	d838      	bhi.n	8007938 <UART_SetConfig+0x35c>
 80078c6:	a201      	add	r2, pc, #4	@ (adr r2, 80078cc <UART_SetConfig+0x2f0>)
 80078c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078cc:	080078e5 	.word	0x080078e5
 80078d0:	080078ed 	.word	0x080078ed
 80078d4:	080078f5 	.word	0x080078f5
 80078d8:	080078fd 	.word	0x080078fd
 80078dc:	08007929 	.word	0x08007929
 80078e0:	08007931 	.word	0x08007931
 80078e4:	2300      	movs	r3, #0
 80078e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ea:	e14a      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80078ec:	2304      	movs	r3, #4
 80078ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078f2:	e146      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80078f4:	2308      	movs	r3, #8
 80078f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078fa:	e142      	b.n	8007b82 <UART_SetConfig+0x5a6>
 80078fc:	2310      	movs	r3, #16
 80078fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007902:	e13e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007904:	cfff69f3 	.word	0xcfff69f3
 8007908:	58000c00 	.word	0x58000c00
 800790c:	11fff4ff 	.word	0x11fff4ff
 8007910:	40011000 	.word	0x40011000
 8007914:	58024400 	.word	0x58024400
 8007918:	40004400 	.word	0x40004400
 800791c:	40004800 	.word	0x40004800
 8007920:	40004c00 	.word	0x40004c00
 8007924:	40005000 	.word	0x40005000
 8007928:	2320      	movs	r3, #32
 800792a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800792e:	e128      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007930:	2340      	movs	r3, #64	@ 0x40
 8007932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007936:	e124      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007938:	2380      	movs	r3, #128	@ 0x80
 800793a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800793e:	e120      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4acb      	ldr	r2, [pc, #812]	@ (8007c74 <UART_SetConfig+0x698>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d176      	bne.n	8007a38 <UART_SetConfig+0x45c>
 800794a:	4bcb      	ldr	r3, [pc, #812]	@ (8007c78 <UART_SetConfig+0x69c>)
 800794c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800794e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007952:	2b28      	cmp	r3, #40	@ 0x28
 8007954:	d86c      	bhi.n	8007a30 <UART_SetConfig+0x454>
 8007956:	a201      	add	r2, pc, #4	@ (adr r2, 800795c <UART_SetConfig+0x380>)
 8007958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800795c:	08007a01 	.word	0x08007a01
 8007960:	08007a31 	.word	0x08007a31
 8007964:	08007a31 	.word	0x08007a31
 8007968:	08007a31 	.word	0x08007a31
 800796c:	08007a31 	.word	0x08007a31
 8007970:	08007a31 	.word	0x08007a31
 8007974:	08007a31 	.word	0x08007a31
 8007978:	08007a31 	.word	0x08007a31
 800797c:	08007a09 	.word	0x08007a09
 8007980:	08007a31 	.word	0x08007a31
 8007984:	08007a31 	.word	0x08007a31
 8007988:	08007a31 	.word	0x08007a31
 800798c:	08007a31 	.word	0x08007a31
 8007990:	08007a31 	.word	0x08007a31
 8007994:	08007a31 	.word	0x08007a31
 8007998:	08007a31 	.word	0x08007a31
 800799c:	08007a11 	.word	0x08007a11
 80079a0:	08007a31 	.word	0x08007a31
 80079a4:	08007a31 	.word	0x08007a31
 80079a8:	08007a31 	.word	0x08007a31
 80079ac:	08007a31 	.word	0x08007a31
 80079b0:	08007a31 	.word	0x08007a31
 80079b4:	08007a31 	.word	0x08007a31
 80079b8:	08007a31 	.word	0x08007a31
 80079bc:	08007a19 	.word	0x08007a19
 80079c0:	08007a31 	.word	0x08007a31
 80079c4:	08007a31 	.word	0x08007a31
 80079c8:	08007a31 	.word	0x08007a31
 80079cc:	08007a31 	.word	0x08007a31
 80079d0:	08007a31 	.word	0x08007a31
 80079d4:	08007a31 	.word	0x08007a31
 80079d8:	08007a31 	.word	0x08007a31
 80079dc:	08007a21 	.word	0x08007a21
 80079e0:	08007a31 	.word	0x08007a31
 80079e4:	08007a31 	.word	0x08007a31
 80079e8:	08007a31 	.word	0x08007a31
 80079ec:	08007a31 	.word	0x08007a31
 80079f0:	08007a31 	.word	0x08007a31
 80079f4:	08007a31 	.word	0x08007a31
 80079f8:	08007a31 	.word	0x08007a31
 80079fc:	08007a29 	.word	0x08007a29
 8007a00:	2301      	movs	r3, #1
 8007a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a06:	e0bc      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a08:	2304      	movs	r3, #4
 8007a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a0e:	e0b8      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a10:	2308      	movs	r3, #8
 8007a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a16:	e0b4      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a18:	2310      	movs	r3, #16
 8007a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1e:	e0b0      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a20:	2320      	movs	r3, #32
 8007a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a26:	e0ac      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a28:	2340      	movs	r3, #64	@ 0x40
 8007a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a2e:	e0a8      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a30:	2380      	movs	r3, #128	@ 0x80
 8007a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a36:	e0a4      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a8f      	ldr	r2, [pc, #572]	@ (8007c7c <UART_SetConfig+0x6a0>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d130      	bne.n	8007aa4 <UART_SetConfig+0x4c8>
 8007a42:	4b8d      	ldr	r3, [pc, #564]	@ (8007c78 <UART_SetConfig+0x69c>)
 8007a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	2b05      	cmp	r3, #5
 8007a4c:	d826      	bhi.n	8007a9c <UART_SetConfig+0x4c0>
 8007a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a54 <UART_SetConfig+0x478>)
 8007a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a54:	08007a6d 	.word	0x08007a6d
 8007a58:	08007a75 	.word	0x08007a75
 8007a5c:	08007a7d 	.word	0x08007a7d
 8007a60:	08007a85 	.word	0x08007a85
 8007a64:	08007a8d 	.word	0x08007a8d
 8007a68:	08007a95 	.word	0x08007a95
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a72:	e086      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a74:	2304      	movs	r3, #4
 8007a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a7a:	e082      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a7c:	2308      	movs	r3, #8
 8007a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a82:	e07e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a84:	2310      	movs	r3, #16
 8007a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a8a:	e07a      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a8c:	2320      	movs	r3, #32
 8007a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a92:	e076      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a94:	2340      	movs	r3, #64	@ 0x40
 8007a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a9a:	e072      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007a9c:	2380      	movs	r3, #128	@ 0x80
 8007a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aa2:	e06e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a75      	ldr	r2, [pc, #468]	@ (8007c80 <UART_SetConfig+0x6a4>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d130      	bne.n	8007b10 <UART_SetConfig+0x534>
 8007aae:	4b72      	ldr	r3, [pc, #456]	@ (8007c78 <UART_SetConfig+0x69c>)
 8007ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ab2:	f003 0307 	and.w	r3, r3, #7
 8007ab6:	2b05      	cmp	r3, #5
 8007ab8:	d826      	bhi.n	8007b08 <UART_SetConfig+0x52c>
 8007aba:	a201      	add	r2, pc, #4	@ (adr r2, 8007ac0 <UART_SetConfig+0x4e4>)
 8007abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac0:	08007ad9 	.word	0x08007ad9
 8007ac4:	08007ae1 	.word	0x08007ae1
 8007ac8:	08007ae9 	.word	0x08007ae9
 8007acc:	08007af1 	.word	0x08007af1
 8007ad0:	08007af9 	.word	0x08007af9
 8007ad4:	08007b01 	.word	0x08007b01
 8007ad8:	2300      	movs	r3, #0
 8007ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ade:	e050      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007ae0:	2304      	movs	r3, #4
 8007ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ae6:	e04c      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007ae8:	2308      	movs	r3, #8
 8007aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aee:	e048      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007af0:	2310      	movs	r3, #16
 8007af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007af6:	e044      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007af8:	2320      	movs	r3, #32
 8007afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007afe:	e040      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b00:	2340      	movs	r3, #64	@ 0x40
 8007b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b06:	e03c      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b08:	2380      	movs	r3, #128	@ 0x80
 8007b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0e:	e038      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a5b      	ldr	r2, [pc, #364]	@ (8007c84 <UART_SetConfig+0x6a8>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d130      	bne.n	8007b7c <UART_SetConfig+0x5a0>
 8007b1a:	4b57      	ldr	r3, [pc, #348]	@ (8007c78 <UART_SetConfig+0x69c>)
 8007b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b1e:	f003 0307 	and.w	r3, r3, #7
 8007b22:	2b05      	cmp	r3, #5
 8007b24:	d826      	bhi.n	8007b74 <UART_SetConfig+0x598>
 8007b26:	a201      	add	r2, pc, #4	@ (adr r2, 8007b2c <UART_SetConfig+0x550>)
 8007b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2c:	08007b45 	.word	0x08007b45
 8007b30:	08007b4d 	.word	0x08007b4d
 8007b34:	08007b55 	.word	0x08007b55
 8007b38:	08007b5d 	.word	0x08007b5d
 8007b3c:	08007b65 	.word	0x08007b65
 8007b40:	08007b6d 	.word	0x08007b6d
 8007b44:	2302      	movs	r3, #2
 8007b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b4a:	e01a      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b4c:	2304      	movs	r3, #4
 8007b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b52:	e016      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b54:	2308      	movs	r3, #8
 8007b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b5a:	e012      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b5c:	2310      	movs	r3, #16
 8007b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b62:	e00e      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b64:	2320      	movs	r3, #32
 8007b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b6a:	e00a      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b6c:	2340      	movs	r3, #64	@ 0x40
 8007b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b72:	e006      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b74:	2380      	movs	r3, #128	@ 0x80
 8007b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b7a:	e002      	b.n	8007b82 <UART_SetConfig+0x5a6>
 8007b7c:	2380      	movs	r3, #128	@ 0x80
 8007b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a3f      	ldr	r2, [pc, #252]	@ (8007c84 <UART_SetConfig+0x6a8>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	f040 80f8 	bne.w	8007d7e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b8e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b92:	2b20      	cmp	r3, #32
 8007b94:	dc46      	bgt.n	8007c24 <UART_SetConfig+0x648>
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	f2c0 8082 	blt.w	8007ca0 <UART_SetConfig+0x6c4>
 8007b9c:	3b02      	subs	r3, #2
 8007b9e:	2b1e      	cmp	r3, #30
 8007ba0:	d87e      	bhi.n	8007ca0 <UART_SetConfig+0x6c4>
 8007ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ba8 <UART_SetConfig+0x5cc>)
 8007ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba8:	08007c2b 	.word	0x08007c2b
 8007bac:	08007ca1 	.word	0x08007ca1
 8007bb0:	08007c33 	.word	0x08007c33
 8007bb4:	08007ca1 	.word	0x08007ca1
 8007bb8:	08007ca1 	.word	0x08007ca1
 8007bbc:	08007ca1 	.word	0x08007ca1
 8007bc0:	08007c43 	.word	0x08007c43
 8007bc4:	08007ca1 	.word	0x08007ca1
 8007bc8:	08007ca1 	.word	0x08007ca1
 8007bcc:	08007ca1 	.word	0x08007ca1
 8007bd0:	08007ca1 	.word	0x08007ca1
 8007bd4:	08007ca1 	.word	0x08007ca1
 8007bd8:	08007ca1 	.word	0x08007ca1
 8007bdc:	08007ca1 	.word	0x08007ca1
 8007be0:	08007c53 	.word	0x08007c53
 8007be4:	08007ca1 	.word	0x08007ca1
 8007be8:	08007ca1 	.word	0x08007ca1
 8007bec:	08007ca1 	.word	0x08007ca1
 8007bf0:	08007ca1 	.word	0x08007ca1
 8007bf4:	08007ca1 	.word	0x08007ca1
 8007bf8:	08007ca1 	.word	0x08007ca1
 8007bfc:	08007ca1 	.word	0x08007ca1
 8007c00:	08007ca1 	.word	0x08007ca1
 8007c04:	08007ca1 	.word	0x08007ca1
 8007c08:	08007ca1 	.word	0x08007ca1
 8007c0c:	08007ca1 	.word	0x08007ca1
 8007c10:	08007ca1 	.word	0x08007ca1
 8007c14:	08007ca1 	.word	0x08007ca1
 8007c18:	08007ca1 	.word	0x08007ca1
 8007c1c:	08007ca1 	.word	0x08007ca1
 8007c20:	08007c93 	.word	0x08007c93
 8007c24:	2b40      	cmp	r3, #64	@ 0x40
 8007c26:	d037      	beq.n	8007c98 <UART_SetConfig+0x6bc>
 8007c28:	e03a      	b.n	8007ca0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007c2a:	f7fe f897 	bl	8005d5c <HAL_RCCEx_GetD3PCLK1Freq>
 8007c2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007c30:	e03c      	b.n	8007cac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c36:	4618      	mov	r0, r3
 8007c38:	f7fe f8a6 	bl	8005d88 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c40:	e034      	b.n	8007cac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c42:	f107 0318 	add.w	r3, r7, #24
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7fe f9f2 	bl	8006030 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c50:	e02c      	b.n	8007cac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c52:	4b09      	ldr	r3, [pc, #36]	@ (8007c78 <UART_SetConfig+0x69c>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0320 	and.w	r3, r3, #32
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d016      	beq.n	8007c8c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c5e:	4b06      	ldr	r3, [pc, #24]	@ (8007c78 <UART_SetConfig+0x69c>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	08db      	lsrs	r3, r3, #3
 8007c64:	f003 0303 	and.w	r3, r3, #3
 8007c68:	4a07      	ldr	r2, [pc, #28]	@ (8007c88 <UART_SetConfig+0x6ac>)
 8007c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c70:	e01c      	b.n	8007cac <UART_SetConfig+0x6d0>
 8007c72:	bf00      	nop
 8007c74:	40011400 	.word	0x40011400
 8007c78:	58024400 	.word	0x58024400
 8007c7c:	40007800 	.word	0x40007800
 8007c80:	40007c00 	.word	0x40007c00
 8007c84:	58000c00 	.word	0x58000c00
 8007c88:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007c8c:	4b9d      	ldr	r3, [pc, #628]	@ (8007f04 <UART_SetConfig+0x928>)
 8007c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c90:	e00c      	b.n	8007cac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c92:	4b9d      	ldr	r3, [pc, #628]	@ (8007f08 <UART_SetConfig+0x92c>)
 8007c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c96:	e009      	b.n	8007cac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c9e:	e005      	b.n	8007cac <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007caa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f000 81de 	beq.w	8008070 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb8:	4a94      	ldr	r2, [pc, #592]	@ (8007f0c <UART_SetConfig+0x930>)
 8007cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007cc6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	685a      	ldr	r2, [r3, #4]
 8007ccc:	4613      	mov	r3, r2
 8007cce:	005b      	lsls	r3, r3, #1
 8007cd0:	4413      	add	r3, r2
 8007cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d305      	bcc.n	8007ce4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d903      	bls.n	8007cec <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007cea:	e1c1      	b.n	8008070 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cee:	2200      	movs	r2, #0
 8007cf0:	60bb      	str	r3, [r7, #8]
 8007cf2:	60fa      	str	r2, [r7, #12]
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf8:	4a84      	ldr	r2, [pc, #528]	@ (8007f0c <UART_SetConfig+0x930>)
 8007cfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	2200      	movs	r2, #0
 8007d02:	603b      	str	r3, [r7, #0]
 8007d04:	607a      	str	r2, [r7, #4]
 8007d06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007d0e:	f7f8 fb3f 	bl	8000390 <__aeabi_uldivmod>
 8007d12:	4602      	mov	r2, r0
 8007d14:	460b      	mov	r3, r1
 8007d16:	4610      	mov	r0, r2
 8007d18:	4619      	mov	r1, r3
 8007d1a:	f04f 0200 	mov.w	r2, #0
 8007d1e:	f04f 0300 	mov.w	r3, #0
 8007d22:	020b      	lsls	r3, r1, #8
 8007d24:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007d28:	0202      	lsls	r2, r0, #8
 8007d2a:	6979      	ldr	r1, [r7, #20]
 8007d2c:	6849      	ldr	r1, [r1, #4]
 8007d2e:	0849      	lsrs	r1, r1, #1
 8007d30:	2000      	movs	r0, #0
 8007d32:	460c      	mov	r4, r1
 8007d34:	4605      	mov	r5, r0
 8007d36:	eb12 0804 	adds.w	r8, r2, r4
 8007d3a:	eb43 0905 	adc.w	r9, r3, r5
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	469a      	mov	sl, r3
 8007d46:	4693      	mov	fp, r2
 8007d48:	4652      	mov	r2, sl
 8007d4a:	465b      	mov	r3, fp
 8007d4c:	4640      	mov	r0, r8
 8007d4e:	4649      	mov	r1, r9
 8007d50:	f7f8 fb1e 	bl	8000390 <__aeabi_uldivmod>
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	4613      	mov	r3, r2
 8007d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d62:	d308      	bcc.n	8007d76 <UART_SetConfig+0x79a>
 8007d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d6a:	d204      	bcs.n	8007d76 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d72:	60da      	str	r2, [r3, #12]
 8007d74:	e17c      	b.n	8008070 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007d7c:	e178      	b.n	8008070 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	69db      	ldr	r3, [r3, #28]
 8007d82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d86:	f040 80c5 	bne.w	8007f14 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007d8a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007d8e:	2b20      	cmp	r3, #32
 8007d90:	dc48      	bgt.n	8007e24 <UART_SetConfig+0x848>
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	db7b      	blt.n	8007e8e <UART_SetConfig+0x8b2>
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d879      	bhi.n	8007e8e <UART_SetConfig+0x8b2>
 8007d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8007da0 <UART_SetConfig+0x7c4>)
 8007d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da0:	08007e2b 	.word	0x08007e2b
 8007da4:	08007e33 	.word	0x08007e33
 8007da8:	08007e8f 	.word	0x08007e8f
 8007dac:	08007e8f 	.word	0x08007e8f
 8007db0:	08007e3b 	.word	0x08007e3b
 8007db4:	08007e8f 	.word	0x08007e8f
 8007db8:	08007e8f 	.word	0x08007e8f
 8007dbc:	08007e8f 	.word	0x08007e8f
 8007dc0:	08007e4b 	.word	0x08007e4b
 8007dc4:	08007e8f 	.word	0x08007e8f
 8007dc8:	08007e8f 	.word	0x08007e8f
 8007dcc:	08007e8f 	.word	0x08007e8f
 8007dd0:	08007e8f 	.word	0x08007e8f
 8007dd4:	08007e8f 	.word	0x08007e8f
 8007dd8:	08007e8f 	.word	0x08007e8f
 8007ddc:	08007e8f 	.word	0x08007e8f
 8007de0:	08007e5b 	.word	0x08007e5b
 8007de4:	08007e8f 	.word	0x08007e8f
 8007de8:	08007e8f 	.word	0x08007e8f
 8007dec:	08007e8f 	.word	0x08007e8f
 8007df0:	08007e8f 	.word	0x08007e8f
 8007df4:	08007e8f 	.word	0x08007e8f
 8007df8:	08007e8f 	.word	0x08007e8f
 8007dfc:	08007e8f 	.word	0x08007e8f
 8007e00:	08007e8f 	.word	0x08007e8f
 8007e04:	08007e8f 	.word	0x08007e8f
 8007e08:	08007e8f 	.word	0x08007e8f
 8007e0c:	08007e8f 	.word	0x08007e8f
 8007e10:	08007e8f 	.word	0x08007e8f
 8007e14:	08007e8f 	.word	0x08007e8f
 8007e18:	08007e8f 	.word	0x08007e8f
 8007e1c:	08007e8f 	.word	0x08007e8f
 8007e20:	08007e81 	.word	0x08007e81
 8007e24:	2b40      	cmp	r3, #64	@ 0x40
 8007e26:	d02e      	beq.n	8007e86 <UART_SetConfig+0x8aa>
 8007e28:	e031      	b.n	8007e8e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e2a:	f7fc fd61 	bl	80048f0 <HAL_RCC_GetPCLK1Freq>
 8007e2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e30:	e033      	b.n	8007e9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e32:	f7fc fd73 	bl	800491c <HAL_RCC_GetPCLK2Freq>
 8007e36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e38:	e02f      	b.n	8007e9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fd ffa2 	bl	8005d88 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e48:	e027      	b.n	8007e9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e4a:	f107 0318 	add.w	r3, r7, #24
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f7fe f8ee 	bl	8006030 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e58:	e01f      	b.n	8007e9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e5a:	4b2d      	ldr	r3, [pc, #180]	@ (8007f10 <UART_SetConfig+0x934>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f003 0320 	and.w	r3, r3, #32
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d009      	beq.n	8007e7a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e66:	4b2a      	ldr	r3, [pc, #168]	@ (8007f10 <UART_SetConfig+0x934>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	08db      	lsrs	r3, r3, #3
 8007e6c:	f003 0303 	and.w	r3, r3, #3
 8007e70:	4a24      	ldr	r2, [pc, #144]	@ (8007f04 <UART_SetConfig+0x928>)
 8007e72:	fa22 f303 	lsr.w	r3, r2, r3
 8007e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e78:	e00f      	b.n	8007e9a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007e7a:	4b22      	ldr	r3, [pc, #136]	@ (8007f04 <UART_SetConfig+0x928>)
 8007e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e7e:	e00c      	b.n	8007e9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e80:	4b21      	ldr	r3, [pc, #132]	@ (8007f08 <UART_SetConfig+0x92c>)
 8007e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e84:	e009      	b.n	8007e9a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e8c:	e005      	b.n	8007e9a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007e98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f000 80e7 	beq.w	8008070 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea6:	4a19      	ldr	r2, [pc, #100]	@ (8007f0c <UART_SetConfig+0x930>)
 8007ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eac:	461a      	mov	r2, r3
 8007eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eb4:	005a      	lsls	r2, r3, #1
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	085b      	lsrs	r3, r3, #1
 8007ebc:	441a      	add	r2, r3
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eca:	2b0f      	cmp	r3, #15
 8007ecc:	d916      	bls.n	8007efc <UART_SetConfig+0x920>
 8007ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ed4:	d212      	bcs.n	8007efc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	f023 030f 	bic.w	r3, r3, #15
 8007ede:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ee2:	085b      	lsrs	r3, r3, #1
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	f003 0307 	and.w	r3, r3, #7
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007ef8:	60da      	str	r2, [r3, #12]
 8007efa:	e0b9      	b.n	8008070 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007f02:	e0b5      	b.n	8008070 <UART_SetConfig+0xa94>
 8007f04:	03d09000 	.word	0x03d09000
 8007f08:	003d0900 	.word	0x003d0900
 8007f0c:	08008f7c 	.word	0x08008f7c
 8007f10:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f14:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007f18:	2b20      	cmp	r3, #32
 8007f1a:	dc49      	bgt.n	8007fb0 <UART_SetConfig+0x9d4>
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	db7c      	blt.n	800801a <UART_SetConfig+0xa3e>
 8007f20:	2b20      	cmp	r3, #32
 8007f22:	d87a      	bhi.n	800801a <UART_SetConfig+0xa3e>
 8007f24:	a201      	add	r2, pc, #4	@ (adr r2, 8007f2c <UART_SetConfig+0x950>)
 8007f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f2a:	bf00      	nop
 8007f2c:	08007fb7 	.word	0x08007fb7
 8007f30:	08007fbf 	.word	0x08007fbf
 8007f34:	0800801b 	.word	0x0800801b
 8007f38:	0800801b 	.word	0x0800801b
 8007f3c:	08007fc7 	.word	0x08007fc7
 8007f40:	0800801b 	.word	0x0800801b
 8007f44:	0800801b 	.word	0x0800801b
 8007f48:	0800801b 	.word	0x0800801b
 8007f4c:	08007fd7 	.word	0x08007fd7
 8007f50:	0800801b 	.word	0x0800801b
 8007f54:	0800801b 	.word	0x0800801b
 8007f58:	0800801b 	.word	0x0800801b
 8007f5c:	0800801b 	.word	0x0800801b
 8007f60:	0800801b 	.word	0x0800801b
 8007f64:	0800801b 	.word	0x0800801b
 8007f68:	0800801b 	.word	0x0800801b
 8007f6c:	08007fe7 	.word	0x08007fe7
 8007f70:	0800801b 	.word	0x0800801b
 8007f74:	0800801b 	.word	0x0800801b
 8007f78:	0800801b 	.word	0x0800801b
 8007f7c:	0800801b 	.word	0x0800801b
 8007f80:	0800801b 	.word	0x0800801b
 8007f84:	0800801b 	.word	0x0800801b
 8007f88:	0800801b 	.word	0x0800801b
 8007f8c:	0800801b 	.word	0x0800801b
 8007f90:	0800801b 	.word	0x0800801b
 8007f94:	0800801b 	.word	0x0800801b
 8007f98:	0800801b 	.word	0x0800801b
 8007f9c:	0800801b 	.word	0x0800801b
 8007fa0:	0800801b 	.word	0x0800801b
 8007fa4:	0800801b 	.word	0x0800801b
 8007fa8:	0800801b 	.word	0x0800801b
 8007fac:	0800800d 	.word	0x0800800d
 8007fb0:	2b40      	cmp	r3, #64	@ 0x40
 8007fb2:	d02e      	beq.n	8008012 <UART_SetConfig+0xa36>
 8007fb4:	e031      	b.n	800801a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fb6:	f7fc fc9b 	bl	80048f0 <HAL_RCC_GetPCLK1Freq>
 8007fba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007fbc:	e033      	b.n	8008026 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fbe:	f7fc fcad 	bl	800491c <HAL_RCC_GetPCLK2Freq>
 8007fc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007fc4:	e02f      	b.n	8008026 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7fd fedc 	bl	8005d88 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fd4:	e027      	b.n	8008026 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fd6:	f107 0318 	add.w	r3, r7, #24
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f7fe f828 	bl	8006030 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fe4:	e01f      	b.n	8008026 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800809c <UART_SetConfig+0xac0>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 0320 	and.w	r3, r3, #32
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d009      	beq.n	8008006 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800809c <UART_SetConfig+0xac0>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	08db      	lsrs	r3, r3, #3
 8007ff8:	f003 0303 	and.w	r3, r3, #3
 8007ffc:	4a28      	ldr	r2, [pc, #160]	@ (80080a0 <UART_SetConfig+0xac4>)
 8007ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8008002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008004:	e00f      	b.n	8008026 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008006:	4b26      	ldr	r3, [pc, #152]	@ (80080a0 <UART_SetConfig+0xac4>)
 8008008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800800a:	e00c      	b.n	8008026 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800800c:	4b25      	ldr	r3, [pc, #148]	@ (80080a4 <UART_SetConfig+0xac8>)
 800800e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008010:	e009      	b.n	8008026 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008018:	e005      	b.n	8008026 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800801a:	2300      	movs	r3, #0
 800801c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008024:	bf00      	nop
    }

    if (pclk != 0U)
 8008026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008028:	2b00      	cmp	r3, #0
 800802a:	d021      	beq.n	8008070 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008030:	4a1d      	ldr	r2, [pc, #116]	@ (80080a8 <UART_SetConfig+0xacc>)
 8008032:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008036:	461a      	mov	r2, r3
 8008038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800803a:	fbb3 f2f2 	udiv	r2, r3, r2
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	085b      	lsrs	r3, r3, #1
 8008044:	441a      	add	r2, r3
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	fbb2 f3f3 	udiv	r3, r2, r3
 800804e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008052:	2b0f      	cmp	r3, #15
 8008054:	d909      	bls.n	800806a <UART_SetConfig+0xa8e>
 8008056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800805c:	d205      	bcs.n	800806a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800805e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008060:	b29a      	uxth	r2, r3
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	60da      	str	r2, [r3, #12]
 8008068:	e002      	b.n	8008070 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2201      	movs	r2, #1
 8008074:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	2201      	movs	r2, #1
 800807c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	2200      	movs	r2, #0
 8008084:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2200      	movs	r2, #0
 800808a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800808c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008090:	4618      	mov	r0, r3
 8008092:	3748      	adds	r7, #72	@ 0x48
 8008094:	46bd      	mov	sp, r7
 8008096:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800809a:	bf00      	nop
 800809c:	58024400 	.word	0x58024400
 80080a0:	03d09000 	.word	0x03d09000
 80080a4:	003d0900 	.word	0x003d0900
 80080a8:	08008f7c 	.word	0x08008f7c

080080ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b8:	f003 0308 	and.w	r3, r3, #8
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00a      	beq.n	80080d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	430a      	orrs	r2, r1
 80080d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080da:	f003 0301 	and.w	r3, r3, #1
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00a      	beq.n	80080f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	430a      	orrs	r2, r1
 80080f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00a      	beq.n	800811a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811e:	f003 0304 	and.w	r3, r3, #4
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00a      	beq.n	800813c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	430a      	orrs	r2, r1
 800813a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008140:	f003 0310 	and.w	r3, r3, #16
 8008144:	2b00      	cmp	r3, #0
 8008146:	d00a      	beq.n	800815e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	430a      	orrs	r2, r1
 800815c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008162:	f003 0320 	and.w	r3, r3, #32
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00a      	beq.n	8008180 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008188:	2b00      	cmp	r3, #0
 800818a:	d01a      	beq.n	80081c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081aa:	d10a      	bne.n	80081c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	430a      	orrs	r2, r1
 80081c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	605a      	str	r2, [r3, #4]
  }
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b098      	sub	sp, #96	@ 0x60
 80081f4:	af02      	add	r7, sp, #8
 80081f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008200:	f7f9 fe98 	bl	8001f34 <HAL_GetTick>
 8008204:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0308 	and.w	r3, r3, #8
 8008210:	2b08      	cmp	r3, #8
 8008212:	d12f      	bne.n	8008274 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008214:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800821c:	2200      	movs	r2, #0
 800821e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f88e 	bl	8008344 <UART_WaitOnFlagUntilTimeout>
 8008228:	4603      	mov	r3, r0
 800822a:	2b00      	cmp	r3, #0
 800822c:	d022      	beq.n	8008274 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008236:	e853 3f00 	ldrex	r3, [r3]
 800823a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800823c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800823e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008242:	653b      	str	r3, [r7, #80]	@ 0x50
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	461a      	mov	r2, r3
 800824a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800824c:	647b      	str	r3, [r7, #68]	@ 0x44
 800824e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008250:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008252:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008254:	e841 2300 	strex	r3, r2, [r1]
 8008258:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800825a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800825c:	2b00      	cmp	r3, #0
 800825e:	d1e6      	bne.n	800822e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2220      	movs	r2, #32
 8008264:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008270:	2303      	movs	r3, #3
 8008272:	e063      	b.n	800833c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 0304 	and.w	r3, r3, #4
 800827e:	2b04      	cmp	r3, #4
 8008280:	d149      	bne.n	8008316 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008282:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800828a:	2200      	movs	r2, #0
 800828c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f857 	bl	8008344 <UART_WaitOnFlagUntilTimeout>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d03c      	beq.n	8008316 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a4:	e853 3f00 	ldrex	r3, [r3]
 80082a8:	623b      	str	r3, [r7, #32]
   return(result);
 80082aa:	6a3b      	ldr	r3, [r7, #32]
 80082ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	461a      	mov	r2, r3
 80082b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80082bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c2:	e841 2300 	strex	r3, r2, [r1]
 80082c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1e6      	bne.n	800829c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	3308      	adds	r3, #8
 80082d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	e853 3f00 	ldrex	r3, [r3]
 80082dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f023 0301 	bic.w	r3, r3, #1
 80082e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	3308      	adds	r3, #8
 80082ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082ee:	61fa      	str	r2, [r7, #28]
 80082f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f2:	69b9      	ldr	r1, [r7, #24]
 80082f4:	69fa      	ldr	r2, [r7, #28]
 80082f6:	e841 2300 	strex	r3, r2, [r1]
 80082fa:	617b      	str	r3, [r7, #20]
   return(result);
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1e5      	bne.n	80082ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2220      	movs	r2, #32
 8008306:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e012      	b.n	800833c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2220      	movs	r2, #32
 8008322:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3758      	adds	r7, #88	@ 0x58
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	603b      	str	r3, [r7, #0]
 8008350:	4613      	mov	r3, r2
 8008352:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008354:	e04f      	b.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008356:	69bb      	ldr	r3, [r7, #24]
 8008358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800835c:	d04b      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800835e:	f7f9 fde9 	bl	8001f34 <HAL_GetTick>
 8008362:	4602      	mov	r2, r0
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	69ba      	ldr	r2, [r7, #24]
 800836a:	429a      	cmp	r2, r3
 800836c:	d302      	bcc.n	8008374 <UART_WaitOnFlagUntilTimeout+0x30>
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d101      	bne.n	8008378 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008374:	2303      	movs	r3, #3
 8008376:	e04e      	b.n	8008416 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0304 	and.w	r3, r3, #4
 8008382:	2b00      	cmp	r3, #0
 8008384:	d037      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	2b80      	cmp	r3, #128	@ 0x80
 800838a:	d034      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	2b40      	cmp	r3, #64	@ 0x40
 8008390:	d031      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	69db      	ldr	r3, [r3, #28]
 8008398:	f003 0308 	and.w	r3, r3, #8
 800839c:	2b08      	cmp	r3, #8
 800839e:	d110      	bne.n	80083c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2208      	movs	r2, #8
 80083a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 f839 	bl	8008420 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2208      	movs	r2, #8
 80083b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	e029      	b.n	8008416 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69db      	ldr	r3, [r3, #28]
 80083c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083d0:	d111      	bne.n	80083f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	f000 f81f 	bl	8008420 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2220      	movs	r2, #32
 80083e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e00f      	b.n	8008416 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69da      	ldr	r2, [r3, #28]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	4013      	ands	r3, r2
 8008400:	68ba      	ldr	r2, [r7, #8]
 8008402:	429a      	cmp	r2, r3
 8008404:	bf0c      	ite	eq
 8008406:	2301      	moveq	r3, #1
 8008408:	2300      	movne	r3, #0
 800840a:	b2db      	uxtb	r3, r3
 800840c:	461a      	mov	r2, r3
 800840e:	79fb      	ldrb	r3, [r7, #7]
 8008410:	429a      	cmp	r2, r3
 8008412:	d0a0      	beq.n	8008356 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
	...

08008420 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008420:	b480      	push	{r7}
 8008422:	b095      	sub	sp, #84	@ 0x54
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008430:	e853 3f00 	ldrex	r3, [r3]
 8008434:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800843c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	461a      	mov	r2, r3
 8008444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008446:	643b      	str	r3, [r7, #64]	@ 0x40
 8008448:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800844c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800844e:	e841 2300 	strex	r3, r2, [r1]
 8008452:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1e6      	bne.n	8008428 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	3308      	adds	r3, #8
 8008460:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008462:	6a3b      	ldr	r3, [r7, #32]
 8008464:	e853 3f00 	ldrex	r3, [r3]
 8008468:	61fb      	str	r3, [r7, #28]
   return(result);
 800846a:	69fa      	ldr	r2, [r7, #28]
 800846c:	4b1e      	ldr	r3, [pc, #120]	@ (80084e8 <UART_EndRxTransfer+0xc8>)
 800846e:	4013      	ands	r3, r2
 8008470:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	3308      	adds	r3, #8
 8008478:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800847a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800847c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008482:	e841 2300 	strex	r3, r2, [r1]
 8008486:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1e5      	bne.n	800845a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008492:	2b01      	cmp	r3, #1
 8008494:	d118      	bne.n	80084c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	e853 3f00 	ldrex	r3, [r3]
 80084a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	f023 0310 	bic.w	r3, r3, #16
 80084aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	461a      	mov	r2, r3
 80084b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084b4:	61bb      	str	r3, [r7, #24]
 80084b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b8:	6979      	ldr	r1, [r7, #20]
 80084ba:	69ba      	ldr	r2, [r7, #24]
 80084bc:	e841 2300 	strex	r3, r2, [r1]
 80084c0:	613b      	str	r3, [r7, #16]
   return(result);
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d1e6      	bne.n	8008496 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2220      	movs	r2, #32
 80084cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2200      	movs	r2, #0
 80084d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80084dc:	bf00      	nop
 80084de:	3754      	adds	r7, #84	@ 0x54
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	effffffe 	.word	0xeffffffe

080084ec <_vsniprintf_r>:
 80084ec:	b530      	push	{r4, r5, lr}
 80084ee:	4614      	mov	r4, r2
 80084f0:	2c00      	cmp	r4, #0
 80084f2:	b09b      	sub	sp, #108	@ 0x6c
 80084f4:	4605      	mov	r5, r0
 80084f6:	461a      	mov	r2, r3
 80084f8:	da05      	bge.n	8008506 <_vsniprintf_r+0x1a>
 80084fa:	238b      	movs	r3, #139	@ 0x8b
 80084fc:	6003      	str	r3, [r0, #0]
 80084fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008502:	b01b      	add	sp, #108	@ 0x6c
 8008504:	bd30      	pop	{r4, r5, pc}
 8008506:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800850a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800850e:	f04f 0300 	mov.w	r3, #0
 8008512:	9319      	str	r3, [sp, #100]	@ 0x64
 8008514:	bf14      	ite	ne
 8008516:	f104 33ff 	addne.w	r3, r4, #4294967295
 800851a:	4623      	moveq	r3, r4
 800851c:	9302      	str	r3, [sp, #8]
 800851e:	9305      	str	r3, [sp, #20]
 8008520:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008524:	9100      	str	r1, [sp, #0]
 8008526:	9104      	str	r1, [sp, #16]
 8008528:	f8ad 300e 	strh.w	r3, [sp, #14]
 800852c:	4669      	mov	r1, sp
 800852e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008530:	f000 f9ae 	bl	8008890 <_svfiprintf_r>
 8008534:	1c43      	adds	r3, r0, #1
 8008536:	bfbc      	itt	lt
 8008538:	238b      	movlt	r3, #139	@ 0x8b
 800853a:	602b      	strlt	r3, [r5, #0]
 800853c:	2c00      	cmp	r4, #0
 800853e:	d0e0      	beq.n	8008502 <_vsniprintf_r+0x16>
 8008540:	9b00      	ldr	r3, [sp, #0]
 8008542:	2200      	movs	r2, #0
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e7dc      	b.n	8008502 <_vsniprintf_r+0x16>

08008548 <vsniprintf>:
 8008548:	b507      	push	{r0, r1, r2, lr}
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	4613      	mov	r3, r2
 800854e:	460a      	mov	r2, r1
 8008550:	4601      	mov	r1, r0
 8008552:	4803      	ldr	r0, [pc, #12]	@ (8008560 <vsniprintf+0x18>)
 8008554:	6800      	ldr	r0, [r0, #0]
 8008556:	f7ff ffc9 	bl	80084ec <_vsniprintf_r>
 800855a:	b003      	add	sp, #12
 800855c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008560:	24001040 	.word	0x24001040

08008564 <memset>:
 8008564:	4402      	add	r2, r0
 8008566:	4603      	mov	r3, r0
 8008568:	4293      	cmp	r3, r2
 800856a:	d100      	bne.n	800856e <memset+0xa>
 800856c:	4770      	bx	lr
 800856e:	f803 1b01 	strb.w	r1, [r3], #1
 8008572:	e7f9      	b.n	8008568 <memset+0x4>

08008574 <__errno>:
 8008574:	4b01      	ldr	r3, [pc, #4]	@ (800857c <__errno+0x8>)
 8008576:	6818      	ldr	r0, [r3, #0]
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	24001040 	.word	0x24001040

08008580 <__libc_init_array>:
 8008580:	b570      	push	{r4, r5, r6, lr}
 8008582:	4d0d      	ldr	r5, [pc, #52]	@ (80085b8 <__libc_init_array+0x38>)
 8008584:	4c0d      	ldr	r4, [pc, #52]	@ (80085bc <__libc_init_array+0x3c>)
 8008586:	1b64      	subs	r4, r4, r5
 8008588:	10a4      	asrs	r4, r4, #2
 800858a:	2600      	movs	r6, #0
 800858c:	42a6      	cmp	r6, r4
 800858e:	d109      	bne.n	80085a4 <__libc_init_array+0x24>
 8008590:	4d0b      	ldr	r5, [pc, #44]	@ (80085c0 <__libc_init_array+0x40>)
 8008592:	4c0c      	ldr	r4, [pc, #48]	@ (80085c4 <__libc_init_array+0x44>)
 8008594:	f000 fc64 	bl	8008e60 <_init>
 8008598:	1b64      	subs	r4, r4, r5
 800859a:	10a4      	asrs	r4, r4, #2
 800859c:	2600      	movs	r6, #0
 800859e:	42a6      	cmp	r6, r4
 80085a0:	d105      	bne.n	80085ae <__libc_init_array+0x2e>
 80085a2:	bd70      	pop	{r4, r5, r6, pc}
 80085a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80085a8:	4798      	blx	r3
 80085aa:	3601      	adds	r6, #1
 80085ac:	e7ee      	b.n	800858c <__libc_init_array+0xc>
 80085ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80085b2:	4798      	blx	r3
 80085b4:	3601      	adds	r6, #1
 80085b6:	e7f2      	b.n	800859e <__libc_init_array+0x1e>
 80085b8:	08008fd0 	.word	0x08008fd0
 80085bc:	08008fd0 	.word	0x08008fd0
 80085c0:	08008fd0 	.word	0x08008fd0
 80085c4:	08008fd4 	.word	0x08008fd4

080085c8 <__retarget_lock_acquire_recursive>:
 80085c8:	4770      	bx	lr

080085ca <__retarget_lock_release_recursive>:
 80085ca:	4770      	bx	lr

080085cc <memcpy>:
 80085cc:	440a      	add	r2, r1
 80085ce:	4291      	cmp	r1, r2
 80085d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80085d4:	d100      	bne.n	80085d8 <memcpy+0xc>
 80085d6:	4770      	bx	lr
 80085d8:	b510      	push	{r4, lr}
 80085da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085e2:	4291      	cmp	r1, r2
 80085e4:	d1f9      	bne.n	80085da <memcpy+0xe>
 80085e6:	bd10      	pop	{r4, pc}

080085e8 <_free_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	4605      	mov	r5, r0
 80085ec:	2900      	cmp	r1, #0
 80085ee:	d041      	beq.n	8008674 <_free_r+0x8c>
 80085f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085f4:	1f0c      	subs	r4, r1, #4
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	bfb8      	it	lt
 80085fa:	18e4      	addlt	r4, r4, r3
 80085fc:	f000 f8e0 	bl	80087c0 <__malloc_lock>
 8008600:	4a1d      	ldr	r2, [pc, #116]	@ (8008678 <_free_r+0x90>)
 8008602:	6813      	ldr	r3, [r2, #0]
 8008604:	b933      	cbnz	r3, 8008614 <_free_r+0x2c>
 8008606:	6063      	str	r3, [r4, #4]
 8008608:	6014      	str	r4, [r2, #0]
 800860a:	4628      	mov	r0, r5
 800860c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008610:	f000 b8dc 	b.w	80087cc <__malloc_unlock>
 8008614:	42a3      	cmp	r3, r4
 8008616:	d908      	bls.n	800862a <_free_r+0x42>
 8008618:	6820      	ldr	r0, [r4, #0]
 800861a:	1821      	adds	r1, r4, r0
 800861c:	428b      	cmp	r3, r1
 800861e:	bf01      	itttt	eq
 8008620:	6819      	ldreq	r1, [r3, #0]
 8008622:	685b      	ldreq	r3, [r3, #4]
 8008624:	1809      	addeq	r1, r1, r0
 8008626:	6021      	streq	r1, [r4, #0]
 8008628:	e7ed      	b.n	8008606 <_free_r+0x1e>
 800862a:	461a      	mov	r2, r3
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	b10b      	cbz	r3, 8008634 <_free_r+0x4c>
 8008630:	42a3      	cmp	r3, r4
 8008632:	d9fa      	bls.n	800862a <_free_r+0x42>
 8008634:	6811      	ldr	r1, [r2, #0]
 8008636:	1850      	adds	r0, r2, r1
 8008638:	42a0      	cmp	r0, r4
 800863a:	d10b      	bne.n	8008654 <_free_r+0x6c>
 800863c:	6820      	ldr	r0, [r4, #0]
 800863e:	4401      	add	r1, r0
 8008640:	1850      	adds	r0, r2, r1
 8008642:	4283      	cmp	r3, r0
 8008644:	6011      	str	r1, [r2, #0]
 8008646:	d1e0      	bne.n	800860a <_free_r+0x22>
 8008648:	6818      	ldr	r0, [r3, #0]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	6053      	str	r3, [r2, #4]
 800864e:	4408      	add	r0, r1
 8008650:	6010      	str	r0, [r2, #0]
 8008652:	e7da      	b.n	800860a <_free_r+0x22>
 8008654:	d902      	bls.n	800865c <_free_r+0x74>
 8008656:	230c      	movs	r3, #12
 8008658:	602b      	str	r3, [r5, #0]
 800865a:	e7d6      	b.n	800860a <_free_r+0x22>
 800865c:	6820      	ldr	r0, [r4, #0]
 800865e:	1821      	adds	r1, r4, r0
 8008660:	428b      	cmp	r3, r1
 8008662:	bf04      	itt	eq
 8008664:	6819      	ldreq	r1, [r3, #0]
 8008666:	685b      	ldreq	r3, [r3, #4]
 8008668:	6063      	str	r3, [r4, #4]
 800866a:	bf04      	itt	eq
 800866c:	1809      	addeq	r1, r1, r0
 800866e:	6021      	streq	r1, [r4, #0]
 8008670:	6054      	str	r4, [r2, #4]
 8008672:	e7ca      	b.n	800860a <_free_r+0x22>
 8008674:	bd38      	pop	{r3, r4, r5, pc}
 8008676:	bf00      	nop
 8008678:	24001444 	.word	0x24001444

0800867c <sbrk_aligned>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	4e0f      	ldr	r6, [pc, #60]	@ (80086bc <sbrk_aligned+0x40>)
 8008680:	460c      	mov	r4, r1
 8008682:	6831      	ldr	r1, [r6, #0]
 8008684:	4605      	mov	r5, r0
 8008686:	b911      	cbnz	r1, 800868e <sbrk_aligned+0x12>
 8008688:	f000 fba4 	bl	8008dd4 <_sbrk_r>
 800868c:	6030      	str	r0, [r6, #0]
 800868e:	4621      	mov	r1, r4
 8008690:	4628      	mov	r0, r5
 8008692:	f000 fb9f 	bl	8008dd4 <_sbrk_r>
 8008696:	1c43      	adds	r3, r0, #1
 8008698:	d103      	bne.n	80086a2 <sbrk_aligned+0x26>
 800869a:	f04f 34ff 	mov.w	r4, #4294967295
 800869e:	4620      	mov	r0, r4
 80086a0:	bd70      	pop	{r4, r5, r6, pc}
 80086a2:	1cc4      	adds	r4, r0, #3
 80086a4:	f024 0403 	bic.w	r4, r4, #3
 80086a8:	42a0      	cmp	r0, r4
 80086aa:	d0f8      	beq.n	800869e <sbrk_aligned+0x22>
 80086ac:	1a21      	subs	r1, r4, r0
 80086ae:	4628      	mov	r0, r5
 80086b0:	f000 fb90 	bl	8008dd4 <_sbrk_r>
 80086b4:	3001      	adds	r0, #1
 80086b6:	d1f2      	bne.n	800869e <sbrk_aligned+0x22>
 80086b8:	e7ef      	b.n	800869a <sbrk_aligned+0x1e>
 80086ba:	bf00      	nop
 80086bc:	24001440 	.word	0x24001440

080086c0 <_malloc_r>:
 80086c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c4:	1ccd      	adds	r5, r1, #3
 80086c6:	f025 0503 	bic.w	r5, r5, #3
 80086ca:	3508      	adds	r5, #8
 80086cc:	2d0c      	cmp	r5, #12
 80086ce:	bf38      	it	cc
 80086d0:	250c      	movcc	r5, #12
 80086d2:	2d00      	cmp	r5, #0
 80086d4:	4606      	mov	r6, r0
 80086d6:	db01      	blt.n	80086dc <_malloc_r+0x1c>
 80086d8:	42a9      	cmp	r1, r5
 80086da:	d904      	bls.n	80086e6 <_malloc_r+0x26>
 80086dc:	230c      	movs	r3, #12
 80086de:	6033      	str	r3, [r6, #0]
 80086e0:	2000      	movs	r0, #0
 80086e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087bc <_malloc_r+0xfc>
 80086ea:	f000 f869 	bl	80087c0 <__malloc_lock>
 80086ee:	f8d8 3000 	ldr.w	r3, [r8]
 80086f2:	461c      	mov	r4, r3
 80086f4:	bb44      	cbnz	r4, 8008748 <_malloc_r+0x88>
 80086f6:	4629      	mov	r1, r5
 80086f8:	4630      	mov	r0, r6
 80086fa:	f7ff ffbf 	bl	800867c <sbrk_aligned>
 80086fe:	1c43      	adds	r3, r0, #1
 8008700:	4604      	mov	r4, r0
 8008702:	d158      	bne.n	80087b6 <_malloc_r+0xf6>
 8008704:	f8d8 4000 	ldr.w	r4, [r8]
 8008708:	4627      	mov	r7, r4
 800870a:	2f00      	cmp	r7, #0
 800870c:	d143      	bne.n	8008796 <_malloc_r+0xd6>
 800870e:	2c00      	cmp	r4, #0
 8008710:	d04b      	beq.n	80087aa <_malloc_r+0xea>
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	4639      	mov	r1, r7
 8008716:	4630      	mov	r0, r6
 8008718:	eb04 0903 	add.w	r9, r4, r3
 800871c:	f000 fb5a 	bl	8008dd4 <_sbrk_r>
 8008720:	4581      	cmp	r9, r0
 8008722:	d142      	bne.n	80087aa <_malloc_r+0xea>
 8008724:	6821      	ldr	r1, [r4, #0]
 8008726:	1a6d      	subs	r5, r5, r1
 8008728:	4629      	mov	r1, r5
 800872a:	4630      	mov	r0, r6
 800872c:	f7ff ffa6 	bl	800867c <sbrk_aligned>
 8008730:	3001      	adds	r0, #1
 8008732:	d03a      	beq.n	80087aa <_malloc_r+0xea>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	442b      	add	r3, r5
 8008738:	6023      	str	r3, [r4, #0]
 800873a:	f8d8 3000 	ldr.w	r3, [r8]
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	bb62      	cbnz	r2, 800879c <_malloc_r+0xdc>
 8008742:	f8c8 7000 	str.w	r7, [r8]
 8008746:	e00f      	b.n	8008768 <_malloc_r+0xa8>
 8008748:	6822      	ldr	r2, [r4, #0]
 800874a:	1b52      	subs	r2, r2, r5
 800874c:	d420      	bmi.n	8008790 <_malloc_r+0xd0>
 800874e:	2a0b      	cmp	r2, #11
 8008750:	d917      	bls.n	8008782 <_malloc_r+0xc2>
 8008752:	1961      	adds	r1, r4, r5
 8008754:	42a3      	cmp	r3, r4
 8008756:	6025      	str	r5, [r4, #0]
 8008758:	bf18      	it	ne
 800875a:	6059      	strne	r1, [r3, #4]
 800875c:	6863      	ldr	r3, [r4, #4]
 800875e:	bf08      	it	eq
 8008760:	f8c8 1000 	streq.w	r1, [r8]
 8008764:	5162      	str	r2, [r4, r5]
 8008766:	604b      	str	r3, [r1, #4]
 8008768:	4630      	mov	r0, r6
 800876a:	f000 f82f 	bl	80087cc <__malloc_unlock>
 800876e:	f104 000b 	add.w	r0, r4, #11
 8008772:	1d23      	adds	r3, r4, #4
 8008774:	f020 0007 	bic.w	r0, r0, #7
 8008778:	1ac2      	subs	r2, r0, r3
 800877a:	bf1c      	itt	ne
 800877c:	1a1b      	subne	r3, r3, r0
 800877e:	50a3      	strne	r3, [r4, r2]
 8008780:	e7af      	b.n	80086e2 <_malloc_r+0x22>
 8008782:	6862      	ldr	r2, [r4, #4]
 8008784:	42a3      	cmp	r3, r4
 8008786:	bf0c      	ite	eq
 8008788:	f8c8 2000 	streq.w	r2, [r8]
 800878c:	605a      	strne	r2, [r3, #4]
 800878e:	e7eb      	b.n	8008768 <_malloc_r+0xa8>
 8008790:	4623      	mov	r3, r4
 8008792:	6864      	ldr	r4, [r4, #4]
 8008794:	e7ae      	b.n	80086f4 <_malloc_r+0x34>
 8008796:	463c      	mov	r4, r7
 8008798:	687f      	ldr	r7, [r7, #4]
 800879a:	e7b6      	b.n	800870a <_malloc_r+0x4a>
 800879c:	461a      	mov	r2, r3
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	42a3      	cmp	r3, r4
 80087a2:	d1fb      	bne.n	800879c <_malloc_r+0xdc>
 80087a4:	2300      	movs	r3, #0
 80087a6:	6053      	str	r3, [r2, #4]
 80087a8:	e7de      	b.n	8008768 <_malloc_r+0xa8>
 80087aa:	230c      	movs	r3, #12
 80087ac:	6033      	str	r3, [r6, #0]
 80087ae:	4630      	mov	r0, r6
 80087b0:	f000 f80c 	bl	80087cc <__malloc_unlock>
 80087b4:	e794      	b.n	80086e0 <_malloc_r+0x20>
 80087b6:	6005      	str	r5, [r0, #0]
 80087b8:	e7d6      	b.n	8008768 <_malloc_r+0xa8>
 80087ba:	bf00      	nop
 80087bc:	24001444 	.word	0x24001444

080087c0 <__malloc_lock>:
 80087c0:	4801      	ldr	r0, [pc, #4]	@ (80087c8 <__malloc_lock+0x8>)
 80087c2:	f7ff bf01 	b.w	80085c8 <__retarget_lock_acquire_recursive>
 80087c6:	bf00      	nop
 80087c8:	2400143c 	.word	0x2400143c

080087cc <__malloc_unlock>:
 80087cc:	4801      	ldr	r0, [pc, #4]	@ (80087d4 <__malloc_unlock+0x8>)
 80087ce:	f7ff befc 	b.w	80085ca <__retarget_lock_release_recursive>
 80087d2:	bf00      	nop
 80087d4:	2400143c 	.word	0x2400143c

080087d8 <__ssputs_r>:
 80087d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087dc:	688e      	ldr	r6, [r1, #8]
 80087de:	461f      	mov	r7, r3
 80087e0:	42be      	cmp	r6, r7
 80087e2:	680b      	ldr	r3, [r1, #0]
 80087e4:	4682      	mov	sl, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	4690      	mov	r8, r2
 80087ea:	d82d      	bhi.n	8008848 <__ssputs_r+0x70>
 80087ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80087f4:	d026      	beq.n	8008844 <__ssputs_r+0x6c>
 80087f6:	6965      	ldr	r5, [r4, #20]
 80087f8:	6909      	ldr	r1, [r1, #16]
 80087fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087fe:	eba3 0901 	sub.w	r9, r3, r1
 8008802:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008806:	1c7b      	adds	r3, r7, #1
 8008808:	444b      	add	r3, r9
 800880a:	106d      	asrs	r5, r5, #1
 800880c:	429d      	cmp	r5, r3
 800880e:	bf38      	it	cc
 8008810:	461d      	movcc	r5, r3
 8008812:	0553      	lsls	r3, r2, #21
 8008814:	d527      	bpl.n	8008866 <__ssputs_r+0x8e>
 8008816:	4629      	mov	r1, r5
 8008818:	f7ff ff52 	bl	80086c0 <_malloc_r>
 800881c:	4606      	mov	r6, r0
 800881e:	b360      	cbz	r0, 800887a <__ssputs_r+0xa2>
 8008820:	6921      	ldr	r1, [r4, #16]
 8008822:	464a      	mov	r2, r9
 8008824:	f7ff fed2 	bl	80085cc <memcpy>
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800882e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008832:	81a3      	strh	r3, [r4, #12]
 8008834:	6126      	str	r6, [r4, #16]
 8008836:	6165      	str	r5, [r4, #20]
 8008838:	444e      	add	r6, r9
 800883a:	eba5 0509 	sub.w	r5, r5, r9
 800883e:	6026      	str	r6, [r4, #0]
 8008840:	60a5      	str	r5, [r4, #8]
 8008842:	463e      	mov	r6, r7
 8008844:	42be      	cmp	r6, r7
 8008846:	d900      	bls.n	800884a <__ssputs_r+0x72>
 8008848:	463e      	mov	r6, r7
 800884a:	6820      	ldr	r0, [r4, #0]
 800884c:	4632      	mov	r2, r6
 800884e:	4641      	mov	r1, r8
 8008850:	f000 faa6 	bl	8008da0 <memmove>
 8008854:	68a3      	ldr	r3, [r4, #8]
 8008856:	1b9b      	subs	r3, r3, r6
 8008858:	60a3      	str	r3, [r4, #8]
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	4433      	add	r3, r6
 800885e:	6023      	str	r3, [r4, #0]
 8008860:	2000      	movs	r0, #0
 8008862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008866:	462a      	mov	r2, r5
 8008868:	f000 fac4 	bl	8008df4 <_realloc_r>
 800886c:	4606      	mov	r6, r0
 800886e:	2800      	cmp	r0, #0
 8008870:	d1e0      	bne.n	8008834 <__ssputs_r+0x5c>
 8008872:	6921      	ldr	r1, [r4, #16]
 8008874:	4650      	mov	r0, sl
 8008876:	f7ff feb7 	bl	80085e8 <_free_r>
 800887a:	230c      	movs	r3, #12
 800887c:	f8ca 3000 	str.w	r3, [sl]
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	e7e9      	b.n	8008862 <__ssputs_r+0x8a>
	...

08008890 <_svfiprintf_r>:
 8008890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008894:	4698      	mov	r8, r3
 8008896:	898b      	ldrh	r3, [r1, #12]
 8008898:	061b      	lsls	r3, r3, #24
 800889a:	b09d      	sub	sp, #116	@ 0x74
 800889c:	4607      	mov	r7, r0
 800889e:	460d      	mov	r5, r1
 80088a0:	4614      	mov	r4, r2
 80088a2:	d510      	bpl.n	80088c6 <_svfiprintf_r+0x36>
 80088a4:	690b      	ldr	r3, [r1, #16]
 80088a6:	b973      	cbnz	r3, 80088c6 <_svfiprintf_r+0x36>
 80088a8:	2140      	movs	r1, #64	@ 0x40
 80088aa:	f7ff ff09 	bl	80086c0 <_malloc_r>
 80088ae:	6028      	str	r0, [r5, #0]
 80088b0:	6128      	str	r0, [r5, #16]
 80088b2:	b930      	cbnz	r0, 80088c2 <_svfiprintf_r+0x32>
 80088b4:	230c      	movs	r3, #12
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295
 80088bc:	b01d      	add	sp, #116	@ 0x74
 80088be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c2:	2340      	movs	r3, #64	@ 0x40
 80088c4:	616b      	str	r3, [r5, #20]
 80088c6:	2300      	movs	r3, #0
 80088c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ca:	2320      	movs	r3, #32
 80088cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80088d4:	2330      	movs	r3, #48	@ 0x30
 80088d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008a74 <_svfiprintf_r+0x1e4>
 80088da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088de:	f04f 0901 	mov.w	r9, #1
 80088e2:	4623      	mov	r3, r4
 80088e4:	469a      	mov	sl, r3
 80088e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ea:	b10a      	cbz	r2, 80088f0 <_svfiprintf_r+0x60>
 80088ec:	2a25      	cmp	r2, #37	@ 0x25
 80088ee:	d1f9      	bne.n	80088e4 <_svfiprintf_r+0x54>
 80088f0:	ebba 0b04 	subs.w	fp, sl, r4
 80088f4:	d00b      	beq.n	800890e <_svfiprintf_r+0x7e>
 80088f6:	465b      	mov	r3, fp
 80088f8:	4622      	mov	r2, r4
 80088fa:	4629      	mov	r1, r5
 80088fc:	4638      	mov	r0, r7
 80088fe:	f7ff ff6b 	bl	80087d8 <__ssputs_r>
 8008902:	3001      	adds	r0, #1
 8008904:	f000 80a7 	beq.w	8008a56 <_svfiprintf_r+0x1c6>
 8008908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800890a:	445a      	add	r2, fp
 800890c:	9209      	str	r2, [sp, #36]	@ 0x24
 800890e:	f89a 3000 	ldrb.w	r3, [sl]
 8008912:	2b00      	cmp	r3, #0
 8008914:	f000 809f 	beq.w	8008a56 <_svfiprintf_r+0x1c6>
 8008918:	2300      	movs	r3, #0
 800891a:	f04f 32ff 	mov.w	r2, #4294967295
 800891e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008922:	f10a 0a01 	add.w	sl, sl, #1
 8008926:	9304      	str	r3, [sp, #16]
 8008928:	9307      	str	r3, [sp, #28]
 800892a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800892e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008930:	4654      	mov	r4, sl
 8008932:	2205      	movs	r2, #5
 8008934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008938:	484e      	ldr	r0, [pc, #312]	@ (8008a74 <_svfiprintf_r+0x1e4>)
 800893a:	f7f7 fcd9 	bl	80002f0 <memchr>
 800893e:	9a04      	ldr	r2, [sp, #16]
 8008940:	b9d8      	cbnz	r0, 800897a <_svfiprintf_r+0xea>
 8008942:	06d0      	lsls	r0, r2, #27
 8008944:	bf44      	itt	mi
 8008946:	2320      	movmi	r3, #32
 8008948:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800894c:	0711      	lsls	r1, r2, #28
 800894e:	bf44      	itt	mi
 8008950:	232b      	movmi	r3, #43	@ 0x2b
 8008952:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008956:	f89a 3000 	ldrb.w	r3, [sl]
 800895a:	2b2a      	cmp	r3, #42	@ 0x2a
 800895c:	d015      	beq.n	800898a <_svfiprintf_r+0xfa>
 800895e:	9a07      	ldr	r2, [sp, #28]
 8008960:	4654      	mov	r4, sl
 8008962:	2000      	movs	r0, #0
 8008964:	f04f 0c0a 	mov.w	ip, #10
 8008968:	4621      	mov	r1, r4
 800896a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800896e:	3b30      	subs	r3, #48	@ 0x30
 8008970:	2b09      	cmp	r3, #9
 8008972:	d94b      	bls.n	8008a0c <_svfiprintf_r+0x17c>
 8008974:	b1b0      	cbz	r0, 80089a4 <_svfiprintf_r+0x114>
 8008976:	9207      	str	r2, [sp, #28]
 8008978:	e014      	b.n	80089a4 <_svfiprintf_r+0x114>
 800897a:	eba0 0308 	sub.w	r3, r0, r8
 800897e:	fa09 f303 	lsl.w	r3, r9, r3
 8008982:	4313      	orrs	r3, r2
 8008984:	9304      	str	r3, [sp, #16]
 8008986:	46a2      	mov	sl, r4
 8008988:	e7d2      	b.n	8008930 <_svfiprintf_r+0xa0>
 800898a:	9b03      	ldr	r3, [sp, #12]
 800898c:	1d19      	adds	r1, r3, #4
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	9103      	str	r1, [sp, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	bfbb      	ittet	lt
 8008996:	425b      	neglt	r3, r3
 8008998:	f042 0202 	orrlt.w	r2, r2, #2
 800899c:	9307      	strge	r3, [sp, #28]
 800899e:	9307      	strlt	r3, [sp, #28]
 80089a0:	bfb8      	it	lt
 80089a2:	9204      	strlt	r2, [sp, #16]
 80089a4:	7823      	ldrb	r3, [r4, #0]
 80089a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80089a8:	d10a      	bne.n	80089c0 <_svfiprintf_r+0x130>
 80089aa:	7863      	ldrb	r3, [r4, #1]
 80089ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80089ae:	d132      	bne.n	8008a16 <_svfiprintf_r+0x186>
 80089b0:	9b03      	ldr	r3, [sp, #12]
 80089b2:	1d1a      	adds	r2, r3, #4
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	9203      	str	r2, [sp, #12]
 80089b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089bc:	3402      	adds	r4, #2
 80089be:	9305      	str	r3, [sp, #20]
 80089c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008a84 <_svfiprintf_r+0x1f4>
 80089c4:	7821      	ldrb	r1, [r4, #0]
 80089c6:	2203      	movs	r2, #3
 80089c8:	4650      	mov	r0, sl
 80089ca:	f7f7 fc91 	bl	80002f0 <memchr>
 80089ce:	b138      	cbz	r0, 80089e0 <_svfiprintf_r+0x150>
 80089d0:	9b04      	ldr	r3, [sp, #16]
 80089d2:	eba0 000a 	sub.w	r0, r0, sl
 80089d6:	2240      	movs	r2, #64	@ 0x40
 80089d8:	4082      	lsls	r2, r0
 80089da:	4313      	orrs	r3, r2
 80089dc:	3401      	adds	r4, #1
 80089de:	9304      	str	r3, [sp, #16]
 80089e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089e4:	4824      	ldr	r0, [pc, #144]	@ (8008a78 <_svfiprintf_r+0x1e8>)
 80089e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089ea:	2206      	movs	r2, #6
 80089ec:	f7f7 fc80 	bl	80002f0 <memchr>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d036      	beq.n	8008a62 <_svfiprintf_r+0x1d2>
 80089f4:	4b21      	ldr	r3, [pc, #132]	@ (8008a7c <_svfiprintf_r+0x1ec>)
 80089f6:	bb1b      	cbnz	r3, 8008a40 <_svfiprintf_r+0x1b0>
 80089f8:	9b03      	ldr	r3, [sp, #12]
 80089fa:	3307      	adds	r3, #7
 80089fc:	f023 0307 	bic.w	r3, r3, #7
 8008a00:	3308      	adds	r3, #8
 8008a02:	9303      	str	r3, [sp, #12]
 8008a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a06:	4433      	add	r3, r6
 8008a08:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a0a:	e76a      	b.n	80088e2 <_svfiprintf_r+0x52>
 8008a0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a10:	460c      	mov	r4, r1
 8008a12:	2001      	movs	r0, #1
 8008a14:	e7a8      	b.n	8008968 <_svfiprintf_r+0xd8>
 8008a16:	2300      	movs	r3, #0
 8008a18:	3401      	adds	r4, #1
 8008a1a:	9305      	str	r3, [sp, #20]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	f04f 0c0a 	mov.w	ip, #10
 8008a22:	4620      	mov	r0, r4
 8008a24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a28:	3a30      	subs	r2, #48	@ 0x30
 8008a2a:	2a09      	cmp	r2, #9
 8008a2c:	d903      	bls.n	8008a36 <_svfiprintf_r+0x1a6>
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d0c6      	beq.n	80089c0 <_svfiprintf_r+0x130>
 8008a32:	9105      	str	r1, [sp, #20]
 8008a34:	e7c4      	b.n	80089c0 <_svfiprintf_r+0x130>
 8008a36:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a3a:	4604      	mov	r4, r0
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e7f0      	b.n	8008a22 <_svfiprintf_r+0x192>
 8008a40:	ab03      	add	r3, sp, #12
 8008a42:	9300      	str	r3, [sp, #0]
 8008a44:	462a      	mov	r2, r5
 8008a46:	4b0e      	ldr	r3, [pc, #56]	@ (8008a80 <_svfiprintf_r+0x1f0>)
 8008a48:	a904      	add	r1, sp, #16
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f3af 8000 	nop.w
 8008a50:	1c42      	adds	r2, r0, #1
 8008a52:	4606      	mov	r6, r0
 8008a54:	d1d6      	bne.n	8008a04 <_svfiprintf_r+0x174>
 8008a56:	89ab      	ldrh	r3, [r5, #12]
 8008a58:	065b      	lsls	r3, r3, #25
 8008a5a:	f53f af2d 	bmi.w	80088b8 <_svfiprintf_r+0x28>
 8008a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a60:	e72c      	b.n	80088bc <_svfiprintf_r+0x2c>
 8008a62:	ab03      	add	r3, sp, #12
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	462a      	mov	r2, r5
 8008a68:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <_svfiprintf_r+0x1f0>)
 8008a6a:	a904      	add	r1, sp, #16
 8008a6c:	4638      	mov	r0, r7
 8008a6e:	f000 f879 	bl	8008b64 <_printf_i>
 8008a72:	e7ed      	b.n	8008a50 <_svfiprintf_r+0x1c0>
 8008a74:	08008f94 	.word	0x08008f94
 8008a78:	08008f9e 	.word	0x08008f9e
 8008a7c:	00000000 	.word	0x00000000
 8008a80:	080087d9 	.word	0x080087d9
 8008a84:	08008f9a 	.word	0x08008f9a

08008a88 <_printf_common>:
 8008a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a8c:	4616      	mov	r6, r2
 8008a8e:	4698      	mov	r8, r3
 8008a90:	688a      	ldr	r2, [r1, #8]
 8008a92:	690b      	ldr	r3, [r1, #16]
 8008a94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	bfb8      	it	lt
 8008a9c:	4613      	movlt	r3, r2
 8008a9e:	6033      	str	r3, [r6, #0]
 8008aa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008aa4:	4607      	mov	r7, r0
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	b10a      	cbz	r2, 8008aae <_printf_common+0x26>
 8008aaa:	3301      	adds	r3, #1
 8008aac:	6033      	str	r3, [r6, #0]
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	0699      	lsls	r1, r3, #26
 8008ab2:	bf42      	ittt	mi
 8008ab4:	6833      	ldrmi	r3, [r6, #0]
 8008ab6:	3302      	addmi	r3, #2
 8008ab8:	6033      	strmi	r3, [r6, #0]
 8008aba:	6825      	ldr	r5, [r4, #0]
 8008abc:	f015 0506 	ands.w	r5, r5, #6
 8008ac0:	d106      	bne.n	8008ad0 <_printf_common+0x48>
 8008ac2:	f104 0a19 	add.w	sl, r4, #25
 8008ac6:	68e3      	ldr	r3, [r4, #12]
 8008ac8:	6832      	ldr	r2, [r6, #0]
 8008aca:	1a9b      	subs	r3, r3, r2
 8008acc:	42ab      	cmp	r3, r5
 8008ace:	dc26      	bgt.n	8008b1e <_printf_common+0x96>
 8008ad0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ad4:	6822      	ldr	r2, [r4, #0]
 8008ad6:	3b00      	subs	r3, #0
 8008ad8:	bf18      	it	ne
 8008ada:	2301      	movne	r3, #1
 8008adc:	0692      	lsls	r2, r2, #26
 8008ade:	d42b      	bmi.n	8008b38 <_printf_common+0xb0>
 8008ae0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ae4:	4641      	mov	r1, r8
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	47c8      	blx	r9
 8008aea:	3001      	adds	r0, #1
 8008aec:	d01e      	beq.n	8008b2c <_printf_common+0xa4>
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	6922      	ldr	r2, [r4, #16]
 8008af2:	f003 0306 	and.w	r3, r3, #6
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	bf02      	ittt	eq
 8008afa:	68e5      	ldreq	r5, [r4, #12]
 8008afc:	6833      	ldreq	r3, [r6, #0]
 8008afe:	1aed      	subeq	r5, r5, r3
 8008b00:	68a3      	ldr	r3, [r4, #8]
 8008b02:	bf0c      	ite	eq
 8008b04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b08:	2500      	movne	r5, #0
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	bfc4      	itt	gt
 8008b0e:	1a9b      	subgt	r3, r3, r2
 8008b10:	18ed      	addgt	r5, r5, r3
 8008b12:	2600      	movs	r6, #0
 8008b14:	341a      	adds	r4, #26
 8008b16:	42b5      	cmp	r5, r6
 8008b18:	d11a      	bne.n	8008b50 <_printf_common+0xc8>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e008      	b.n	8008b30 <_printf_common+0xa8>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	4652      	mov	r2, sl
 8008b22:	4641      	mov	r1, r8
 8008b24:	4638      	mov	r0, r7
 8008b26:	47c8      	blx	r9
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d103      	bne.n	8008b34 <_printf_common+0xac>
 8008b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b34:	3501      	adds	r5, #1
 8008b36:	e7c6      	b.n	8008ac6 <_printf_common+0x3e>
 8008b38:	18e1      	adds	r1, r4, r3
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	2030      	movs	r0, #48	@ 0x30
 8008b3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b42:	4422      	add	r2, r4
 8008b44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b4c:	3302      	adds	r3, #2
 8008b4e:	e7c7      	b.n	8008ae0 <_printf_common+0x58>
 8008b50:	2301      	movs	r3, #1
 8008b52:	4622      	mov	r2, r4
 8008b54:	4641      	mov	r1, r8
 8008b56:	4638      	mov	r0, r7
 8008b58:	47c8      	blx	r9
 8008b5a:	3001      	adds	r0, #1
 8008b5c:	d0e6      	beq.n	8008b2c <_printf_common+0xa4>
 8008b5e:	3601      	adds	r6, #1
 8008b60:	e7d9      	b.n	8008b16 <_printf_common+0x8e>
	...

08008b64 <_printf_i>:
 8008b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b68:	7e0f      	ldrb	r7, [r1, #24]
 8008b6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b6c:	2f78      	cmp	r7, #120	@ 0x78
 8008b6e:	4691      	mov	r9, r2
 8008b70:	4680      	mov	r8, r0
 8008b72:	460c      	mov	r4, r1
 8008b74:	469a      	mov	sl, r3
 8008b76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b7a:	d807      	bhi.n	8008b8c <_printf_i+0x28>
 8008b7c:	2f62      	cmp	r7, #98	@ 0x62
 8008b7e:	d80a      	bhi.n	8008b96 <_printf_i+0x32>
 8008b80:	2f00      	cmp	r7, #0
 8008b82:	f000 80d1 	beq.w	8008d28 <_printf_i+0x1c4>
 8008b86:	2f58      	cmp	r7, #88	@ 0x58
 8008b88:	f000 80b8 	beq.w	8008cfc <_printf_i+0x198>
 8008b8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b94:	e03a      	b.n	8008c0c <_printf_i+0xa8>
 8008b96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b9a:	2b15      	cmp	r3, #21
 8008b9c:	d8f6      	bhi.n	8008b8c <_printf_i+0x28>
 8008b9e:	a101      	add	r1, pc, #4	@ (adr r1, 8008ba4 <_printf_i+0x40>)
 8008ba0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ba4:	08008bfd 	.word	0x08008bfd
 8008ba8:	08008c11 	.word	0x08008c11
 8008bac:	08008b8d 	.word	0x08008b8d
 8008bb0:	08008b8d 	.word	0x08008b8d
 8008bb4:	08008b8d 	.word	0x08008b8d
 8008bb8:	08008b8d 	.word	0x08008b8d
 8008bbc:	08008c11 	.word	0x08008c11
 8008bc0:	08008b8d 	.word	0x08008b8d
 8008bc4:	08008b8d 	.word	0x08008b8d
 8008bc8:	08008b8d 	.word	0x08008b8d
 8008bcc:	08008b8d 	.word	0x08008b8d
 8008bd0:	08008d0f 	.word	0x08008d0f
 8008bd4:	08008c3b 	.word	0x08008c3b
 8008bd8:	08008cc9 	.word	0x08008cc9
 8008bdc:	08008b8d 	.word	0x08008b8d
 8008be0:	08008b8d 	.word	0x08008b8d
 8008be4:	08008d31 	.word	0x08008d31
 8008be8:	08008b8d 	.word	0x08008b8d
 8008bec:	08008c3b 	.word	0x08008c3b
 8008bf0:	08008b8d 	.word	0x08008b8d
 8008bf4:	08008b8d 	.word	0x08008b8d
 8008bf8:	08008cd1 	.word	0x08008cd1
 8008bfc:	6833      	ldr	r3, [r6, #0]
 8008bfe:	1d1a      	adds	r2, r3, #4
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6032      	str	r2, [r6, #0]
 8008c04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e09c      	b.n	8008d4a <_printf_i+0x1e6>
 8008c10:	6833      	ldr	r3, [r6, #0]
 8008c12:	6820      	ldr	r0, [r4, #0]
 8008c14:	1d19      	adds	r1, r3, #4
 8008c16:	6031      	str	r1, [r6, #0]
 8008c18:	0606      	lsls	r6, r0, #24
 8008c1a:	d501      	bpl.n	8008c20 <_printf_i+0xbc>
 8008c1c:	681d      	ldr	r5, [r3, #0]
 8008c1e:	e003      	b.n	8008c28 <_printf_i+0xc4>
 8008c20:	0645      	lsls	r5, r0, #25
 8008c22:	d5fb      	bpl.n	8008c1c <_printf_i+0xb8>
 8008c24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	da03      	bge.n	8008c34 <_printf_i+0xd0>
 8008c2c:	232d      	movs	r3, #45	@ 0x2d
 8008c2e:	426d      	negs	r5, r5
 8008c30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c34:	4858      	ldr	r0, [pc, #352]	@ (8008d98 <_printf_i+0x234>)
 8008c36:	230a      	movs	r3, #10
 8008c38:	e011      	b.n	8008c5e <_printf_i+0xfa>
 8008c3a:	6821      	ldr	r1, [r4, #0]
 8008c3c:	6833      	ldr	r3, [r6, #0]
 8008c3e:	0608      	lsls	r0, r1, #24
 8008c40:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c44:	d402      	bmi.n	8008c4c <_printf_i+0xe8>
 8008c46:	0649      	lsls	r1, r1, #25
 8008c48:	bf48      	it	mi
 8008c4a:	b2ad      	uxthmi	r5, r5
 8008c4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c4e:	4852      	ldr	r0, [pc, #328]	@ (8008d98 <_printf_i+0x234>)
 8008c50:	6033      	str	r3, [r6, #0]
 8008c52:	bf14      	ite	ne
 8008c54:	230a      	movne	r3, #10
 8008c56:	2308      	moveq	r3, #8
 8008c58:	2100      	movs	r1, #0
 8008c5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c5e:	6866      	ldr	r6, [r4, #4]
 8008c60:	60a6      	str	r6, [r4, #8]
 8008c62:	2e00      	cmp	r6, #0
 8008c64:	db05      	blt.n	8008c72 <_printf_i+0x10e>
 8008c66:	6821      	ldr	r1, [r4, #0]
 8008c68:	432e      	orrs	r6, r5
 8008c6a:	f021 0104 	bic.w	r1, r1, #4
 8008c6e:	6021      	str	r1, [r4, #0]
 8008c70:	d04b      	beq.n	8008d0a <_printf_i+0x1a6>
 8008c72:	4616      	mov	r6, r2
 8008c74:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c78:	fb03 5711 	mls	r7, r3, r1, r5
 8008c7c:	5dc7      	ldrb	r7, [r0, r7]
 8008c7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c82:	462f      	mov	r7, r5
 8008c84:	42bb      	cmp	r3, r7
 8008c86:	460d      	mov	r5, r1
 8008c88:	d9f4      	bls.n	8008c74 <_printf_i+0x110>
 8008c8a:	2b08      	cmp	r3, #8
 8008c8c:	d10b      	bne.n	8008ca6 <_printf_i+0x142>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	07df      	lsls	r7, r3, #31
 8008c92:	d508      	bpl.n	8008ca6 <_printf_i+0x142>
 8008c94:	6923      	ldr	r3, [r4, #16]
 8008c96:	6861      	ldr	r1, [r4, #4]
 8008c98:	4299      	cmp	r1, r3
 8008c9a:	bfde      	ittt	le
 8008c9c:	2330      	movle	r3, #48	@ 0x30
 8008c9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ca2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ca6:	1b92      	subs	r2, r2, r6
 8008ca8:	6122      	str	r2, [r4, #16]
 8008caa:	f8cd a000 	str.w	sl, [sp]
 8008cae:	464b      	mov	r3, r9
 8008cb0:	aa03      	add	r2, sp, #12
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	f7ff fee7 	bl	8008a88 <_printf_common>
 8008cba:	3001      	adds	r0, #1
 8008cbc:	d14a      	bne.n	8008d54 <_printf_i+0x1f0>
 8008cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc2:	b004      	add	sp, #16
 8008cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	f043 0320 	orr.w	r3, r3, #32
 8008cce:	6023      	str	r3, [r4, #0]
 8008cd0:	4832      	ldr	r0, [pc, #200]	@ (8008d9c <_printf_i+0x238>)
 8008cd2:	2778      	movs	r7, #120	@ 0x78
 8008cd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008cd8:	6823      	ldr	r3, [r4, #0]
 8008cda:	6831      	ldr	r1, [r6, #0]
 8008cdc:	061f      	lsls	r7, r3, #24
 8008cde:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ce2:	d402      	bmi.n	8008cea <_printf_i+0x186>
 8008ce4:	065f      	lsls	r7, r3, #25
 8008ce6:	bf48      	it	mi
 8008ce8:	b2ad      	uxthmi	r5, r5
 8008cea:	6031      	str	r1, [r6, #0]
 8008cec:	07d9      	lsls	r1, r3, #31
 8008cee:	bf44      	itt	mi
 8008cf0:	f043 0320 	orrmi.w	r3, r3, #32
 8008cf4:	6023      	strmi	r3, [r4, #0]
 8008cf6:	b11d      	cbz	r5, 8008d00 <_printf_i+0x19c>
 8008cf8:	2310      	movs	r3, #16
 8008cfa:	e7ad      	b.n	8008c58 <_printf_i+0xf4>
 8008cfc:	4826      	ldr	r0, [pc, #152]	@ (8008d98 <_printf_i+0x234>)
 8008cfe:	e7e9      	b.n	8008cd4 <_printf_i+0x170>
 8008d00:	6823      	ldr	r3, [r4, #0]
 8008d02:	f023 0320 	bic.w	r3, r3, #32
 8008d06:	6023      	str	r3, [r4, #0]
 8008d08:	e7f6      	b.n	8008cf8 <_printf_i+0x194>
 8008d0a:	4616      	mov	r6, r2
 8008d0c:	e7bd      	b.n	8008c8a <_printf_i+0x126>
 8008d0e:	6833      	ldr	r3, [r6, #0]
 8008d10:	6825      	ldr	r5, [r4, #0]
 8008d12:	6961      	ldr	r1, [r4, #20]
 8008d14:	1d18      	adds	r0, r3, #4
 8008d16:	6030      	str	r0, [r6, #0]
 8008d18:	062e      	lsls	r6, r5, #24
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	d501      	bpl.n	8008d22 <_printf_i+0x1be>
 8008d1e:	6019      	str	r1, [r3, #0]
 8008d20:	e002      	b.n	8008d28 <_printf_i+0x1c4>
 8008d22:	0668      	lsls	r0, r5, #25
 8008d24:	d5fb      	bpl.n	8008d1e <_printf_i+0x1ba>
 8008d26:	8019      	strh	r1, [r3, #0]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	6123      	str	r3, [r4, #16]
 8008d2c:	4616      	mov	r6, r2
 8008d2e:	e7bc      	b.n	8008caa <_printf_i+0x146>
 8008d30:	6833      	ldr	r3, [r6, #0]
 8008d32:	1d1a      	adds	r2, r3, #4
 8008d34:	6032      	str	r2, [r6, #0]
 8008d36:	681e      	ldr	r6, [r3, #0]
 8008d38:	6862      	ldr	r2, [r4, #4]
 8008d3a:	2100      	movs	r1, #0
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f7f7 fad7 	bl	80002f0 <memchr>
 8008d42:	b108      	cbz	r0, 8008d48 <_printf_i+0x1e4>
 8008d44:	1b80      	subs	r0, r0, r6
 8008d46:	6060      	str	r0, [r4, #4]
 8008d48:	6863      	ldr	r3, [r4, #4]
 8008d4a:	6123      	str	r3, [r4, #16]
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d52:	e7aa      	b.n	8008caa <_printf_i+0x146>
 8008d54:	6923      	ldr	r3, [r4, #16]
 8008d56:	4632      	mov	r2, r6
 8008d58:	4649      	mov	r1, r9
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	47d0      	blx	sl
 8008d5e:	3001      	adds	r0, #1
 8008d60:	d0ad      	beq.n	8008cbe <_printf_i+0x15a>
 8008d62:	6823      	ldr	r3, [r4, #0]
 8008d64:	079b      	lsls	r3, r3, #30
 8008d66:	d413      	bmi.n	8008d90 <_printf_i+0x22c>
 8008d68:	68e0      	ldr	r0, [r4, #12]
 8008d6a:	9b03      	ldr	r3, [sp, #12]
 8008d6c:	4298      	cmp	r0, r3
 8008d6e:	bfb8      	it	lt
 8008d70:	4618      	movlt	r0, r3
 8008d72:	e7a6      	b.n	8008cc2 <_printf_i+0x15e>
 8008d74:	2301      	movs	r3, #1
 8008d76:	4632      	mov	r2, r6
 8008d78:	4649      	mov	r1, r9
 8008d7a:	4640      	mov	r0, r8
 8008d7c:	47d0      	blx	sl
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d09d      	beq.n	8008cbe <_printf_i+0x15a>
 8008d82:	3501      	adds	r5, #1
 8008d84:	68e3      	ldr	r3, [r4, #12]
 8008d86:	9903      	ldr	r1, [sp, #12]
 8008d88:	1a5b      	subs	r3, r3, r1
 8008d8a:	42ab      	cmp	r3, r5
 8008d8c:	dcf2      	bgt.n	8008d74 <_printf_i+0x210>
 8008d8e:	e7eb      	b.n	8008d68 <_printf_i+0x204>
 8008d90:	2500      	movs	r5, #0
 8008d92:	f104 0619 	add.w	r6, r4, #25
 8008d96:	e7f5      	b.n	8008d84 <_printf_i+0x220>
 8008d98:	08008fa5 	.word	0x08008fa5
 8008d9c:	08008fb6 	.word	0x08008fb6

08008da0 <memmove>:
 8008da0:	4288      	cmp	r0, r1
 8008da2:	b510      	push	{r4, lr}
 8008da4:	eb01 0402 	add.w	r4, r1, r2
 8008da8:	d902      	bls.n	8008db0 <memmove+0x10>
 8008daa:	4284      	cmp	r4, r0
 8008dac:	4623      	mov	r3, r4
 8008dae:	d807      	bhi.n	8008dc0 <memmove+0x20>
 8008db0:	1e43      	subs	r3, r0, #1
 8008db2:	42a1      	cmp	r1, r4
 8008db4:	d008      	beq.n	8008dc8 <memmove+0x28>
 8008db6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dba:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dbe:	e7f8      	b.n	8008db2 <memmove+0x12>
 8008dc0:	4402      	add	r2, r0
 8008dc2:	4601      	mov	r1, r0
 8008dc4:	428a      	cmp	r2, r1
 8008dc6:	d100      	bne.n	8008dca <memmove+0x2a>
 8008dc8:	bd10      	pop	{r4, pc}
 8008dca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dd2:	e7f7      	b.n	8008dc4 <memmove+0x24>

08008dd4 <_sbrk_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	4d06      	ldr	r5, [pc, #24]	@ (8008df0 <_sbrk_r+0x1c>)
 8008dd8:	2300      	movs	r3, #0
 8008dda:	4604      	mov	r4, r0
 8008ddc:	4608      	mov	r0, r1
 8008dde:	602b      	str	r3, [r5, #0]
 8008de0:	f7f8 fd16 	bl	8001810 <_sbrk>
 8008de4:	1c43      	adds	r3, r0, #1
 8008de6:	d102      	bne.n	8008dee <_sbrk_r+0x1a>
 8008de8:	682b      	ldr	r3, [r5, #0]
 8008dea:	b103      	cbz	r3, 8008dee <_sbrk_r+0x1a>
 8008dec:	6023      	str	r3, [r4, #0]
 8008dee:	bd38      	pop	{r3, r4, r5, pc}
 8008df0:	24001438 	.word	0x24001438

08008df4 <_realloc_r>:
 8008df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008df8:	4607      	mov	r7, r0
 8008dfa:	4614      	mov	r4, r2
 8008dfc:	460d      	mov	r5, r1
 8008dfe:	b921      	cbnz	r1, 8008e0a <_realloc_r+0x16>
 8008e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e04:	4611      	mov	r1, r2
 8008e06:	f7ff bc5b 	b.w	80086c0 <_malloc_r>
 8008e0a:	b92a      	cbnz	r2, 8008e18 <_realloc_r+0x24>
 8008e0c:	f7ff fbec 	bl	80085e8 <_free_r>
 8008e10:	4625      	mov	r5, r4
 8008e12:	4628      	mov	r0, r5
 8008e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e18:	f000 f81a 	bl	8008e50 <_malloc_usable_size_r>
 8008e1c:	4284      	cmp	r4, r0
 8008e1e:	4606      	mov	r6, r0
 8008e20:	d802      	bhi.n	8008e28 <_realloc_r+0x34>
 8008e22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e26:	d8f4      	bhi.n	8008e12 <_realloc_r+0x1e>
 8008e28:	4621      	mov	r1, r4
 8008e2a:	4638      	mov	r0, r7
 8008e2c:	f7ff fc48 	bl	80086c0 <_malloc_r>
 8008e30:	4680      	mov	r8, r0
 8008e32:	b908      	cbnz	r0, 8008e38 <_realloc_r+0x44>
 8008e34:	4645      	mov	r5, r8
 8008e36:	e7ec      	b.n	8008e12 <_realloc_r+0x1e>
 8008e38:	42b4      	cmp	r4, r6
 8008e3a:	4622      	mov	r2, r4
 8008e3c:	4629      	mov	r1, r5
 8008e3e:	bf28      	it	cs
 8008e40:	4632      	movcs	r2, r6
 8008e42:	f7ff fbc3 	bl	80085cc <memcpy>
 8008e46:	4629      	mov	r1, r5
 8008e48:	4638      	mov	r0, r7
 8008e4a:	f7ff fbcd 	bl	80085e8 <_free_r>
 8008e4e:	e7f1      	b.n	8008e34 <_realloc_r+0x40>

08008e50 <_malloc_usable_size_r>:
 8008e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e54:	1f18      	subs	r0, r3, #4
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	bfbc      	itt	lt
 8008e5a:	580b      	ldrlt	r3, [r1, r0]
 8008e5c:	18c0      	addlt	r0, r0, r3
 8008e5e:	4770      	bx	lr

08008e60 <_init>:
 8008e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e62:	bf00      	nop
 8008e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e66:	bc08      	pop	{r3}
 8008e68:	469e      	mov	lr, r3
 8008e6a:	4770      	bx	lr

08008e6c <_fini>:
 8008e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6e:	bf00      	nop
 8008e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e72:	bc08      	pop	{r3}
 8008e74:	469e      	mov	lr, r3
 8008e76:	4770      	bx	lr
