reg [2:0] state ;
parameter stateStart = 0;
parameter state_1= 1;
parameter state_2= 2;
parameter state_3= 3;
parameter stateFinish = 4;

always@ (posedge Clk) begin 
if (Rst == 1) begin
state <= stateStart;
end

else begin
case( state )
stateStart : begin
state <= state_1 ;
Done <= 0 ;
end
else begin
state <= stateStart ;
end
end
Final : begin
Done <= 1 ;
state <= stateStart ;
end
endcase
end


end
