

================================================================
== Vitis HLS Report for 'Canny_3_0_0_8_1080_1920_1_32_false_s'
================================================================
* Date:           Sun Feb 25 01:46:36 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4161742|  4163662|  41.617 ms|  41.637 ms|  4161742|  4163662|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |                                                                              |                                                                    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
        |                                   Instance                                   |                               Module                               |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58  |xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s  |  4161741|  4163661|  41.617 ms|  41.637 ms|  2091025|  2091025|  dataflow|
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       18|    1|    7623|   9133|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       18|    1|    7667|   9216|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|   ~0|       7|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58  |xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s  |       18|   1|  7623|  9133|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                         |                                                                    |       18|   1|  7623|  9133|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                         Variable Name                                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                          |          |   0|  0|   6|           3|           3|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |dst_mat_data_write    |   9|          2|    1|          2|
    |high_threshold_blk_n  |   9|          2|    1|          2|
    |in_mat_cols_blk_n     |   9|          2|    1|          2|
    |in_mat_data_read      |   9|          2|    1|          2|
    |in_mat_rows_blk_n     |   9|          2|    1|          2|
    |low_threshold_blk_n   |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  77|         17|    8|         17|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                               | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                          |   2|   0|    2|          0|
    |ap_done_reg                                                                                        |   1|   0|    1|          0|
    |ap_sync_reg_grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58_ap_ready  |   1|   0|    1|          0|
    |grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln281_1_reg_105                                                                              |  11|   0|   11|          0|
    |trunc_ln281_reg_100                                                                                |  11|   0|   11|          0|
    |trunc_ln54_1_reg_95                                                                                |   8|   0|    8|          0|
    |trunc_ln54_reg_90                                                                                  |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                              |  44|   0|   44|          0|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false>|  return value|
|in_mat_data_dout        |   in|    8|     ap_fifo|                                  in_mat_data|       pointer|
|in_mat_data_empty_n     |   in|    1|     ap_fifo|                                  in_mat_data|       pointer|
|in_mat_data_read        |  out|    1|     ap_fifo|                                  in_mat_data|       pointer|
|dst_mat_data_din        |  out|   64|     ap_fifo|                                 dst_mat_data|       pointer|
|dst_mat_data_full_n     |   in|    1|     ap_fifo|                                 dst_mat_data|       pointer|
|dst_mat_data_write      |  out|    1|     ap_fifo|                                 dst_mat_data|       pointer|
|in_mat_rows_dout        |   in|   32|     ap_fifo|                                  in_mat_rows|       pointer|
|in_mat_rows_empty_n     |   in|    1|     ap_fifo|                                  in_mat_rows|       pointer|
|in_mat_rows_read        |  out|    1|     ap_fifo|                                  in_mat_rows|       pointer|
|in_mat_cols_dout        |   in|   32|     ap_fifo|                                  in_mat_cols|       pointer|
|in_mat_cols_empty_n     |   in|    1|     ap_fifo|                                  in_mat_cols|       pointer|
|in_mat_cols_read        |  out|    1|     ap_fifo|                                  in_mat_cols|       pointer|
|low_threshold_dout      |   in|   32|     ap_fifo|                                low_threshold|       pointer|
|low_threshold_empty_n   |   in|    1|     ap_fifo|                                low_threshold|       pointer|
|low_threshold_read      |  out|    1|     ap_fifo|                                low_threshold|       pointer|
|high_threshold_dout     |   in|   32|     ap_fifo|                               high_threshold|       pointer|
|high_threshold_empty_n  |   in|    1|     ap_fifo|                               high_threshold|       pointer|
|high_threshold_read     |  out|    1|     ap_fifo|                               high_threshold|       pointer|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%low_threshold_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %low_threshold" [../../src/canny_2/canny.cpp:54]   --->   Operation 3 'read' 'low_threshold_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%high_threshold_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %high_threshold" [../../src/canny_2/canny.cpp:54]   --->   Operation 4 'read' 'high_threshold_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %low_threshold_read" [../../src/canny_2/canny.cpp:54]   --->   Operation 5 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %high_threshold_read" [../../src/canny_2/canny.cpp:54]   --->   Operation 6 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%in_mat_rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_mat_rows" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:281->../../src/canny_2/canny.cpp:53]   --->   Operation 7 'read' 'in_mat_rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i32 %in_mat_rows_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:281->../../src/canny_2/canny.cpp:53]   --->   Operation 8 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%in_mat_cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_mat_cols" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:281->../../src/canny_2/canny.cpp:53]   --->   Operation 9 'read' 'in_mat_cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i32 %in_mat_cols_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:281->../../src/canny_2/canny.cpp:53]   --->   Operation 10 'trunc' 'trunc_ln281_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln278 = call void @xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>, i8 %in_mat_data, i64 %dst_mat_data, i8 %trunc_ln54, i8 %trunc_ln54_1, i11 %trunc_ln281, i11 %trunc_ln281_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:278->../../src/canny_2/canny.cpp:53]   --->   Operation 11 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %high_threshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %low_threshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mat_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mat_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln278 = call void @xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>, i8 %in_mat_data, i64 %dst_mat_data, i8 %trunc_ln54, i8 %trunc_ln54_1, i11 %trunc_ln281, i11 %trunc_ln281_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny.hpp:278->../../src/canny_2/canny.cpp:53]   --->   Operation 20 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_mat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_mat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ low_threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ high_threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
low_threshold_read  (read         ) [ 000]
high_threshold_read (read         ) [ 000]
trunc_ln54          (trunc        ) [ 001]
trunc_ln54_1        (trunc        ) [ 001]
in_mat_rows_read    (read         ) [ 000]
trunc_ln281         (trunc        ) [ 001]
in_mat_cols_read    (read         ) [ 000]
trunc_ln281_1       (trunc        ) [ 001]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
call_ln278          (call         ) [ 000]
ret_ln0             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_mat_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_mat_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_mat_rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_mat_cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="low_threshold">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_threshold"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="high_threshold">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_threshold"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="low_threshold_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_threshold_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="high_threshold_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_threshold_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="in_mat_rows_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_mat_rows_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="in_mat_cols_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_mat_cols_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="8" slack="0"/>
<pin id="63" dir="0" index="4" bw="8" slack="0"/>
<pin id="64" dir="0" index="5" bw="11" slack="0"/>
<pin id="65" dir="0" index="6" bw="11" slack="0"/>
<pin id="66" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln278/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln54_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln54_1_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln281_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="trunc_ln281_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_1/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="trunc_ln54_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="1"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="95" class="1005" name="trunc_ln54_1_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="1"/>
<pin id="97" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="trunc_ln281_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="1"/>
<pin id="102" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="105" class="1005" name="trunc_ln281_1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="1"/>
<pin id="107" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="73"><net_src comp="34" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="83"><net_src comp="46" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="93"><net_src comp="70" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="98"><net_src comp="75" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="103"><net_src comp="80" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="108"><net_src comp="85" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="58" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_mat_data | {1 2 }
 - Input state : 
	Port: Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> : in_mat_data | {1 2 }
	Port: Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> : in_mat_rows | {1 }
	Port: Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> : in_mat_cols | {1 }
	Port: Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> : low_threshold | {1 }
	Port: Canny<3, 0, 0, 8, 1080, 1920, 1, 32, false> : high_threshold | {1 }
  - Chain level:
	State 1
		call_ln278 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58 |    14   |    1    |  106.24 |   8862  |   3384  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         low_threshold_read_read_fu_34                        |    0    |    0    |    0    |    0    |    0    |
|   read   |                        high_threshold_read_read_fu_40                        |    0    |    0    |    0    |    0    |    0    |
|          |                          in_mat_rows_read_read_fu_46                         |    0    |    0    |    0    |    0    |    0    |
|          |                          in_mat_cols_read_read_fu_52                         |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                               trunc_ln54_fu_70                               |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                              trunc_ln54_1_fu_75                              |    0    |    0    |    0    |    0    |    0    |
|          |                               trunc_ln281_fu_80                              |    0    |    0    |    0    |    0    |    0    |
|          |                              trunc_ln281_1_fu_85                             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                              |    14   |    1    |  106.24 |   8862  |   3384  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|trunc_ln281_1_reg_105|   11   |
| trunc_ln281_reg_100 |   11   |
| trunc_ln54_1_reg_95 |    8   |
|  trunc_ln54_reg_90  |    8   |
+---------------------+--------+
|        Total        |   38   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58 |  p3  |   2  |   8  |   16   ||    9    |
| grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58 |  p4  |   2  |   8  |   16   ||    9    |
| grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58 |  p5  |   2  |  11  |   22   ||    9    |
| grp_xFCannyKernel_0_8_0_1080_1920_0_12_1_32_1_20_1920_2_5760_3_false_s_fu_58 |  p6  |   2  |  11  |   22   ||    9    |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                    |      |      |      |   76   ||  6.352  ||    36   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   14   |    1   |   106  |  8862  |  3384  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   38   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |    1   |   112  |  8900  |  3420  |
+-----------+--------+--------+--------+--------+--------+
