rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/UnsizedConst/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/UnsizedConst/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/UnsizedConst/top.sv:3:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/UnsizedConst/top.sv:3:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/UnsizedConst/top.sv:3:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out1
    |vpiFullName:work@top.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out2
    |vpiFullName:work@top.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out3
    |vpiFullName:work@top.out3
  |vpiNet:
  \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out4
    |vpiFullName:work@top.out4
    |vpiNetType:1
  |vpiPort:
  \_port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:22
      |vpiRange:
      \_range: , line:4:17, endln:4:22
        |vpiLeftRange:
        \_constant: , line:4:18, endln:4:19
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:20, endln:4:21
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:16
  |vpiPort:
  \_port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out3), line:6:31, endln:6:35
    |vpiTypedef:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
      |vpiParent:
      \_design: (work@top)
      |vpiName:my_struct_packed_t
      |vpiInstance:
      \_design: (work@top)
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:1:36, endln:1:37
        |vpiParent:
        \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:35
          |vpiParent:
          \_typespec_member: (a), line:1:36, endln:1:37
          |vpiRange:
          \_range: , line:1:30, endln:1:35
            |vpiParent:
            \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
            |vpiLeftRange:
            \_constant: , line:1:31, endln:1:32
              |vpiParent:
              \_range: , line:1:30, endln:1:35
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:33, endln:1:34
              |vpiParent:
              \_range: , line:1:30, endln:1:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:UHDM-integration-tests/tests/UnsizedConst/top.sv
        |vpiRefLineNo:1
        |vpiRefColumnNo:24
        |vpiRefEndLineNo:1
        |vpiRefEndColumnNo:35
  |vpiPort:
  \_port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiTypedef:
    \_logic_typespec: , line:7:12, endln:7:16
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_constant: , line:9:19, endln:9:21
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out1), line:9:10, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiName:out1
      |vpiFullName:work@top.out1
      |vpiActual:
      \_logic_net: (work@top.out1), line:4:23, endln:4:27
  |vpiContAssign:
  \_cont_assign: , line:10:10, endln:10:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_operation: , line:10:20, endln:10:35
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.out1), line:10:20, endln:10:24
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiName:out1
        |vpiFullName:work@top.out1
        |vpiActual:
        \_logic_net: (work@top.out1), line:4:23, endln:4:27
      |vpiOperand:
      \_constant: , line:10:28, endln:10:35
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out2), line:10:10, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiName:out2
      |vpiFullName:work@top.out2
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_constant: , line:11:19, endln:11:21
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (out3.a), line:11:10, endln:11:16
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiName:out3.a
      |vpiActual:
      \_ref_obj: (out3)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:out3
      |vpiActual:
      \_ref_obj: (a)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:a
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_operation: , line:12:20, endln:12:30
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.out3), line:12:20, endln:12:24
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiName:out3
        |vpiFullName:work@top.out3
        |vpiActual:
        \_struct_net: (work@top.out3), line:6:31, endln:6:35
      |vpiOperand:
      \_constant: , line:12:28, endln:12:30
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out4), line:12:10, endln:12:14
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
|vpiTypedef:
\_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:22
      |vpiRange:
      \_range: , line:4:17, endln:4:22
        |vpiLeftRange:
        \_constant: , line:4:18, endln:4:19
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:20, endln:4:21
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:out1
    |vpiFullName:work@top.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_logic_typespec: , line:5:12, endln:5:16
    |vpiName:out2
    |vpiFullName:work@top.out2
    |vpiNetType:1
  |vpiNet:
  \_struct_net: (work@top.out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
    |vpiName:out3
    |vpiFullName:work@top.out3
  |vpiNet:
  \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_logic_typespec: , line:7:12, endln:7:16
    |vpiName:out4
    |vpiFullName:work@top.out4
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out1), line:4:23, endln:4:27
      |vpiName:out1
      |vpiFullName:work@top.out1
      |vpiActual:
      \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:22
      |vpiRange:
      \_range: , line:4:17, endln:4:22
        |vpiParent:
        \_port: (out1), line:4:23, endln:4:27
        |vpiLeftRange:
        \_constant: , line:4:18, endln:4:19
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:20, endln:4:21
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out2), line:5:17, endln:5:21
      |vpiName:out2
      |vpiFullName:work@top.out2
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:16
  |vpiPort:
  \_port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out3), line:6:31, endln:6:35
      |vpiName:out3
      |vpiFullName:work@top.out3
      |vpiActual:
      \_struct_net: (work@top.out3), line:6:31, endln:6:35
    |vpiTypedef:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
  |vpiPort:
  \_port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out4), line:7:17, endln:7:21
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiTypedef:
    \_logic_typespec: , line:7:12, endln:7:16
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:21
    |vpiRhs:
    \_constant: , line:9:19, endln:9:21
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiDecompile:15
      |vpiSize:4
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out1), line:9:10, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiName:out1
  |vpiContAssign:
  \_cont_assign: , line:10:10, endln:10:36
    |vpiRhs:
    \_operation: , line:10:20, endln:10:35
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (out1), line:10:20, endln:10:24
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiName:out1
      |vpiOperand:
      \_constant: , line:10:28, endln:10:35
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (out2), line:10:10, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiName:out2
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:21
    |vpiRhs:
    \_constant: , line:11:19, endln:11:21
    |vpiLhs:
    \_hier_path: (out3.a), line:11:10, endln:11:16
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiName:out3.a
      |vpiActual:
      \_ref_obj: (out3)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:out3
      |vpiActual:
      \_ref_obj: (a)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:a
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:31
    |vpiRhs:
    \_operation: , line:12:20, endln:12:30
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (out3), line:12:20, endln:12:24
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiName:out3
      |vpiOperand:
      \_constant: , line:12:28, endln:12:30
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (out4), line:12:10, endln:12:14
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiName:out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'out1' of type 'logic_net'
    Object 'out2' of type 'logic_net'
    Object 'out3' of type 'logic_net'
    Object 'out4' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'out1' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'out2' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out3' of type 'port'
      Object 'my_struct_packed_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object 'out4' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out1' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'out2' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out3' of type 'struct_net'
      Object 'my_struct_packed_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object 'out4' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'out1' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out2' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'out1' of type 'ref_obj'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out3.a' of type 'hier_path'
        Object 'out3' of type 'ref_obj'
        Object 'a' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out4' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'out3' of type 'ref_obj'
        Object '' of type 'constant'
  Object 'my_struct_packed_t' of type 'struct_typespec'
    Object 'a' of type 'typespec_member'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
