Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hand_comparator_tb_behav xil_defaultlib.hand_comparator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" Line 3. Module hand_comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" Line 172. Module hand_eval_5card doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" Line 172. Module hand_eval_5card doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" Line 3. Module hand_comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" Line 172. Module hand_eval_5card doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" Line 172. Module hand_eval_5card doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_poker_types_svh_364280281
Compiling module xil_defaultlib.hand_eval_5card
Compiling module xil_defaultlib.hand_comparator
Compiling module xil_defaultlib.hand_comparator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hand_comparator_tb_behav
