
blackpill-f411ce-OLED_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005378  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005684  08005518  08005518  00006518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab9c  0800ab9c  0000c05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ab9c  0800ab9c  0000bb9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aba4  0800aba4  0000c05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aba4  0800aba4  0000bba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aba8  0800aba8  0000bba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800abac  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c8  2000005c  0800ac08  0000c05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  0800ac08  0000c624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008349  00000000  00000000  0000c08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001990  00000000  00000000  000143d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000870  00000000  00000000  00015d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000661  00000000  00000000  000165d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162f8  00000000  00000000  00016c39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b68e  00000000  00000000  0002cf31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086dc9  00000000  00000000  000385bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf388  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029ac  00000000  00000000  000bf3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000c1d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005500 	.word	0x08005500

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08005500 	.word	0x08005500

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b988 	b.w	8000d94 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	468e      	mov	lr, r1
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	4688      	mov	r8, r1
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d14a      	bne.n	8000b42 <__udivmoddi4+0xa6>
 8000aac:	428a      	cmp	r2, r1
 8000aae:	4617      	mov	r7, r2
 8000ab0:	d962      	bls.n	8000b78 <__udivmoddi4+0xdc>
 8000ab2:	fab2 f682 	clz	r6, r2
 8000ab6:	b14e      	cbz	r6, 8000acc <__udivmoddi4+0x30>
 8000ab8:	f1c6 0320 	rsb	r3, r6, #32
 8000abc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ac0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac4:	40b7      	lsls	r7, r6
 8000ac6:	ea43 0808 	orr.w	r8, r3, r8
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad0:	fa1f fc87 	uxth.w	ip, r7
 8000ad4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ad8:	0c23      	lsrs	r3, r4, #16
 8000ada:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ade:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ae2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d909      	bls.n	8000afe <__udivmoddi4+0x62>
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000af0:	f080 80ea 	bcs.w	8000cc8 <__udivmoddi4+0x22c>
 8000af4:	429a      	cmp	r2, r3
 8000af6:	f240 80e7 	bls.w	8000cc8 <__udivmoddi4+0x22c>
 8000afa:	3902      	subs	r1, #2
 8000afc:	443b      	add	r3, r7
 8000afe:	1a9a      	subs	r2, r3, r2
 8000b00:	b2a3      	uxth	r3, r4
 8000b02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b0e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b12:	459c      	cmp	ip, r3
 8000b14:	d909      	bls.n	8000b2a <__udivmoddi4+0x8e>
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b1c:	f080 80d6 	bcs.w	8000ccc <__udivmoddi4+0x230>
 8000b20:	459c      	cmp	ip, r3
 8000b22:	f240 80d3 	bls.w	8000ccc <__udivmoddi4+0x230>
 8000b26:	443b      	add	r3, r7
 8000b28:	3802      	subs	r0, #2
 8000b2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b2e:	eba3 030c 	sub.w	r3, r3, ip
 8000b32:	2100      	movs	r1, #0
 8000b34:	b11d      	cbz	r5, 8000b3e <__udivmoddi4+0xa2>
 8000b36:	40f3      	lsrs	r3, r6
 8000b38:	2200      	movs	r2, #0
 8000b3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d905      	bls.n	8000b52 <__udivmoddi4+0xb6>
 8000b46:	b10d      	cbz	r5, 8000b4c <__udivmoddi4+0xb0>
 8000b48:	e9c5 0100 	strd	r0, r1, [r5]
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e7f5      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b52:	fab3 f183 	clz	r1, r3
 8000b56:	2900      	cmp	r1, #0
 8000b58:	d146      	bne.n	8000be8 <__udivmoddi4+0x14c>
 8000b5a:	4573      	cmp	r3, lr
 8000b5c:	d302      	bcc.n	8000b64 <__udivmoddi4+0xc8>
 8000b5e:	4282      	cmp	r2, r0
 8000b60:	f200 8105 	bhi.w	8000d6e <__udivmoddi4+0x2d2>
 8000b64:	1a84      	subs	r4, r0, r2
 8000b66:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	4690      	mov	r8, r2
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d0e5      	beq.n	8000b3e <__udivmoddi4+0xa2>
 8000b72:	e9c5 4800 	strd	r4, r8, [r5]
 8000b76:	e7e2      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f000 8090 	beq.w	8000c9e <__udivmoddi4+0x202>
 8000b7e:	fab2 f682 	clz	r6, r2
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	f040 80a4 	bne.w	8000cd0 <__udivmoddi4+0x234>
 8000b88:	1a8a      	subs	r2, r1, r2
 8000b8a:	0c03      	lsrs	r3, r0, #16
 8000b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b90:	b280      	uxth	r0, r0
 8000b92:	b2bc      	uxth	r4, r7
 8000b94:	2101      	movs	r1, #1
 8000b96:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b9a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ba2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d907      	bls.n	8000bba <__udivmoddi4+0x11e>
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bb0:	d202      	bcs.n	8000bb8 <__udivmoddi4+0x11c>
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	f200 80e0 	bhi.w	8000d78 <__udivmoddi4+0x2dc>
 8000bb8:	46c4      	mov	ip, r8
 8000bba:	1a9b      	subs	r3, r3, r2
 8000bbc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bc0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bc4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bc8:	fb02 f404 	mul.w	r4, r2, r4
 8000bcc:	429c      	cmp	r4, r3
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x144>
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x142>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f200 80ca 	bhi.w	8000d72 <__udivmoddi4+0x2d6>
 8000bde:	4602      	mov	r2, r0
 8000be0:	1b1b      	subs	r3, r3, r4
 8000be2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000be6:	e7a5      	b.n	8000b34 <__udivmoddi4+0x98>
 8000be8:	f1c1 0620 	rsb	r6, r1, #32
 8000bec:	408b      	lsls	r3, r1
 8000bee:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf2:	431f      	orrs	r7, r3
 8000bf4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bfc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c00:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c04:	4323      	orrs	r3, r4
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	fa1f fc87 	uxth.w	ip, r7
 8000c0e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c12:	0c1c      	lsrs	r4, r3, #16
 8000c14:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c18:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c1c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c20:	45a6      	cmp	lr, r4
 8000c22:	fa02 f201 	lsl.w	r2, r2, r1
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x1a0>
 8000c28:	193c      	adds	r4, r7, r4
 8000c2a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c2e:	f080 809c 	bcs.w	8000d6a <__udivmoddi4+0x2ce>
 8000c32:	45a6      	cmp	lr, r4
 8000c34:	f240 8099 	bls.w	8000d6a <__udivmoddi4+0x2ce>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	443c      	add	r4, r7
 8000c3c:	eba4 040e 	sub.w	r4, r4, lr
 8000c40:	fa1f fe83 	uxth.w	lr, r3
 8000c44:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c48:	fb09 4413 	mls	r4, r9, r3, r4
 8000c4c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c50:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d908      	bls.n	8000c6a <__udivmoddi4+0x1ce>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c5e:	f080 8082 	bcs.w	8000d66 <__udivmoddi4+0x2ca>
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	d97f      	bls.n	8000d66 <__udivmoddi4+0x2ca>
 8000c66:	3b02      	subs	r3, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	eba4 040c 	sub.w	r4, r4, ip
 8000c72:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c76:	4564      	cmp	r4, ip
 8000c78:	4673      	mov	r3, lr
 8000c7a:	46e1      	mov	r9, ip
 8000c7c:	d362      	bcc.n	8000d44 <__udivmoddi4+0x2a8>
 8000c7e:	d05f      	beq.n	8000d40 <__udivmoddi4+0x2a4>
 8000c80:	b15d      	cbz	r5, 8000c9a <__udivmoddi4+0x1fe>
 8000c82:	ebb8 0203 	subs.w	r2, r8, r3
 8000c86:	eb64 0409 	sbc.w	r4, r4, r9
 8000c8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c8e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c92:	431e      	orrs	r6, r3
 8000c94:	40cc      	lsrs	r4, r1
 8000c96:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	e74f      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000c9e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ca2:	0c01      	lsrs	r1, r0, #16
 8000ca4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ca8:	b280      	uxth	r0, r0
 8000caa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4638      	mov	r0, r7
 8000cb2:	463c      	mov	r4, r7
 8000cb4:	46b8      	mov	r8, r7
 8000cb6:	46be      	mov	lr, r7
 8000cb8:	2620      	movs	r6, #32
 8000cba:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cbe:	eba2 0208 	sub.w	r2, r2, r8
 8000cc2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cc6:	e766      	b.n	8000b96 <__udivmoddi4+0xfa>
 8000cc8:	4601      	mov	r1, r0
 8000cca:	e718      	b.n	8000afe <__udivmoddi4+0x62>
 8000ccc:	4610      	mov	r0, r2
 8000cce:	e72c      	b.n	8000b2a <__udivmoddi4+0x8e>
 8000cd0:	f1c6 0220 	rsb	r2, r6, #32
 8000cd4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cd8:	40b7      	lsls	r7, r6
 8000cda:	40b1      	lsls	r1, r6
 8000cdc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cea:	b2bc      	uxth	r4, r7
 8000cec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cf0:	0c11      	lsrs	r1, r2, #16
 8000cf2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf6:	fb08 f904 	mul.w	r9, r8, r4
 8000cfa:	40b0      	lsls	r0, r6
 8000cfc:	4589      	cmp	r9, r1
 8000cfe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d02:	b280      	uxth	r0, r0
 8000d04:	d93e      	bls.n	8000d84 <__udivmoddi4+0x2e8>
 8000d06:	1879      	adds	r1, r7, r1
 8000d08:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d0c:	d201      	bcs.n	8000d12 <__udivmoddi4+0x276>
 8000d0e:	4589      	cmp	r9, r1
 8000d10:	d81f      	bhi.n	8000d52 <__udivmoddi4+0x2b6>
 8000d12:	eba1 0109 	sub.w	r1, r1, r9
 8000d16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1a:	fb09 f804 	mul.w	r8, r9, r4
 8000d1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d22:	b292      	uxth	r2, r2
 8000d24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d28:	4542      	cmp	r2, r8
 8000d2a:	d229      	bcs.n	8000d80 <__udivmoddi4+0x2e4>
 8000d2c:	18ba      	adds	r2, r7, r2
 8000d2e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d32:	d2c4      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d34:	4542      	cmp	r2, r8
 8000d36:	d2c2      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d38:	f1a9 0102 	sub.w	r1, r9, #2
 8000d3c:	443a      	add	r2, r7
 8000d3e:	e7be      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d40:	45f0      	cmp	r8, lr
 8000d42:	d29d      	bcs.n	8000c80 <__udivmoddi4+0x1e4>
 8000d44:	ebbe 0302 	subs.w	r3, lr, r2
 8000d48:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	46e1      	mov	r9, ip
 8000d50:	e796      	b.n	8000c80 <__udivmoddi4+0x1e4>
 8000d52:	eba7 0909 	sub.w	r9, r7, r9
 8000d56:	4449      	add	r1, r9
 8000d58:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d60:	fb09 f804 	mul.w	r8, r9, r4
 8000d64:	e7db      	b.n	8000d1e <__udivmoddi4+0x282>
 8000d66:	4673      	mov	r3, lr
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1ce>
 8000d6a:	4650      	mov	r0, sl
 8000d6c:	e766      	b.n	8000c3c <__udivmoddi4+0x1a0>
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e6fd      	b.n	8000b6e <__udivmoddi4+0xd2>
 8000d72:	443b      	add	r3, r7
 8000d74:	3a02      	subs	r2, #2
 8000d76:	e733      	b.n	8000be0 <__udivmoddi4+0x144>
 8000d78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d7c:	443b      	add	r3, r7
 8000d7e:	e71c      	b.n	8000bba <__udivmoddi4+0x11e>
 8000d80:	4649      	mov	r1, r9
 8000d82:	e79c      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d84:	eba1 0109 	sub.w	r1, r1, r9
 8000d88:	46c4      	mov	ip, r8
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fb09 f804 	mul.w	r8, r9, r4
 8000d92:	e7c4      	b.n	8000d1e <__udivmoddi4+0x282>

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d9c:	f001 fd7c 	bl	8002898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da0:	f000 f80a 	bl	8000db8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000da4:	f000 f89e 	bl	8000ee4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000da8:	f000 f86e 	bl	8000e88 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8000dac:	f000 f92c 	bl	8001008 <ssd1306_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ssd1306_TestAll();
 8000db0:	f001 fc02 	bl	80025b8 <ssd1306_TestAll>
 8000db4:	e7fc      	b.n	8000db0 <main+0x18>
	...

08000db8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b094      	sub	sp, #80	@ 0x50
 8000dbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dbe:	f107 0320 	add.w	r3, r7, #32
 8000dc2:	2230      	movs	r2, #48	@ 0x30
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f003 f9c2 	bl	8004150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dcc:	f107 030c 	add.w	r3, r7, #12
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	4b27      	ldr	r3, [pc, #156]	@ (8000e80 <SystemClock_Config+0xc8>)
 8000de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de4:	4a26      	ldr	r2, [pc, #152]	@ (8000e80 <SystemClock_Config+0xc8>)
 8000de6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dea:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dec:	4b24      	ldr	r3, [pc, #144]	@ (8000e80 <SystemClock_Config+0xc8>)
 8000dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000df8:	2300      	movs	r3, #0
 8000dfa:	607b      	str	r3, [r7, #4]
 8000dfc:	4b21      	ldr	r3, [pc, #132]	@ (8000e84 <SystemClock_Config+0xcc>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a20      	ldr	r2, [pc, #128]	@ (8000e84 <SystemClock_Config+0xcc>)
 8000e02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e06:	6013      	str	r3, [r2, #0]
 8000e08:	4b1e      	ldr	r3, [pc, #120]	@ (8000e84 <SystemClock_Config+0xcc>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e14:	2301      	movs	r3, #1
 8000e16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e22:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000e28:	230c      	movs	r3, #12
 8000e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000e2c:	2360      	movs	r3, #96	@ 0x60
 8000e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e30:	2302      	movs	r3, #2
 8000e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e34:	2304      	movs	r3, #4
 8000e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e38:	f107 0320 	add.w	r3, r7, #32
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f002 fcf3 	bl	8003828 <HAL_RCC_OscConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e48:	f000 f89e 	bl	8000f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e50:	2302      	movs	r3, #2
 8000e52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	2103      	movs	r1, #3
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f002 ff55 	bl	8003d18 <HAL_RCC_ClockConfig>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e74:	f000 f888 	bl	8000f88 <Error_Handler>
  }
}
 8000e78:	bf00      	nop
 8000e7a:	3750      	adds	r7, #80	@ 0x50
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40007000 	.word	0x40007000

08000e88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000e8e:	4a13      	ldr	r2, [pc, #76]	@ (8000edc <MX_I2C1_Init+0x54>)
 8000e90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e92:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000e94:	4a12      	ldr	r2, [pc, #72]	@ (8000ee0 <MX_I2C1_Init+0x58>)
 8000e96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e98:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000ea6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000eaa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000eac:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000eb8:	4b07      	ldr	r3, [pc, #28]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ec4:	4804      	ldr	r0, [pc, #16]	@ (8000ed8 <MX_I2C1_Init+0x50>)
 8000ec6:	f002 f801 	bl	8002ecc <HAL_I2C_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ed0:	f000 f85a 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000078 	.word	0x20000078
 8000edc:	40005400 	.word	0x40005400
 8000ee0:	00061a80 	.word	0x00061a80

08000ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b088      	sub	sp, #32
 8000ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 030c 	add.w	r3, r7, #12
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	4b20      	ldr	r3, [pc, #128]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a1f      	ldr	r2, [pc, #124]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]
 8000f1a:	4b19      	ldr	r3, [pc, #100]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a18      	ldr	r2, [pc, #96]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	603b      	str	r3, [r7, #0]
 8000f36:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a11      	ldr	r2, [pc, #68]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <MX_GPIO_Init+0x9c>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	603b      	str	r3, [r7, #0]
 8000f4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f54:	480b      	ldr	r0, [pc, #44]	@ (8000f84 <MX_GPIO_Init+0xa0>)
 8000f56:	f001 ff9f 	bl	8002e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6c:	f107 030c 	add.w	r3, r7, #12
 8000f70:	4619      	mov	r1, r3
 8000f72:	4804      	ldr	r0, [pc, #16]	@ (8000f84 <MX_GPIO_Init+0xa0>)
 8000f74:	f001 fe0c 	bl	8002b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f78:	bf00      	nop
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40020800 	.word	0x40020800

08000f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8c:	b672      	cpsid	i
}
 8000f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <Error_Handler+0x8>

08000f94 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af04      	add	r7, sp, #16
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	9302      	str	r3, [sp, #8]
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	9301      	str	r3, [sp, #4]
 8000fb8:	1dfb      	adds	r3, r7, #7
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2178      	movs	r1, #120	@ 0x78
 8000fc2:	4803      	ldr	r0, [pc, #12]	@ (8000fd0 <ssd1306_WriteCommand+0x2c>)
 8000fc4:	f002 f8c6 	bl	8003154 <HAL_I2C_Mem_Write>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000078 	.word	0x20000078

08000fd4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af04      	add	r7, sp, #16
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe6:	9202      	str	r2, [sp, #8]
 8000fe8:	9301      	str	r3, [sp, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2301      	movs	r3, #1
 8000ff0:	2240      	movs	r2, #64	@ 0x40
 8000ff2:	2178      	movs	r1, #120	@ 0x78
 8000ff4:	4803      	ldr	r0, [pc, #12]	@ (8001004 <ssd1306_WriteData+0x30>)
 8000ff6:	f002 f8ad 	bl	8003154 <HAL_I2C_Mem_Write>
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000078 	.word	0x20000078

08001008 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800100c:	f7ff ffc2 	bl	8000f94 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001010:	2064      	movs	r0, #100	@ 0x64
 8001012:	f001 fcb3 	bl	800297c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001016:	2000      	movs	r0, #0
 8001018:	f000 ff7a 	bl	8001f10 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800101c:	2020      	movs	r0, #32
 800101e:	f7ff ffc1 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff ffbe 	bl	8000fa4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001028:	20b0      	movs	r0, #176	@ 0xb0
 800102a:	f7ff ffbb 	bl	8000fa4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800102e:	20c8      	movs	r0, #200	@ 0xc8
 8001030:	f7ff ffb8 	bl	8000fa4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001034:	2000      	movs	r0, #0
 8001036:	f7ff ffb5 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800103a:	2010      	movs	r0, #16
 800103c:	f7ff ffb2 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001040:	2040      	movs	r0, #64	@ 0x40
 8001042:	f7ff ffaf 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001046:	20ff      	movs	r0, #255	@ 0xff
 8001048:	f000 ff4f 	bl	8001eea <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800104c:	20a1      	movs	r0, #161	@ 0xa1
 800104e:	f7ff ffa9 	bl	8000fa4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001052:	20a6      	movs	r0, #166	@ 0xa6
 8001054:	f7ff ffa6 	bl	8000fa4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001058:	20a8      	movs	r0, #168	@ 0xa8
 800105a:	f7ff ffa3 	bl	8000fa4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800105e:	203f      	movs	r0, #63	@ 0x3f
 8001060:	f7ff ffa0 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001064:	20a4      	movs	r0, #164	@ 0xa4
 8001066:	f7ff ff9d 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800106a:	20d3      	movs	r0, #211	@ 0xd3
 800106c:	f7ff ff9a 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001070:	2000      	movs	r0, #0
 8001072:	f7ff ff97 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001076:	20d5      	movs	r0, #213	@ 0xd5
 8001078:	f7ff ff94 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800107c:	20f0      	movs	r0, #240	@ 0xf0
 800107e:	f7ff ff91 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001082:	20d9      	movs	r0, #217	@ 0xd9
 8001084:	f7ff ff8e 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001088:	2022      	movs	r0, #34	@ 0x22
 800108a:	f7ff ff8b 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800108e:	20da      	movs	r0, #218	@ 0xda
 8001090:	f7ff ff88 	bl	8000fa4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001094:	2012      	movs	r0, #18
 8001096:	f7ff ff85 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800109a:	20db      	movs	r0, #219	@ 0xdb
 800109c:	f7ff ff82 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80010a0:	2020      	movs	r0, #32
 80010a2:	f7ff ff7f 	bl	8000fa4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80010a6:	208d      	movs	r0, #141	@ 0x8d
 80010a8:	f7ff ff7c 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80010ac:	2014      	movs	r0, #20
 80010ae:	f7ff ff79 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80010b2:	2001      	movs	r0, #1
 80010b4:	f000 ff2c 	bl	8001f10 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 f80f 	bl	80010dc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80010be:	f000 f825 	bl	800110c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80010c2:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <ssd1306_Init+0xd0>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80010c8:	4b03      	ldr	r3, [pc, #12]	@ (80010d8 <ssd1306_Init+0xd0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80010ce:	4b02      	ldr	r3, [pc, #8]	@ (80010d8 <ssd1306_Init+0xd0>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	711a      	strb	r2, [r3, #4]
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200004cc 	.word	0x200004cc

080010dc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <ssd1306_Fill+0x14>
 80010ec:	2300      	movs	r3, #0
 80010ee:	e000      	b.n	80010f2 <ssd1306_Fill+0x16>
 80010f0:	23ff      	movs	r3, #255	@ 0xff
 80010f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010f6:	4619      	mov	r1, r3
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <ssd1306_Fill+0x2c>)
 80010fa:	f003 f829 	bl	8004150 <memset>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200000cc 	.word	0x200000cc

0800110c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001112:	2300      	movs	r3, #0
 8001114:	71fb      	strb	r3, [r7, #7]
 8001116:	e016      	b.n	8001146 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	3b50      	subs	r3, #80	@ 0x50
 800111c:	b2db      	uxtb	r3, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ff40 	bl	8000fa4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff ff3d 	bl	8000fa4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800112a:	2010      	movs	r0, #16
 800112c:	f7ff ff3a 	bl	8000fa4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	01db      	lsls	r3, r3, #7
 8001134:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <ssd1306_UpdateScreen+0x4c>)
 8001136:	4413      	add	r3, r2
 8001138:	2180      	movs	r1, #128	@ 0x80
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff ff4a 	bl	8000fd4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	3301      	adds	r3, #1
 8001144:	71fb      	strb	r3, [r7, #7]
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	2b07      	cmp	r3, #7
 800114a:	d9e5      	bls.n	8001118 <ssd1306_UpdateScreen+0xc>
    }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	200000cc 	.word	0x200000cc

0800115c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
 8001166:	460b      	mov	r3, r1
 8001168:	71bb      	strb	r3, [r7, #6]
 800116a:	4613      	mov	r3, r2
 800116c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	2b00      	cmp	r3, #0
 8001174:	db3d      	blt.n	80011f2 <ssd1306_DrawPixel+0x96>
 8001176:	79bb      	ldrb	r3, [r7, #6]
 8001178:	2b3f      	cmp	r3, #63	@ 0x3f
 800117a:	d83a      	bhi.n	80011f2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800117c:	797b      	ldrb	r3, [r7, #5]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d11a      	bne.n	80011b8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	79bb      	ldrb	r3, [r7, #6]
 8001186:	08db      	lsrs	r3, r3, #3
 8001188:	b2d8      	uxtb	r0, r3
 800118a:	4603      	mov	r3, r0
 800118c:	01db      	lsls	r3, r3, #7
 800118e:	4413      	add	r3, r2
 8001190:	4a1b      	ldr	r2, [pc, #108]	@ (8001200 <ssd1306_DrawPixel+0xa4>)
 8001192:	5cd3      	ldrb	r3, [r2, r3]
 8001194:	b25a      	sxtb	r2, r3
 8001196:	79bb      	ldrb	r3, [r7, #6]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	2101      	movs	r1, #1
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b259      	sxtb	r1, r3
 80011a8:	79fa      	ldrb	r2, [r7, #7]
 80011aa:	4603      	mov	r3, r0
 80011ac:	01db      	lsls	r3, r3, #7
 80011ae:	4413      	add	r3, r2
 80011b0:	b2c9      	uxtb	r1, r1
 80011b2:	4a13      	ldr	r2, [pc, #76]	@ (8001200 <ssd1306_DrawPixel+0xa4>)
 80011b4:	54d1      	strb	r1, [r2, r3]
 80011b6:	e01d      	b.n	80011f4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80011b8:	79fa      	ldrb	r2, [r7, #7]
 80011ba:	79bb      	ldrb	r3, [r7, #6]
 80011bc:	08db      	lsrs	r3, r3, #3
 80011be:	b2d8      	uxtb	r0, r3
 80011c0:	4603      	mov	r3, r0
 80011c2:	01db      	lsls	r3, r3, #7
 80011c4:	4413      	add	r3, r2
 80011c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001200 <ssd1306_DrawPixel+0xa4>)
 80011c8:	5cd3      	ldrb	r3, [r2, r3]
 80011ca:	b25a      	sxtb	r2, r3
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	2101      	movs	r1, #1
 80011d4:	fa01 f303 	lsl.w	r3, r1, r3
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4013      	ands	r3, r2
 80011e0:	b259      	sxtb	r1, r3
 80011e2:	79fa      	ldrb	r2, [r7, #7]
 80011e4:	4603      	mov	r3, r0
 80011e6:	01db      	lsls	r3, r3, #7
 80011e8:	4413      	add	r3, r2
 80011ea:	b2c9      	uxtb	r1, r1
 80011ec:	4a04      	ldr	r2, [pc, #16]	@ (8001200 <ssd1306_DrawPixel+0xa4>)
 80011ee:	54d1      	strb	r1, [r2, r3]
 80011f0:	e000      	b.n	80011f4 <ssd1306_DrawPixel+0x98>
        return;
 80011f2:	bf00      	nop
    }
}
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200000cc 	.word	0x200000cc

08001204 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b089      	sub	sp, #36	@ 0x24
 8001208:	af00      	add	r7, sp, #0
 800120a:	4604      	mov	r4, r0
 800120c:	4638      	mov	r0, r7
 800120e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001212:	4623      	mov	r3, r4
 8001214:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	2b1f      	cmp	r3, #31
 800121a:	d902      	bls.n	8001222 <ssd1306_WriteChar+0x1e>
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001220:	d901      	bls.n	8001226 <ssd1306_WriteChar+0x22>
        return 0;
 8001222:	2300      	movs	r3, #0
 8001224:	e079      	b.n	800131a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d005      	beq.n	8001238 <ssd1306_WriteChar+0x34>
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	3b20      	subs	r3, #32
 8001232:	4413      	add	r3, r2
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	e000      	b.n	800123a <ssd1306_WriteChar+0x36>
 8001238:	783b      	ldrb	r3, [r7, #0]
 800123a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800123c:	4b39      	ldr	r3, [pc, #228]	@ (8001324 <ssd1306_WriteChar+0x120>)
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	7dfb      	ldrb	r3, [r7, #23]
 8001244:	4413      	add	r3, r2
 8001246:	2b80      	cmp	r3, #128	@ 0x80
 8001248:	dc06      	bgt.n	8001258 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800124a:	4b36      	ldr	r3, [pc, #216]	@ (8001324 <ssd1306_WriteChar+0x120>)
 800124c:	885b      	ldrh	r3, [r3, #2]
 800124e:	461a      	mov	r2, r3
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001254:	2b40      	cmp	r3, #64	@ 0x40
 8001256:	dd01      	ble.n	800125c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001258:	2300      	movs	r3, #0
 800125a:	e05e      	b.n	800131a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800125c:	2300      	movs	r3, #0
 800125e:	61fb      	str	r3, [r7, #28]
 8001260:	e04d      	b.n	80012fe <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	7bfb      	ldrb	r3, [r7, #15]
 8001266:	3b20      	subs	r3, #32
 8001268:	7879      	ldrb	r1, [r7, #1]
 800126a:	fb01 f303 	mul.w	r3, r1, r3
 800126e:	4619      	mov	r1, r3
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	440b      	add	r3, r1
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	4413      	add	r3, r2
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
 8001280:	e036      	b.n	80012f0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d013      	beq.n	80012ba <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001292:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <ssd1306_WriteChar+0x120>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	b2da      	uxtb	r2, r3
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4413      	add	r3, r2
 800129e:	b2d8      	uxtb	r0, r3
 80012a0:	4b20      	ldr	r3, [pc, #128]	@ (8001324 <ssd1306_WriteChar+0x120>)
 80012a2:	885b      	ldrh	r3, [r3, #2]
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	4413      	add	r3, r2
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80012b2:	4619      	mov	r1, r3
 80012b4:	f7ff ff52 	bl	800115c <ssd1306_DrawPixel>
 80012b8:	e017      	b.n	80012ea <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80012ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001324 <ssd1306_WriteChar+0x120>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	4413      	add	r3, r2
 80012c6:	b2d8      	uxtb	r0, r3
 80012c8:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <ssd1306_WriteChar+0x120>)
 80012ca:	885b      	ldrh	r3, [r3, #2]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4413      	add	r3, r2
 80012d4:	b2d9      	uxtb	r1, r3
 80012d6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80012da:	2b00      	cmp	r3, #0
 80012dc:	bf0c      	ite	eq
 80012de:	2301      	moveq	r3, #1
 80012e0:	2300      	movne	r3, #0
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	f7ff ff39 	bl	800115c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	3301      	adds	r3, #1
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d3c4      	bcc.n	8001282 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	3301      	adds	r3, #1
 80012fc:	61fb      	str	r3, [r7, #28]
 80012fe:	787b      	ldrb	r3, [r7, #1]
 8001300:	461a      	mov	r2, r3
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	4293      	cmp	r3, r2
 8001306:	d3ac      	bcc.n	8001262 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <ssd1306_WriteChar+0x120>)
 800130a:	881a      	ldrh	r2, [r3, #0]
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	b29b      	uxth	r3, r3
 8001310:	4413      	add	r3, r2
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b03      	ldr	r3, [pc, #12]	@ (8001324 <ssd1306_WriteChar+0x120>)
 8001316:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3724      	adds	r7, #36	@ 0x24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	bf00      	nop
 8001324:	200004cc 	.word	0x200004cc

08001328 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af02      	add	r7, sp, #8
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	4638      	mov	r0, r7
 8001332:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001336:	e013      	b.n	8001360 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	7818      	ldrb	r0, [r3, #0]
 800133c:	7e3b      	ldrb	r3, [r7, #24]
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	463b      	mov	r3, r7
 8001342:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001344:	f7ff ff5e 	bl	8001204 <ssd1306_WriteChar>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	429a      	cmp	r2, r3
 8001352:	d002      	beq.n	800135a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	e008      	b.n	800136c <ssd1306_WriteString+0x44>
        }
        str++;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	3301      	adds	r3, #1
 800135e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1e7      	bne.n	8001338 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	781b      	ldrb	r3, [r3, #0]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	460a      	mov	r2, r1
 800137e:	71fb      	strb	r3, [r7, #7]
 8001380:	4613      	mov	r3, r2
 8001382:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	b29a      	uxth	r2, r3
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <ssd1306_SetCursor+0x2c>)
 800138a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800138c:	79bb      	ldrb	r3, [r7, #6]
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b03      	ldr	r3, [pc, #12]	@ (80013a0 <ssd1306_SetCursor+0x2c>)
 8001392:	805a      	strh	r2, [r3, #2]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	200004cc 	.word	0x200004cc

080013a4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b089      	sub	sp, #36	@ 0x24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4604      	mov	r4, r0
 80013ac:	4608      	mov	r0, r1
 80013ae:	4611      	mov	r1, r2
 80013b0:	461a      	mov	r2, r3
 80013b2:	4623      	mov	r3, r4
 80013b4:	71fb      	strb	r3, [r7, #7]
 80013b6:	4603      	mov	r3, r0
 80013b8:	71bb      	strb	r3, [r7, #6]
 80013ba:	460b      	mov	r3, r1
 80013bc:	717b      	strb	r3, [r7, #5]
 80013be:	4613      	mov	r3, r2
 80013c0:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80013c2:	797a      	ldrb	r2, [r7, #5]
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	bfb8      	it	lt
 80013cc:	425b      	neglt	r3, r3
 80013ce:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80013d0:	793a      	ldrb	r2, [r7, #4]
 80013d2:	79bb      	ldrb	r3, [r7, #6]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	bfb8      	it	lt
 80013da:	425b      	neglt	r3, r3
 80013dc:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80013de:	79fa      	ldrb	r2, [r7, #7]
 80013e0:	797b      	ldrb	r3, [r7, #5]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d201      	bcs.n	80013ea <ssd1306_Line+0x46>
 80013e6:	2301      	movs	r3, #1
 80013e8:	e001      	b.n	80013ee <ssd1306_Line+0x4a>
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80013f0:	79ba      	ldrb	r2, [r7, #6]
 80013f2:	793b      	ldrb	r3, [r7, #4]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d201      	bcs.n	80013fc <ssd1306_Line+0x58>
 80013f8:	2301      	movs	r3, #1
 80013fa:	e001      	b.n	8001400 <ssd1306_Line+0x5c>
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 800140a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800140e:	7939      	ldrb	r1, [r7, #4]
 8001410:	797b      	ldrb	r3, [r7, #5]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fea2 	bl	800115c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001418:	e024      	b.n	8001464 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 800141a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800141e:	79b9      	ldrb	r1, [r7, #6]
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fe9a 	bl	800115c <ssd1306_DrawPixel>
        error2 = error * 2;
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	425b      	negs	r3, r3
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	429a      	cmp	r2, r3
 8001436:	dd08      	ble.n	800144a <ssd1306_Line+0xa6>
            error -= deltaY;
 8001438:	69fa      	ldr	r2, [r7, #28]
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	b2da      	uxtb	r2, r3
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	4413      	add	r3, r2
 8001448:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	429a      	cmp	r2, r3
 8001450:	da08      	bge.n	8001464 <ssd1306_Line+0xc0>
            error += deltaX;
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	4413      	add	r3, r2
 8001458:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	b2da      	uxtb	r2, r3
 800145e:	79bb      	ldrb	r3, [r7, #6]
 8001460:	4413      	add	r3, r2
 8001462:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001464:	79fa      	ldrb	r2, [r7, #7]
 8001466:	797b      	ldrb	r3, [r7, #5]
 8001468:	429a      	cmp	r2, r3
 800146a:	d1d6      	bne.n	800141a <ssd1306_Line+0x76>
 800146c:	79ba      	ldrb	r2, [r7, #6]
 800146e:	793b      	ldrb	r3, [r7, #4]
 8001470:	429a      	cmp	r2, r3
 8001472:	d1d2      	bne.n	800141a <ssd1306_Line+0x76>
        }
    }
    return;
 8001474:	bf00      	nop
}
 8001476:	3724      	adds	r7, #36	@ 0x24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd90      	pop	{r4, r7, pc}

0800147c <ssd1306_Polyline>:

/* Draw polyline */
void ssd1306_Polyline(const SSD1306_VERTEX *par_vertex, uint16_t par_size, SSD1306_COLOR color) {
 800147c:	b590      	push	{r4, r7, lr}
 800147e:	b087      	sub	sp, #28
 8001480:	af02      	add	r7, sp, #8
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	807b      	strh	r3, [r7, #2]
 8001488:	4613      	mov	r3, r2
 800148a:	707b      	strb	r3, [r7, #1]
    uint16_t i;
    if(par_vertex == NULL) {
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d02a      	beq.n	80014e8 <ssd1306_Polyline+0x6c>
        return;
    }

    for(i = 1; i < par_size; i++) {
 8001492:	2301      	movs	r3, #1
 8001494:	81fb      	strh	r3, [r7, #14]
 8001496:	e022      	b.n	80014de <ssd1306_Polyline+0x62>
        ssd1306_Line(par_vertex[i - 1].x, par_vertex[i - 1].y, par_vertex[i].x, par_vertex[i].y, color);
 8001498:	89fb      	ldrh	r3, [r7, #14]
 800149a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800149e:	3b01      	subs	r3, #1
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	7818      	ldrb	r0, [r3, #0]
 80014a8:	89fb      	ldrh	r3, [r7, #14]
 80014aa:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80014ae:	3b01      	subs	r3, #1
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	7859      	ldrb	r1, [r3, #1]
 80014b8:	89fb      	ldrh	r3, [r7, #14]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	4413      	add	r3, r2
 80014c0:	781c      	ldrb	r4, [r3, #0]
 80014c2:	89fb      	ldrh	r3, [r7, #14]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	785a      	ldrb	r2, [r3, #1]
 80014cc:	787b      	ldrb	r3, [r7, #1]
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	4613      	mov	r3, r2
 80014d2:	4622      	mov	r2, r4
 80014d4:	f7ff ff66 	bl	80013a4 <ssd1306_Line>
    for(i = 1; i < par_size; i++) {
 80014d8:	89fb      	ldrh	r3, [r7, #14]
 80014da:	3301      	adds	r3, #1
 80014dc:	81fb      	strh	r3, [r7, #14]
 80014de:	89fa      	ldrh	r2, [r7, #14]
 80014e0:	887b      	ldrh	r3, [r7, #2]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d3d8      	bcc.n	8001498 <ssd1306_Polyline+0x1c>
    }

    return;
 80014e6:	e000      	b.n	80014ea <ssd1306_Polyline+0x6e>
        return;
 80014e8:	bf00      	nop
}
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd90      	pop	{r4, r7, pc}

080014f0 <ssd1306_DegToRad>:

/* Convert Degrees to Radians */
static float ssd1306_DegToRad(float par_deg) {
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	ed87 0a01 	vstr	s0, [r7, #4]
    return par_deg * (3.14f / 180.0f);
 80014fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80014fe:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001514 <ssd1306_DegToRad+0x24>
 8001502:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001506:	eeb0 0a67 	vmov.f32	s0, s15
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	3c8ee7a7 	.word	0x3c8ee7a7

08001518 <ssd1306_NormalizeTo0_360>:

/* Normalize degree to [0;360] */
static uint16_t ssd1306_NormalizeTo0_360(uint16_t par_deg) {
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	80fb      	strh	r3, [r7, #6]
    uint16_t loc_angle;
    if(par_deg <= 360) {
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001528:	d802      	bhi.n	8001530 <ssd1306_NormalizeTo0_360+0x18>
        loc_angle = par_deg;
 800152a:	88fb      	ldrh	r3, [r7, #6]
 800152c:	81fb      	strh	r3, [r7, #14]
 800152e:	e013      	b.n	8001558 <ssd1306_NormalizeTo0_360+0x40>
    } else {
        loc_angle = par_deg % 360;
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	08da      	lsrs	r2, r3, #3
 8001534:	490c      	ldr	r1, [pc, #48]	@ (8001568 <ssd1306_NormalizeTo0_360+0x50>)
 8001536:	fba1 1202 	umull	r1, r2, r1, r2
 800153a:	0892      	lsrs	r2, r2, #2
 800153c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001540:	fb01 f202 	mul.w	r2, r1, r2
 8001544:	1a9b      	subs	r3, r3, r2
 8001546:	81fb      	strh	r3, [r7, #14]
        loc_angle = (loc_angle ? loc_angle : 360);
 8001548:	89fb      	ldrh	r3, [r7, #14]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <ssd1306_NormalizeTo0_360+0x3a>
 800154e:	89fb      	ldrh	r3, [r7, #14]
 8001550:	e001      	b.n	8001556 <ssd1306_NormalizeTo0_360+0x3e>
 8001552:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001556:	81fb      	strh	r3, [r7, #14]
    }
    return loc_angle;
 8001558:	89fb      	ldrh	r3, [r7, #14]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3714      	adds	r7, #20
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	16c16c17 	.word	0x16c16c17

0800156c <ssd1306_DrawArc>:
/*
 * DrawArc. Draw angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle in degree
 * sweep in degree
 */
void ssd1306_DrawArc(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b08d      	sub	sp, #52	@ 0x34
 8001570:	af02      	add	r7, sp, #8
 8001572:	4604      	mov	r4, r0
 8001574:	4608      	mov	r0, r1
 8001576:	4611      	mov	r1, r2
 8001578:	461a      	mov	r2, r3
 800157a:	4623      	mov	r3, r4
 800157c:	73fb      	strb	r3, [r7, #15]
 800157e:	4603      	mov	r3, r0
 8001580:	73bb      	strb	r3, [r7, #14]
 8001582:	460b      	mov	r3, r1
 8001584:	737b      	strb	r3, [r7, #13]
 8001586:	4613      	mov	r3, r2
 8001588:	817b      	strh	r3, [r7, #10]
    uint8_t yp1,yp2;
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 800158a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ffc3 	bl	8001518 <ssd1306_NormalizeTo0_360>
 8001592:	4603      	mov	r3, r0
 8001594:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8001596:	897b      	ldrh	r3, [r7, #10]
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ffbd 	bl	8001518 <ssd1306_NormalizeTo0_360>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b63      	ldr	r3, [pc, #396]	@ (8001730 <ssd1306_DrawArc+0x1c4>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
 80015aa:	4a62      	ldr	r2, [pc, #392]	@ (8001734 <ssd1306_DrawArc+0x1c8>)
 80015ac:	fb82 1203 	smull	r1, r2, r2, r3
 80015b0:	441a      	add	r2, r3
 80015b2:	1212      	asrs	r2, r2, #8
 80015b4:	17db      	asrs	r3, r3, #31
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 80015ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001730 <ssd1306_DrawArc+0x1c4>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	fb02 f303 	mul.w	r3, r2, r3
 80015c6:	08db      	lsrs	r3, r3, #3
 80015c8:	4a5b      	ldr	r2, [pc, #364]	@ (8001738 <ssd1306_DrawArc+0x1cc>)
 80015ca:	fba2 2303 	umull	r2, r3, r2, r3
 80015ce:	089b      	lsrs	r3, r3, #2
 80015d0:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ea:	edc7 7a05 	vstr	s15, [r7, #20]
    while(count < approx_segments)
 80015ee:	e096      	b.n	800171e <ssd1306_DrawArc+0x1b2>
    {
        rad = ssd1306_DegToRad(count*approx_degree);
 80015f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f2:	ee07 3a90 	vmov	s15, r3
 80015f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80015fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001602:	eeb0 0a67 	vmov.f32	s0, s15
 8001606:	f7ff ff73 	bl	80014f0 <ssd1306_DegToRad>
 800160a:	ed87 0a08 	vstr	s0, [r7, #32]
        xp1 = x + (int8_t)(sinf(rad)*radius);
 800160e:	ed97 0a08 	vldr	s0, [r7, #32]
 8001612:	f003 fa45 	bl	8004aa0 <sinf>
 8001616:	eeb0 7a40 	vmov.f32	s14, s0
 800161a:	7b7b      	ldrb	r3, [r7, #13]
 800161c:	ee07 3a90 	vmov	s15, r3
 8001620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001624:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001628:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800162c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001630:	793b      	ldrb	r3, [r7, #4]
 8001632:	b25b      	sxtb	r3, r3
 8001634:	b2da      	uxtb	r2, r3
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	4413      	add	r3, r2
 800163a:	74fb      	strb	r3, [r7, #19]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 800163c:	ed97 0a08 	vldr	s0, [r7, #32]
 8001640:	f003 f9ea 	bl	8004a18 <cosf>
 8001644:	eeb0 7a40 	vmov.f32	s14, s0
 8001648:	7b7b      	ldrb	r3, [r7, #13]
 800164a:	ee07 3a90 	vmov	s15, r3
 800164e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001652:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800165a:	edc7 7a01 	vstr	s15, [r7, #4]
 800165e:	793b      	ldrb	r3, [r7, #4]
 8001660:	b25b      	sxtb	r3, r3
 8001662:	b2da      	uxtb	r2, r3
 8001664:	7bbb      	ldrb	r3, [r7, #14]
 8001666:	4413      	add	r3, r2
 8001668:	74bb      	strb	r3, [r7, #18]
        count++;
 800166a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166c:	3301      	adds	r3, #1
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
        if(count != approx_segments) {
 8001670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	429a      	cmp	r2, r3
 8001676:	d00f      	beq.n	8001698 <ssd1306_DrawArc+0x12c>
            rad = ssd1306_DegToRad(count*approx_degree);
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	ee07 3a90 	vmov	s15, r3
 800167e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001682:	edd7 7a05 	vldr	s15, [r7, #20]
 8001686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800168a:	eeb0 0a67 	vmov.f32	s0, s15
 800168e:	f7ff ff2f 	bl	80014f0 <ssd1306_DegToRad>
 8001692:	ed87 0a08 	vstr	s0, [r7, #32]
 8001696:	e00a      	b.n	80016ae <ssd1306_DrawArc+0x142>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016a2:	eeb0 0a67 	vmov.f32	s0, s15
 80016a6:	f7ff ff23 	bl	80014f0 <ssd1306_DegToRad>
 80016aa:	ed87 0a08 	vstr	s0, [r7, #32]
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 80016ae:	ed97 0a08 	vldr	s0, [r7, #32]
 80016b2:	f003 f9f5 	bl	8004aa0 <sinf>
 80016b6:	eeb0 7a40 	vmov.f32	s14, s0
 80016ba:	7b7b      	ldrb	r3, [r7, #13]
 80016bc:	ee07 3a90 	vmov	s15, r3
 80016c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80016d0:	793b      	ldrb	r3, [r7, #4]
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
 80016d8:	4413      	add	r3, r2
 80016da:	747b      	strb	r3, [r7, #17]
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 80016dc:	ed97 0a08 	vldr	s0, [r7, #32]
 80016e0:	f003 f99a 	bl	8004a18 <cosf>
 80016e4:	eeb0 7a40 	vmov.f32	s14, s0
 80016e8:	7b7b      	ldrb	r3, [r7, #13]
 80016ea:	ee07 3a90 	vmov	s15, r3
 80016ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016fa:	edc7 7a01 	vstr	s15, [r7, #4]
 80016fe:	793b      	ldrb	r3, [r7, #4]
 8001700:	b25b      	sxtb	r3, r3
 8001702:	b2da      	uxtb	r2, r3
 8001704:	7bbb      	ldrb	r3, [r7, #14]
 8001706:	4413      	add	r3, r2
 8001708:	743b      	strb	r3, [r7, #16]
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 800170a:	7c3c      	ldrb	r4, [r7, #16]
 800170c:	7c7a      	ldrb	r2, [r7, #17]
 800170e:	7cb9      	ldrb	r1, [r7, #18]
 8001710:	7cf8      	ldrb	r0, [r7, #19]
 8001712:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	4623      	mov	r3, r4
 800171a:	f7ff fe43 	bl	80013a4 <ssd1306_Line>
    while(count < approx_segments)
 800171e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	429a      	cmp	r2, r3
 8001724:	f4ff af64 	bcc.w	80015f0 <ssd1306_DrawArc+0x84>
    }
    
    return;
 8001728:	bf00      	nop
}
 800172a:	372c      	adds	r7, #44	@ 0x2c
 800172c:	46bd      	mov	sp, r7
 800172e:	bd90      	pop	{r4, r7, pc}
 8001730:	080055de 	.word	0x080055de
 8001734:	b60b60b7 	.word	0xb60b60b7
 8001738:	16c16c17 	.word	0x16c16c17

0800173c <ssd1306_DrawArcWithRadiusLine>:
 * Draw arc with radius line
 * Angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle: start angle in degree
 * sweep: finish angle in degree
 */
void ssd1306_DrawArcWithRadiusLine(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 800173c:	b590      	push	{r4, r7, lr}
 800173e:	b08f      	sub	sp, #60	@ 0x3c
 8001740:	af02      	add	r7, sp, #8
 8001742:	4604      	mov	r4, r0
 8001744:	4608      	mov	r0, r1
 8001746:	4611      	mov	r1, r2
 8001748:	461a      	mov	r2, r3
 800174a:	4623      	mov	r3, r4
 800174c:	73fb      	strb	r3, [r7, #15]
 800174e:	4603      	mov	r3, r0
 8001750:	73bb      	strb	r3, [r7, #14]
 8001752:	460b      	mov	r3, r1
 8001754:	737b      	strb	r3, [r7, #13]
 8001756:	4613      	mov	r3, r2
 8001758:	817b      	strh	r3, [r7, #10]
    const uint32_t CIRCLE_APPROXIMATION_SEGMENTS = 36;
 800175a:	2324      	movs	r3, #36	@ 0x24
 800175c:	623b      	str	r3, [r7, #32]
    float approx_degree;
    uint32_t approx_segments;
    uint8_t xp1;
    uint8_t xp2 = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t yp1;
    uint8_t yp2 = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 800176a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fed2 	bl	8001518 <ssd1306_NormalizeTo0_360>
 8001774:	4603      	mov	r3, r0
 8001776:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8001778:	897b      	ldrh	r3, [r7, #10]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fecc 	bl	8001518 <ssd1306_NormalizeTo0_360>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	6a3b      	ldr	r3, [r7, #32]
 8001786:	fb02 f303 	mul.w	r3, r2, r3
 800178a:	08db      	lsrs	r3, r3, #3
 800178c:	4a8a      	ldr	r2, [pc, #552]	@ (80019b8 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 800178e:	fba2 2303 	umull	r2, r3, r2, r3
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	62bb      	str	r3, [r7, #40]	@ 0x28
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	6a3a      	ldr	r2, [r7, #32]
 800179a:	fb02 f303 	mul.w	r3, r2, r3
 800179e:	08db      	lsrs	r3, r3, #3
 80017a0:	4a85      	ldr	r2, [pc, #532]	@ (80019b8 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 80017a2:	fba2 2303 	umull	r2, r3, r2, r3
 80017a6:	089b      	lsrs	r3, r3, #2
 80017a8:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	ee07 3a90 	vmov	s15, r3
 80017b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017c2:	edc7 7a05 	vstr	s15, [r7, #20]

    rad = ssd1306_DegToRad(count*approx_degree);
 80017c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c8:	ee07 3a90 	vmov	s15, r3
 80017cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80017d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d8:	eeb0 0a67 	vmov.f32	s0, s15
 80017dc:	f7ff fe88 	bl	80014f0 <ssd1306_DegToRad>
 80017e0:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    uint8_t first_point_x = x + (int8_t)(sinf(rad)*radius);
 80017e4:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80017e8:	f003 f95a 	bl	8004aa0 <sinf>
 80017ec:	eeb0 7a40 	vmov.f32	s14, s0
 80017f0:	7b7b      	ldrb	r3, [r7, #13]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001802:	edc7 7a01 	vstr	s15, [r7, #4]
 8001806:	793b      	ldrb	r3, [r7, #4]
 8001808:	b25b      	sxtb	r3, r3
 800180a:	b2da      	uxtb	r2, r3
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	4413      	add	r3, r2
 8001810:	74fb      	strb	r3, [r7, #19]
    uint8_t first_point_y = y + (int8_t)(cosf(rad)*radius);   
 8001812:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001816:	f003 f8ff 	bl	8004a18 <cosf>
 800181a:	eeb0 7a40 	vmov.f32	s14, s0
 800181e:	7b7b      	ldrb	r3, [r7, #13]
 8001820:	ee07 3a90 	vmov	s15, r3
 8001824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800182c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001830:	edc7 7a01 	vstr	s15, [r7, #4]
 8001834:	793b      	ldrb	r3, [r7, #4]
 8001836:	b25b      	sxtb	r3, r3
 8001838:	b2da      	uxtb	r2, r3
 800183a:	7bbb      	ldrb	r3, [r7, #14]
 800183c:	4413      	add	r3, r2
 800183e:	74bb      	strb	r3, [r7, #18]
    while (count < approx_segments) {
 8001840:	e09a      	b.n	8001978 <ssd1306_DrawArcWithRadiusLine+0x23c>
        rad = ssd1306_DegToRad(count*approx_degree);
 8001842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001850:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001854:	eeb0 0a67 	vmov.f32	s0, s15
 8001858:	f7ff fe4a 	bl	80014f0 <ssd1306_DegToRad>
 800185c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        xp1 = x + (int8_t)(sinf(rad)*radius);
 8001860:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001864:	f003 f91c 	bl	8004aa0 <sinf>
 8001868:	eeb0 7a40 	vmov.f32	s14, s0
 800186c:	7b7b      	ldrb	r3, [r7, #13]
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800187e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001882:	793b      	ldrb	r3, [r7, #4]
 8001884:	b25b      	sxtb	r3, r3
 8001886:	b2da      	uxtb	r2, r3
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	4413      	add	r3, r2
 800188c:	747b      	strb	r3, [r7, #17]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 800188e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001892:	f003 f8c1 	bl	8004a18 <cosf>
 8001896:	eeb0 7a40 	vmov.f32	s14, s0
 800189a:	7b7b      	ldrb	r3, [r7, #13]
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ac:	edc7 7a01 	vstr	s15, [r7, #4]
 80018b0:	793b      	ldrb	r3, [r7, #4]
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	7bbb      	ldrb	r3, [r7, #14]
 80018b8:	4413      	add	r3, r2
 80018ba:	743b      	strb	r3, [r7, #16]
        count++;
 80018bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018be:	3301      	adds	r3, #1
 80018c0:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (count != approx_segments) {
 80018c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d00f      	beq.n	80018ea <ssd1306_DrawArcWithRadiusLine+0x1ae>
            rad = ssd1306_DegToRad(count*approx_degree);
 80018ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018cc:	ee07 3a90 	vmov	s15, r3
 80018d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80018d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018dc:	eeb0 0a67 	vmov.f32	s0, s15
 80018e0:	f7ff fe06 	bl	80014f0 <ssd1306_DegToRad>
 80018e4:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 80018e8:	e00a      	b.n	8001900 <ssd1306_DrawArcWithRadiusLine+0x1c4>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	ee07 3a90 	vmov	s15, r3
 80018f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018f4:	eeb0 0a67 	vmov.f32	s0, s15
 80018f8:	f7ff fdfa 	bl	80014f0 <ssd1306_DegToRad>
 80018fc:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 8001900:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001904:	f003 f8cc 	bl	8004aa0 <sinf>
 8001908:	eeb0 7a40 	vmov.f32	s14, s0
 800190c:	7b7b      	ldrb	r3, [r7, #13]
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800191a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001922:	793b      	ldrb	r3, [r7, #4]
 8001924:	b25b      	sxtb	r3, r3
 8001926:	b2da      	uxtb	r2, r3
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	4413      	add	r3, r2
 800192c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 8001930:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001934:	f003 f870 	bl	8004a18 <cosf>
 8001938:	eeb0 7a40 	vmov.f32	s14, s0
 800193c:	7b7b      	ldrb	r3, [r7, #13]
 800193e:	ee07 3a90 	vmov	s15, r3
 8001942:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800194e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001952:	793b      	ldrb	r3, [r7, #4]
 8001954:	b25b      	sxtb	r3, r3
 8001956:	b2da      	uxtb	r2, r3
 8001958:	7bbb      	ldrb	r3, [r7, #14]
 800195a:	4413      	add	r3, r2
 800195c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 8001960:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001964:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001968:	7c39      	ldrb	r1, [r7, #16]
 800196a:	7c78      	ldrb	r0, [r7, #17]
 800196c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	4623      	mov	r3, r4
 8001974:	f7ff fd16 	bl	80013a4 <ssd1306_Line>
    while (count < approx_segments) {
 8001978:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	429a      	cmp	r2, r3
 800197e:	f4ff af60 	bcc.w	8001842 <ssd1306_DrawArcWithRadiusLine+0x106>
    }
    
    // Radius line
    ssd1306_Line(x,y,first_point_x,first_point_y,color);
 8001982:	7cbc      	ldrb	r4, [r7, #18]
 8001984:	7cfa      	ldrb	r2, [r7, #19]
 8001986:	7bb9      	ldrb	r1, [r7, #14]
 8001988:	7bf8      	ldrb	r0, [r7, #15]
 800198a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	4623      	mov	r3, r4
 8001992:	f7ff fd07 	bl	80013a4 <ssd1306_Line>
    ssd1306_Line(x,y,xp2,yp2,color);
 8001996:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 800199a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800199e:	7bb9      	ldrb	r1, [r7, #14]
 80019a0:	7bf8      	ldrb	r0, [r7, #15]
 80019a2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4623      	mov	r3, r4
 80019aa:	f7ff fcfb 	bl	80013a4 <ssd1306_Line>
    return;
 80019ae:	bf00      	nop
}
 80019b0:	3734      	adds	r7, #52	@ 0x34
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd90      	pop	{r4, r7, pc}
 80019b6:	bf00      	nop
 80019b8:	16c16c17 	.word	0x16c16c17

080019bc <ssd1306_DrawCircle>:

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b087      	sub	sp, #28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4604      	mov	r4, r0
 80019c4:	4608      	mov	r0, r1
 80019c6:	4611      	mov	r1, r2
 80019c8:	461a      	mov	r2, r3
 80019ca:	4623      	mov	r3, r4
 80019cc:	71fb      	strb	r3, [r7, #7]
 80019ce:	4603      	mov	r3, r0
 80019d0:	71bb      	strb	r3, [r7, #6]
 80019d2:	460b      	mov	r3, r1
 80019d4:	717b      	strb	r3, [r7, #5]
 80019d6:	4613      	mov	r3, r2
 80019d8:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 80019da:	797b      	ldrb	r3, [r7, #5]
 80019dc:	425b      	negs	r3, r3
 80019de:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 80019e4:	797b      	ldrb	r3, [r7, #5]
 80019e6:	f1c3 0301 	rsb	r3, r3, #1
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	db65      	blt.n	8001ac2 <ssd1306_DrawCircle+0x106>
 80019f6:	79bb      	ldrb	r3, [r7, #6]
 80019f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80019fa:	d862      	bhi.n	8001ac2 <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	79fa      	ldrb	r2, [r7, #7]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	b2d8      	uxtb	r0, r3
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	b2da      	uxtb	r2, r3
 8001a0a:	79bb      	ldrb	r3, [r7, #6]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	793a      	ldrb	r2, [r7, #4]
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff fba2 	bl	800115c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	4413      	add	r3, r2
 8001a20:	b2d8      	uxtb	r0, r3
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	79bb      	ldrb	r3, [r7, #6]
 8001a28:	4413      	add	r3, r2
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	793a      	ldrb	r2, [r7, #4]
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f7ff fb94 	bl	800115c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	b2d8      	uxtb	r0, r3
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	79ba      	ldrb	r2, [r7, #6]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	793a      	ldrb	r2, [r7, #4]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f7ff fb86 	bl	800115c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	79fa      	ldrb	r2, [r7, #7]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	b2d8      	uxtb	r0, r3
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	79ba      	ldrb	r2, [r7, #6]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	793a      	ldrb	r2, [r7, #4]
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff fb78 	bl	800115c <ssd1306_DrawPixel>
        e2 = err;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	dc13      	bgt.n	8001aa0 <ssd1306_DrawCircle+0xe4>
            y++;
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	3301      	adds	r3, #1
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	4413      	add	r3, r2
 8001a88:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	425b      	negs	r3, r3
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d105      	bne.n	8001aa0 <ssd1306_DrawCircle+0xe4>
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	dc01      	bgt.n	8001aa0 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	dd08      	ble.n	8001aba <ssd1306_DrawCircle+0xfe>
            x++;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	dd9d      	ble.n	80019fc <ssd1306_DrawCircle+0x40>

    return;
 8001ac0:	e000      	b.n	8001ac4 <ssd1306_DrawCircle+0x108>
        return;
 8001ac2:	bf00      	nop
}
 8001ac4:	371c      	adds	r7, #28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd90      	pop	{r4, r7, pc}

08001aca <ssd1306_FillCircle>:

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8001aca:	b590      	push	{r4, r7, lr}
 8001acc:	b089      	sub	sp, #36	@ 0x24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4604      	mov	r4, r0
 8001ad2:	4608      	mov	r0, r1
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	4623      	mov	r3, r4
 8001ada:	71fb      	strb	r3, [r7, #7]
 8001adc:	4603      	mov	r3, r0
 8001ade:	71bb      	strb	r3, [r7, #6]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	717b      	strb	r3, [r7, #5]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8001ae8:	797b      	ldrb	r3, [r7, #5]
 8001aea:	425b      	negs	r3, r3
 8001aec:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 8001af2:	797b      	ldrb	r3, [r7, #5]
 8001af4:	f1c3 0301 	rsb	r3, r3, #1
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8001afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db51      	blt.n	8001ba8 <ssd1306_FillCircle+0xde>
 8001b04:	79bb      	ldrb	r3, [r7, #6]
 8001b06:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b08:	d84e      	bhi.n	8001ba8 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	79bb      	ldrb	r3, [r7, #6]
 8001b10:	4413      	add	r3, r2
 8001b12:	73fb      	strb	r3, [r7, #15]
 8001b14:	e017      	b.n	8001b46 <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	79fa      	ldrb	r2, [r7, #7]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	73bb      	strb	r3, [r7, #14]
 8001b20:	e008      	b.n	8001b34 <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 8001b22:	793a      	ldrb	r2, [r7, #4]
 8001b24:	7bf9      	ldrb	r1, [r7, #15]
 8001b26:	7bbb      	ldrb	r3, [r7, #14]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fb17 	bl	800115c <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8001b2e:	7bbb      	ldrb	r3, [r7, #14]
 8001b30:	3b01      	subs	r3, #1
 8001b32:	73bb      	strb	r3, [r7, #14]
 8001b34:	7bba      	ldrb	r2, [r7, #14]
 8001b36:	79f9      	ldrb	r1, [r7, #7]
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	440b      	add	r3, r1
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	daf0      	bge.n	8001b22 <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	7bfa      	ldrb	r2, [r7, #15]
 8001b48:	79b9      	ldrb	r1, [r7, #6]
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	1acb      	subs	r3, r1, r3
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	dae1      	bge.n	8001b16 <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	dc13      	bgt.n	8001b86 <ssd1306_FillCircle+0xbc>
            y++;
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	3301      	adds	r3, #1
 8001b62:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	3301      	adds	r3, #1
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	425b      	negs	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d105      	bne.n	8001b86 <ssd1306_FillCircle+0xbc>
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	dc01      	bgt.n	8001b86 <ssd1306_FillCircle+0xbc>
                e2 = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	dd08      	ble.n	8001ba0 <ssd1306_FillCircle+0xd6>
            x++;
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3301      	adds	r3, #1
 8001b92:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	3301      	adds	r3, #1
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	ddb1      	ble.n	8001b0a <ssd1306_FillCircle+0x40>

    return;
 8001ba6:	e000      	b.n	8001baa <ssd1306_FillCircle+0xe0>
        return;
 8001ba8:	bf00      	nop
}
 8001baa:	3724      	adds	r7, #36	@ 0x24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd90      	pop	{r4, r7, pc}

08001bb0 <ssd1306_DrawRectangle>:

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	4608      	mov	r0, r1
 8001bba:	4611      	mov	r1, r2
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4623      	mov	r3, r4
 8001bc0:	71fb      	strb	r3, [r7, #7]
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71bb      	strb	r3, [r7, #6]
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	717b      	strb	r3, [r7, #5]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001bce:	79bc      	ldrb	r4, [r7, #6]
 8001bd0:	797a      	ldrb	r2, [r7, #5]
 8001bd2:	79b9      	ldrb	r1, [r7, #6]
 8001bd4:	79f8      	ldrb	r0, [r7, #7]
 8001bd6:	7e3b      	ldrb	r3, [r7, #24]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4623      	mov	r3, r4
 8001bdc:	f7ff fbe2 	bl	80013a4 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001be0:	793c      	ldrb	r4, [r7, #4]
 8001be2:	797a      	ldrb	r2, [r7, #5]
 8001be4:	79b9      	ldrb	r1, [r7, #6]
 8001be6:	7978      	ldrb	r0, [r7, #5]
 8001be8:	7e3b      	ldrb	r3, [r7, #24]
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	4623      	mov	r3, r4
 8001bee:	f7ff fbd9 	bl	80013a4 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001bf2:	793c      	ldrb	r4, [r7, #4]
 8001bf4:	79fa      	ldrb	r2, [r7, #7]
 8001bf6:	7939      	ldrb	r1, [r7, #4]
 8001bf8:	7978      	ldrb	r0, [r7, #5]
 8001bfa:	7e3b      	ldrb	r3, [r7, #24]
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	4623      	mov	r3, r4
 8001c00:	f7ff fbd0 	bl	80013a4 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001c04:	79bc      	ldrb	r4, [r7, #6]
 8001c06:	79fa      	ldrb	r2, [r7, #7]
 8001c08:	7939      	ldrb	r1, [r7, #4]
 8001c0a:	79f8      	ldrb	r0, [r7, #7]
 8001c0c:	7e3b      	ldrb	r3, [r7, #24]
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	4623      	mov	r3, r4
 8001c12:	f7ff fbc7 	bl	80013a4 <ssd1306_Line>

    return;
 8001c16:	bf00      	nop
}
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd90      	pop	{r4, r7, pc}

08001c1e <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001c1e:	b590      	push	{r4, r7, lr}
 8001c20:	b085      	sub	sp, #20
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4604      	mov	r4, r0
 8001c26:	4608      	mov	r0, r1
 8001c28:	4611      	mov	r1, r2
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	71fb      	strb	r3, [r7, #7]
 8001c30:	4603      	mov	r3, r0
 8001c32:	71bb      	strb	r3, [r7, #6]
 8001c34:	460b      	mov	r3, r1
 8001c36:	717b      	strb	r3, [r7, #5]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001c3c:	79fa      	ldrb	r2, [r7, #7]
 8001c3e:	797b      	ldrb	r3, [r7, #5]
 8001c40:	4293      	cmp	r3, r2
 8001c42:	bf28      	it	cs
 8001c44:	4613      	movcs	r3, r2
 8001c46:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001c48:	797a      	ldrb	r2, [r7, #5]
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	bf38      	it	cc
 8001c50:	4613      	movcc	r3, r2
 8001c52:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001c54:	79ba      	ldrb	r2, [r7, #6]
 8001c56:	793b      	ldrb	r3, [r7, #4]
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	bf28      	it	cs
 8001c5c:	4613      	movcs	r3, r2
 8001c5e:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001c60:	793a      	ldrb	r2, [r7, #4]
 8001c62:	79bb      	ldrb	r3, [r7, #6]
 8001c64:	4293      	cmp	r3, r2
 8001c66:	bf38      	it	cc
 8001c68:	4613      	movcc	r3, r2
 8001c6a:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001c6c:	7afb      	ldrb	r3, [r7, #11]
 8001c6e:	73fb      	strb	r3, [r7, #15]
 8001c70:	e017      	b.n	8001ca2 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	73bb      	strb	r3, [r7, #14]
 8001c76:	e009      	b.n	8001c8c <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001c78:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c7c:	7bf9      	ldrb	r1, [r7, #15]
 8001c7e:	7bbb      	ldrb	r3, [r7, #14]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fa6b 	bl	800115c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001c86:	7bbb      	ldrb	r3, [r7, #14]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	73bb      	strb	r3, [r7, #14]
 8001c8c:	7bba      	ldrb	r2, [r7, #14]
 8001c8e:	7b3b      	ldrb	r3, [r7, #12]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d803      	bhi.n	8001c9c <ssd1306_FillRectangle+0x7e>
 8001c94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	daed      	bge.n	8001c78 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	73fb      	strb	r3, [r7, #15]
 8001ca2:	7bfa      	ldrb	r2, [r7, #15]
 8001ca4:	7abb      	ldrb	r3, [r7, #10]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d803      	bhi.n	8001cb2 <ssd1306_FillRectangle+0x94>
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cae:	d9e0      	bls.n	8001c72 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
}
 8001cb4:	3714      	adds	r7, #20
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd90      	pop	{r4, r7, pc}
	...

08001cbc <ssd1306_InvertRectangle>:

SSD1306_Error_t ssd1306_InvertRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 8001cbc:	b490      	push	{r4, r7}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4608      	mov	r0, r1
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4623      	mov	r3, r4
 8001ccc:	71fb      	strb	r3, [r7, #7]
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71bb      	strb	r3, [r7, #6]
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	717b      	strb	r3, [r7, #5]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	713b      	strb	r3, [r7, #4]
  if ((x2 >= SSD1306_WIDTH) || (y2 >= SSD1306_HEIGHT)) {
 8001cda:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	db02      	blt.n	8001ce8 <ssd1306_InvertRectangle+0x2c>
 8001ce2:	793b      	ldrb	r3, [r7, #4]
 8001ce4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ce6:	d901      	bls.n	8001cec <ssd1306_InvertRectangle+0x30>
    return SSD1306_ERR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e09c      	b.n	8001e26 <ssd1306_InvertRectangle+0x16a>
  }
  if ((x1 > x2) || (y1 > y2)) {
 8001cec:	79fa      	ldrb	r2, [r7, #7]
 8001cee:	797b      	ldrb	r3, [r7, #5]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d803      	bhi.n	8001cfc <ssd1306_InvertRectangle+0x40>
 8001cf4:	79ba      	ldrb	r2, [r7, #6]
 8001cf6:	793b      	ldrb	r3, [r7, #4]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d901      	bls.n	8001d00 <ssd1306_InvertRectangle+0x44>
    return SSD1306_ERR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e092      	b.n	8001e26 <ssd1306_InvertRectangle+0x16a>
  }
  uint32_t i;
  if ((y1 / 8) != (y2 / 8)) {
 8001d00:	79bb      	ldrb	r3, [r7, #6]
 8001d02:	08db      	lsrs	r3, r3, #3
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	793b      	ldrb	r3, [r7, #4]
 8001d08:	08db      	lsrs	r3, r3, #3
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d057      	beq.n	8001dc0 <ssd1306_InvertRectangle+0x104>
    /* if rectangle doesn't lie on one 8px row */
    for (uint32_t x = x1; x <= x2; x++) {
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	e04f      	b.n	8001db6 <ssd1306_InvertRectangle+0xfa>
      i = x + (y1 / 8) * SSD1306_WIDTH;
 8001d16:	79bb      	ldrb	r3, [r7, #6]
 8001d18:	08db      	lsrs	r3, r3, #3
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	01db      	lsls	r3, r3, #7
 8001d1e:	461a      	mov	r2, r3
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4413      	add	r3, r2
 8001d24:	617b      	str	r3, [r7, #20]
      SSD1306_Buffer[i] ^= 0xFF << (y1 % 8);
 8001d26:	4a42      	ldr	r2, [pc, #264]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	b25a      	sxtb	r2, r3
 8001d30:	79bb      	ldrb	r3, [r7, #6]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	21ff      	movs	r1, #255	@ 0xff
 8001d38:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3c:	b25b      	sxtb	r3, r3
 8001d3e:	4053      	eors	r3, r2
 8001d40:	b25b      	sxtb	r3, r3
 8001d42:	b2d9      	uxtb	r1, r3
 8001d44:	4a3a      	ldr	r2, [pc, #232]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	4413      	add	r3, r2
 8001d4a:	460a      	mov	r2, r1
 8001d4c:	701a      	strb	r2, [r3, #0]
      i += SSD1306_WIDTH;
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	3380      	adds	r3, #128	@ 0x80
 8001d52:	617b      	str	r3, [r7, #20]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 8001d54:	e00d      	b.n	8001d72 <ssd1306_InvertRectangle+0xb6>
        SSD1306_Buffer[i] ^= 0xFF;
 8001d56:	4a36      	ldr	r2, [pc, #216]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	b2d9      	uxtb	r1, r3
 8001d62:	4a33      	ldr	r2, [pc, #204]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	4413      	add	r3, r2
 8001d68:	460a      	mov	r2, r1
 8001d6a:	701a      	strb	r2, [r3, #0]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	3380      	adds	r3, #128	@ 0x80
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	793b      	ldrb	r3, [r7, #4]
 8001d74:	08db      	lsrs	r3, r3, #3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	01db      	lsls	r3, r3, #7
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	4413      	add	r3, r2
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d3e7      	bcc.n	8001d56 <ssd1306_InvertRectangle+0x9a>
      }
      SSD1306_Buffer[i] ^= 0xFF >> (7 - (y2 % 8));
 8001d86:	4a2a      	ldr	r2, [pc, #168]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	b25a      	sxtb	r2, r3
 8001d90:	793b      	ldrb	r3, [r7, #4]
 8001d92:	43db      	mvns	r3, r3
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	21ff      	movs	r1, #255	@ 0xff
 8001d9a:	fa41 f303 	asr.w	r3, r1, r3
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	4053      	eors	r3, r2
 8001da2:	b25b      	sxtb	r3, r3
 8001da4:	b2d9      	uxtb	r1, r3
 8001da6:	4a22      	ldr	r2, [pc, #136]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	4413      	add	r3, r2
 8001dac:	460a      	mov	r2, r1
 8001dae:	701a      	strb	r2, [r3, #0]
    for (uint32_t x = x1; x <= x2; x++) {
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	3301      	adds	r3, #1
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	797b      	ldrb	r3, [r7, #5]
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d9ab      	bls.n	8001d16 <ssd1306_InvertRectangle+0x5a>
 8001dbe:	e031      	b.n	8001e24 <ssd1306_InvertRectangle+0x168>
    }
  } else {
    /* if rectangle lies on one 8px row */
    const uint8_t mask = (0xFF << (y1 % 8)) & (0xFF >> (7 - (y2 % 8)));
 8001dc0:	79bb      	ldrb	r3, [r7, #6]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	22ff      	movs	r2, #255	@ 0xff
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	b25a      	sxtb	r2, r3
 8001dce:	793b      	ldrb	r3, [r7, #4]
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	21ff      	movs	r1, #255	@ 0xff
 8001dd8:	fa41 f303 	asr.w	r3, r1, r3
 8001ddc:	b25b      	sxtb	r3, r3
 8001dde:	4013      	ands	r3, r2
 8001de0:	b25b      	sxtb	r3, r3
 8001de2:	73fb      	strb	r3, [r7, #15]
    for (i = x1 + (y1 / 8) * SSD1306_WIDTH;
 8001de4:	79fa      	ldrb	r2, [r7, #7]
 8001de6:	79bb      	ldrb	r3, [r7, #6]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	01db      	lsls	r3, r3, #7
 8001dee:	4413      	add	r3, r2
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	e00e      	b.n	8001e12 <ssd1306_InvertRectangle+0x156>
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
      SSD1306_Buffer[i] ^= mask;
 8001df4:	4a0e      	ldr	r2, [pc, #56]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	4413      	add	r3, r2
 8001dfa:	781a      	ldrb	r2, [r3, #0]
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	4053      	eors	r3, r2
 8001e00:	b2d9      	uxtb	r1, r3
 8001e02:	4a0b      	ldr	r2, [pc, #44]	@ (8001e30 <ssd1306_InvertRectangle+0x174>)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	4413      	add	r3, r2
 8001e08:	460a      	mov	r2, r1
 8001e0a:	701a      	strb	r2, [r3, #0]
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	797b      	ldrb	r3, [r7, #5]
 8001e14:	793a      	ldrb	r2, [r7, #4]
 8001e16:	08d2      	lsrs	r2, r2, #3
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	01d2      	lsls	r2, r2, #7
 8001e1c:	4413      	add	r3, r2
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d9e7      	bls.n	8001df4 <ssd1306_InvertRectangle+0x138>
    }
  }
  return SSD1306_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc90      	pop	{r4, r7}
 8001e2e:	4770      	bx	lr
 8001e30:	200000cc 	.word	0x200000cc

08001e34 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	603a      	str	r2, [r7, #0]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
 8001e42:	460b      	mov	r3, r1
 8001e44:	71bb      	strb	r3, [r7, #6]
 8001e46:	4613      	mov	r3, r2
 8001e48:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001e4a:	797b      	ldrb	r3, [r7, #5]
 8001e4c:	3307      	adds	r3, #7
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	da00      	bge.n	8001e54 <ssd1306_DrawBitmap+0x20>
 8001e52:	3307      	adds	r3, #7
 8001e54:	10db      	asrs	r3, r3, #3
 8001e56:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	db3e      	blt.n	8001ee2 <ssd1306_DrawBitmap+0xae>
 8001e64:	79bb      	ldrb	r3, [r7, #6]
 8001e66:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e68:	d83b      	bhi.n	8001ee2 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	73bb      	strb	r3, [r7, #14]
 8001e6e:	e033      	b.n	8001ed8 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001e70:	2300      	movs	r3, #0
 8001e72:	737b      	strb	r3, [r7, #13]
 8001e74:	e026      	b.n	8001ec4 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001e76:	7b7b      	ldrb	r3, [r7, #13]
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d003      	beq.n	8001e88 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	73fb      	strb	r3, [r7, #15]
 8001e86:	e00d      	b.n	8001ea4 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001e88:	7bbb      	ldrb	r3, [r7, #14]
 8001e8a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001e8e:	fb02 f303 	mul.w	r3, r2, r3
 8001e92:	7b7a      	ldrb	r2, [r7, #13]
 8001e94:	08d2      	lsrs	r2, r2, #3
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	4413      	add	r3, r2
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	da08      	bge.n	8001ebe <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001eac:	79fa      	ldrb	r2, [r7, #7]
 8001eae:	7b7b      	ldrb	r3, [r7, #13]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	7f3a      	ldrb	r2, [r7, #28]
 8001eb6:	79b9      	ldrb	r1, [r7, #6]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff f94f 	bl	800115c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001ebe:	7b7b      	ldrb	r3, [r7, #13]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	737b      	strb	r3, [r7, #13]
 8001ec4:	7b7a      	ldrb	r2, [r7, #13]
 8001ec6:	797b      	ldrb	r3, [r7, #5]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d3d4      	bcc.n	8001e76 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001ecc:	7bbb      	ldrb	r3, [r7, #14]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	73bb      	strb	r3, [r7, #14]
 8001ed2:	79bb      	ldrb	r3, [r7, #6]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	71bb      	strb	r3, [r7, #6]
 8001ed8:	7bba      	ldrb	r2, [r7, #14]
 8001eda:	7e3b      	ldrb	r3, [r7, #24]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d3c7      	bcc.n	8001e70 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001ee0:	e000      	b.n	8001ee4 <ssd1306_DrawBitmap+0xb0>
        return;
 8001ee2:	bf00      	nop
}
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b084      	sub	sp, #16
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001ef4:	2381      	movs	r3, #129	@ 0x81
 8001ef6:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff f852 	bl	8000fa4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff f84e 	bl	8000fa4 <ssd1306_WriteCommand>
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001f20:	23af      	movs	r3, #175	@ 0xaf
 8001f22:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <ssd1306_SetDisplayOn+0x38>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	715a      	strb	r2, [r3, #5]
 8001f2a:	e004      	b.n	8001f36 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001f2c:	23ae      	movs	r3, #174	@ 0xae
 8001f2e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001f30:	4b05      	ldr	r3, [pc, #20]	@ (8001f48 <ssd1306_SetDisplayOn+0x38>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff f833 	bl	8000fa4 <ssd1306_WriteCommand>
}
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200004cc 	.word	0x200004cc

08001f4c <ssd1306_TestBorder>:
0x00, 0x03, 0xFF, 0x00, 0x00, 0xFF, 0xC0, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0x00, 0x00,
0x00, 0x00, 0x3F, 0x00, 0x00, 0xFC, 0x00, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00, 0xF0, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

void ssd1306_TestBorder() {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8001f52:	2000      	movs	r0, #0
 8001f54:	f7ff f8c2 	bl	80010dc <ssd1306_Fill>
   
    uint8_t x = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	71fb      	strb	r3, [r7, #7]
    uint8_t y = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	71bb      	strb	r3, [r7, #6]
    do {
        ssd1306_DrawPixel(x, y, Black);
 8001f60:	79b9      	ldrb	r1, [r7, #6]
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	2200      	movs	r2, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff f8f8 	bl	800115c <ssd1306_DrawPixel>

        if((y == 0) && (x < (SSD1306_WIDTH-1)))
 8001f6c:	79bb      	ldrb	r3, [r7, #6]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d106      	bne.n	8001f80 <ssd1306_TestBorder+0x34>
 8001f72:	79fb      	ldrb	r3, [r7, #7]
 8001f74:	2b7e      	cmp	r3, #126	@ 0x7e
 8001f76:	d803      	bhi.n	8001f80 <ssd1306_TestBorder+0x34>
            x++;
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	71fb      	strb	r3, [r7, #7]
 8001f7e:	e016      	b.n	8001fae <ssd1306_TestBorder+0x62>
        else if((x == (SSD1306_WIDTH-1)) && (y < (SSD1306_HEIGHT-1)))
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f84:	d106      	bne.n	8001f94 <ssd1306_TestBorder+0x48>
 8001f86:	79bb      	ldrb	r3, [r7, #6]
 8001f88:	2b3e      	cmp	r3, #62	@ 0x3e
 8001f8a:	d803      	bhi.n	8001f94 <ssd1306_TestBorder+0x48>
            y++;
 8001f8c:	79bb      	ldrb	r3, [r7, #6]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	71bb      	strb	r3, [r7, #6]
 8001f92:	e00c      	b.n	8001fae <ssd1306_TestBorder+0x62>
        else if((y == (SSD1306_HEIGHT-1)) && (x > 0)) 
 8001f94:	79bb      	ldrb	r3, [r7, #6]
 8001f96:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f98:	d106      	bne.n	8001fa8 <ssd1306_TestBorder+0x5c>
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <ssd1306_TestBorder+0x5c>
            x--;
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	71fb      	strb	r3, [r7, #7]
 8001fa6:	e002      	b.n	8001fae <ssd1306_TestBorder+0x62>
        else
            y--;
 8001fa8:	79bb      	ldrb	r3, [r7, #6]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	71bb      	strb	r3, [r7, #6]

        ssd1306_DrawPixel(x, y, White);
 8001fae:	79b9      	ldrb	r1, [r7, #6]
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff f8d1 	bl	800115c <ssd1306_DrawPixel>
        ssd1306_UpdateScreen();
 8001fba:	f7ff f8a7 	bl	800110c <ssd1306_UpdateScreen>
    
        HAL_Delay(5);
 8001fbe:	2005      	movs	r0, #5
 8001fc0:	f000 fcdc 	bl	800297c <HAL_Delay>
    } while(x > 0 || y > 0);
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1ca      	bne.n	8001f60 <ssd1306_TestBorder+0x14>
 8001fca:	79bb      	ldrb	r3, [r7, #6]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1c7      	bne.n	8001f60 <ssd1306_TestBorder+0x14>
   
    HAL_Delay(1000);
 8001fd0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001fd4:	f000 fcd2 	bl	800297c <HAL_Delay>
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <ssd1306_TestFonts1>:

void ssd1306_TestFonts1() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af02      	add	r7, sp, #8
    uint8_t y = 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	71fb      	strb	r3, [r7, #7]
    ssd1306_Fill(Black);
 8001fea:	2000      	movs	r0, #0
 8001fec:	f7ff f876 	bl	80010dc <ssd1306_Fill>

    #ifdef SSD1306_INCLUDE_FONT_16x26
    ssd1306_SetCursor(2, y);
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	2002      	movs	r0, #2
 8001ff6:	f7ff f9bd 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 16x26", Font_16x26, White);
 8001ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8002070 <ssd1306_TestFonts1+0x90>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	9200      	str	r2, [sp, #0]
 8002000:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002002:	481c      	ldr	r0, [pc, #112]	@ (8002074 <ssd1306_TestFonts1+0x94>)
 8002004:	f7ff f990 	bl	8001328 <ssd1306_WriteString>
    y += 26;
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	331a      	adds	r3, #26
 800200c:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_11x18
    ssd1306_SetCursor(2, y);
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	4619      	mov	r1, r3
 8002012:	2002      	movs	r0, #2
 8002014:	f7ff f9ae 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 11x18", Font_11x18, White);
 8002018:	4b17      	ldr	r3, [pc, #92]	@ (8002078 <ssd1306_TestFonts1+0x98>)
 800201a:	2201      	movs	r2, #1
 800201c:	9200      	str	r2, [sp, #0]
 800201e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002020:	4816      	ldr	r0, [pc, #88]	@ (800207c <ssd1306_TestFonts1+0x9c>)
 8002022:	f7ff f981 	bl	8001328 <ssd1306_WriteString>
    y += 18;
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	3312      	adds	r3, #18
 800202a:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_7x10
    ssd1306_SetCursor(2, y);
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	4619      	mov	r1, r3
 8002030:	2002      	movs	r0, #2
 8002032:	f7ff f99f 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 7x10", Font_7x10, White);
 8002036:	4b12      	ldr	r3, [pc, #72]	@ (8002080 <ssd1306_TestFonts1+0xa0>)
 8002038:	2201      	movs	r2, #1
 800203a:	9200      	str	r2, [sp, #0]
 800203c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800203e:	4811      	ldr	r0, [pc, #68]	@ (8002084 <ssd1306_TestFonts1+0xa4>)
 8002040:	f7ff f972 	bl	8001328 <ssd1306_WriteString>
    y += 10;
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	330a      	adds	r3, #10
 8002048:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_6x8
    ssd1306_SetCursor(2, y);
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	4619      	mov	r1, r3
 800204e:	2002      	movs	r0, #2
 8002050:	f7ff f990 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 6x8", Font_6x8, White);
 8002054:	4b0c      	ldr	r3, [pc, #48]	@ (8002088 <ssd1306_TestFonts1+0xa8>)
 8002056:	2201      	movs	r2, #1
 8002058:	9200      	str	r2, [sp, #0]
 800205a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800205c:	480b      	ldr	r0, [pc, #44]	@ (800208c <ssd1306_TestFonts1+0xac>)
 800205e:	f7ff f963 	bl	8001328 <ssd1306_WriteString>
    #endif

    ssd1306_UpdateScreen();
 8002062:	f7ff f853 	bl	800110c <ssd1306_UpdateScreen>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	0800a15c 	.word	0x0800a15c
 8002074:	08005518 	.word	0x08005518
 8002078:	0800a150 	.word	0x0800a150
 800207c:	08005524 	.word	0x08005524
 8002080:	0800a144 	.word	0x0800a144
 8002084:	08005530 	.word	0x08005530
 8002088:	0800a138 	.word	0x0800a138
 800208c:	0800553c 	.word	0x0800553c

08002090 <ssd1306_TestFonts2>:

/*
 * This test shows how an 128x64 px OLED can replace a 0802 LCD.
 */
void ssd1306_TestFonts2() {
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b085      	sub	sp, #20
 8002094:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_16x24
    uint8_t x1, y1, x2, y2;

    ssd1306_Fill(Black);
 8002096:	2000      	movs	r0, #0
 8002098:	f7ff f820 	bl	80010dc <ssd1306_Fill>

    ssd1306_SetCursor(0, 4);
 800209c:	2104      	movs	r1, #4
 800209e:	2000      	movs	r0, #0
 80020a0:	f7ff f968 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("18.092.5", Font_16x24, White);
 80020a4:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <ssd1306_TestFonts2+0x68>)
 80020a6:	2201      	movs	r2, #1
 80020a8:	9200      	str	r2, [sp, #0]
 80020aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ac:	4813      	ldr	r0, [pc, #76]	@ (80020fc <ssd1306_TestFonts2+0x6c>)
 80020ae:	f7ff f93b 	bl	8001328 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 4+24+8);
 80020b2:	2124      	movs	r1, #36	@ 0x24
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7ff f95d 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("RIT+1000", Font_16x24, White);
 80020ba:	4b0f      	ldr	r3, [pc, #60]	@ (80020f8 <ssd1306_TestFonts2+0x68>)
 80020bc:	2201      	movs	r2, #1
 80020be:	9200      	str	r2, [sp, #0]
 80020c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c2:	480f      	ldr	r0, [pc, #60]	@ (8002100 <ssd1306_TestFonts2+0x70>)
 80020c4:	f7ff f930 	bl	8001328 <ssd1306_WriteString>

    // underline
    x1 = 6*16;
 80020c8:	2360      	movs	r3, #96	@ 0x60
 80020ca:	71fb      	strb	r3, [r7, #7]
    y1 = 4+24+8+24;
 80020cc:	233c      	movs	r3, #60	@ 0x3c
 80020ce:	71bb      	strb	r3, [r7, #6]
    x2 = x1+16;
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	3310      	adds	r3, #16
 80020d4:	717b      	strb	r3, [r7, #5]
    y2 = y1+2;
 80020d6:	79bb      	ldrb	r3, [r7, #6]
 80020d8:	3302      	adds	r3, #2
 80020da:	713b      	strb	r3, [r7, #4]
    ssd1306_FillRectangle(x1, y1, x2, y2, White);
 80020dc:	793b      	ldrb	r3, [r7, #4]
 80020de:	797a      	ldrb	r2, [r7, #5]
 80020e0:	79b9      	ldrb	r1, [r7, #6]
 80020e2:	79f8      	ldrb	r0, [r7, #7]
 80020e4:	2401      	movs	r4, #1
 80020e6:	9400      	str	r4, [sp, #0]
 80020e8:	f7ff fd99 	bl	8001c1e <ssd1306_FillRectangle>

    ssd1306_UpdateScreen();
 80020ec:	f7ff f80e 	bl	800110c <ssd1306_UpdateScreen>
#endif
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd90      	pop	{r4, r7, pc}
 80020f8:	0800a168 	.word	0x0800a168
 80020fc:	08005548 	.word	0x08005548
 8002100:	08005554 	.word	0x08005554

08002104 <ssd1306_TestFonts3>:

/*
 * Test of proportional (non-monospaced) font.
 */
void ssd1306_TestFonts3() {
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 800210a:	2000      	movs	r0, #0
 800210c:	f7fe ffe6 	bl	80010dc <ssd1306_Fill>
#ifdef SSD1306_INCLUDE_FONT_16x15
    ssd1306_SetCursor(4, 4);
 8002110:	2104      	movs	r1, #4
 8002112:	2004      	movs	r0, #4
 8002114:	f7ff f92e 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("Proportional", Font_16x15, White);
 8002118:	4b10      	ldr	r3, [pc, #64]	@ (800215c <ssd1306_TestFonts3+0x58>)
 800211a:	2201      	movs	r2, #1
 800211c:	9200      	str	r2, [sp, #0]
 800211e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002120:	480f      	ldr	r0, [pc, #60]	@ (8002160 <ssd1306_TestFonts3+0x5c>)
 8002122:	f7ff f901 	bl	8001328 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 24);
 8002126:	2118      	movs	r1, #24
 8002128:	2004      	movs	r0, #4
 800212a:	f7ff f923 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("text... Sweet!", Font_16x15, White);
 800212e:	4b0b      	ldr	r3, [pc, #44]	@ (800215c <ssd1306_TestFonts3+0x58>)
 8002130:	2201      	movs	r2, #1
 8002132:	9200      	str	r2, [sp, #0]
 8002134:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002136:	480b      	ldr	r0, [pc, #44]	@ (8002164 <ssd1306_TestFonts3+0x60>)
 8002138:	f7ff f8f6 	bl	8001328 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 44);
 800213c:	212c      	movs	r1, #44	@ 0x2c
 800213e:	2004      	movs	r0, #4
 8002140:	f7ff f918 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("3.1415  04:20", Font_16x15, White);
 8002144:	4b05      	ldr	r3, [pc, #20]	@ (800215c <ssd1306_TestFonts3+0x58>)
 8002146:	2201      	movs	r2, #1
 8002148:	9200      	str	r2, [sp, #0]
 800214a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800214c:	4806      	ldr	r0, [pc, #24]	@ (8002168 <ssd1306_TestFonts3+0x64>)
 800214e:	f7ff f8eb 	bl	8001328 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 24);
    ssd1306_WriteString("Font not", Font_11x18, White);
    ssd1306_SetCursor(4, 44);
    ssd1306_WriteString("included!", Font_11x18, White);
#endif
    ssd1306_UpdateScreen();
 8002152:	f7fe ffdb 	bl	800110c <ssd1306_UpdateScreen>
}
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	0800a174 	.word	0x0800a174
 8002160:	08005560 	.word	0x08005560
 8002164:	08005570 	.word	0x08005570
 8002168:	08005580 	.word	0x08005580

0800216c <ssd1306_TestFPS>:

void ssd1306_TestFPS() {
 800216c:	b5b0      	push	{r4, r5, r7, lr}
 800216e:	b09a      	sub	sp, #104	@ 0x68
 8002170:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 8002172:	2001      	movs	r0, #1
 8002174:	f7fe ffb2 	bl	80010dc <ssd1306_Fill>
   
    uint32_t start = HAL_GetTick();
 8002178:	f000 fbf4 	bl	8002964 <HAL_GetTick>
 800217c:	65b8      	str	r0, [r7, #88]	@ 0x58
    uint32_t end = start;
 800217e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002180:	657b      	str	r3, [r7, #84]	@ 0x54
    int fps = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	65fb      	str	r3, [r7, #92]	@ 0x5c
    char message[] = "ABCDEFGHIJK";
 8002186:	4a45      	ldr	r2, [pc, #276]	@ (800229c <ssd1306_TestFPS+0x130>)
 8002188:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800218c:	ca07      	ldmia	r2, {r0, r1, r2}
 800218e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   
    ssd1306_SetCursor(2,0);
 8002192:	2100      	movs	r1, #0
 8002194:	2002      	movs	r0, #2
 8002196:	f7ff f8ed 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("Testing...", Font_11x18, Black);
 800219a:	4b41      	ldr	r3, [pc, #260]	@ (80022a0 <ssd1306_TestFPS+0x134>)
 800219c:	2200      	movs	r2, #0
 800219e:	9200      	str	r2, [sp, #0]
 80021a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021a2:	4840      	ldr	r0, [pc, #256]	@ (80022a4 <ssd1306_TestFPS+0x138>)
 80021a4:	f7ff f8c0 	bl	8001328 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 18*2);
 80021a8:	2124      	movs	r1, #36	@ 0x24
 80021aa:	2002      	movs	r0, #2
 80021ac:	f7ff f8e2 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString("0123456789A", Font_11x18, Black);
 80021b0:	4b3b      	ldr	r3, [pc, #236]	@ (80022a0 <ssd1306_TestFPS+0x134>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b8:	483b      	ldr	r0, [pc, #236]	@ (80022a8 <ssd1306_TestFPS+0x13c>)
 80021ba:	f7ff f8b5 	bl	8001328 <ssd1306_WriteString>
   
    do {
        ssd1306_SetCursor(2, 18);
 80021be:	2112      	movs	r1, #18
 80021c0:	2002      	movs	r0, #2
 80021c2:	f7ff f8d7 	bl	8001374 <ssd1306_SetCursor>
        ssd1306_WriteString(message, Font_11x18, Black);
 80021c6:	4b36      	ldr	r3, [pc, #216]	@ (80022a0 <ssd1306_TestFPS+0x134>)
 80021c8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80021cc:	2200      	movs	r2, #0
 80021ce:	9200      	str	r2, [sp, #0]
 80021d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021d2:	f7ff f8a9 	bl	8001328 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 80021d6:	f7fe ff99 	bl	800110c <ssd1306_UpdateScreen>
       
        char ch = message[0];
 80021da:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80021de:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        memmove(message, message+1, sizeof(message)-2);
 80021e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80021e6:	3301      	adds	r3, #1
 80021e8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80021ec:	220a      	movs	r2, #10
 80021ee:	4619      	mov	r1, r3
 80021f0:	f001 ff94 	bl	800411c <memmove>
        message[sizeof(message)-2] = ch;
 80021f4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80021f8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

        fps++;
 80021fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021fe:	3301      	adds	r3, #1
 8002200:	65fb      	str	r3, [r7, #92]	@ 0x5c
        end = HAL_GetTick();
 8002202:	f000 fbaf 	bl	8002964 <HAL_GetTick>
 8002206:	6578      	str	r0, [r7, #84]	@ 0x54
    } while((end - start) < 5000);
 8002208:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800220a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002212:	4293      	cmp	r3, r2
 8002214:	d9d3      	bls.n	80021be <ssd1306_TestFPS+0x52>
   
    HAL_Delay(5000);
 8002216:	f241 3088 	movw	r0, #5000	@ 0x1388
 800221a:	f000 fbaf 	bl	800297c <HAL_Delay>

    char buff[64];
    fps = (float)fps / ((end - start) / 1000.0);
 800221e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002220:	ee07 3a90 	vmov	s15, r3
 8002224:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002228:	ee17 0a90 	vmov	r0, s15
 800222c:	f7fe f98c 	bl	8000548 <__aeabi_f2d>
 8002230:	4604      	mov	r4, r0
 8002232:	460d      	mov	r5, r1
 8002234:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002236:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f962 	bl	8000504 <__aeabi_ui2d>
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	4b19      	ldr	r3, [pc, #100]	@ (80022ac <ssd1306_TestFPS+0x140>)
 8002246:	f7fe fb01 	bl	800084c <__aeabi_ddiv>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4620      	mov	r0, r4
 8002250:	4629      	mov	r1, r5
 8002252:	f7fe fafb 	bl	800084c <__aeabi_ddiv>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	f7fe fbdd 	bl	8000a1c <__aeabi_d2iz>
 8002262:	4603      	mov	r3, r0
 8002264:	65fb      	str	r3, [r7, #92]	@ 0x5c
    snprintf(buff, sizeof(buff), "~%d FPS", fps);
 8002266:	1d38      	adds	r0, r7, #4
 8002268:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800226a:	4a11      	ldr	r2, [pc, #68]	@ (80022b0 <ssd1306_TestFPS+0x144>)
 800226c:	2140      	movs	r1, #64	@ 0x40
 800226e:	f001 ff1f 	bl	80040b0 <sniprintf>
   
    ssd1306_Fill(White);
 8002272:	2001      	movs	r0, #1
 8002274:	f7fe ff32 	bl	80010dc <ssd1306_Fill>
    ssd1306_SetCursor(2, 2);
 8002278:	2102      	movs	r1, #2
 800227a:	2002      	movs	r0, #2
 800227c:	f7ff f87a 	bl	8001374 <ssd1306_SetCursor>
    ssd1306_WriteString(buff, Font_11x18, Black);
 8002280:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <ssd1306_TestFPS+0x134>)
 8002282:	1d38      	adds	r0, r7, #4
 8002284:	2200      	movs	r2, #0
 8002286:	9200      	str	r2, [sp, #0]
 8002288:	cb0e      	ldmia	r3, {r1, r2, r3}
 800228a:	f7ff f84d 	bl	8001328 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 800228e:	f7fe ff3d 	bl	800110c <ssd1306_UpdateScreen>
}
 8002292:	bf00      	nop
 8002294:	3760      	adds	r7, #96	@ 0x60
 8002296:	46bd      	mov	sp, r7
 8002298:	bdb0      	pop	{r4, r5, r7, pc}
 800229a:	bf00      	nop
 800229c:	080055b0 	.word	0x080055b0
 80022a0:	0800a150 	.word	0x0800a150
 80022a4:	08005590 	.word	0x08005590
 80022a8:	0800559c 	.word	0x0800559c
 80022ac:	408f4000 	.word	0x408f4000
 80022b0:	080055a8 	.word	0x080055a8

080022b4 <ssd1306_TestLine>:

void ssd1306_TestLine() {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af02      	add	r7, sp, #8

  ssd1306_Line(1,1,SSD1306_WIDTH - 1,SSD1306_HEIGHT - 1,White);
 80022ba:	2301      	movs	r3, #1
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	233f      	movs	r3, #63	@ 0x3f
 80022c0:	227f      	movs	r2, #127	@ 0x7f
 80022c2:	2101      	movs	r1, #1
 80022c4:	2001      	movs	r0, #1
 80022c6:	f7ff f86d 	bl	80013a4 <ssd1306_Line>
  ssd1306_Line(SSD1306_WIDTH - 1,1,1,SSD1306_HEIGHT - 1,White);
 80022ca:	2301      	movs	r3, #1
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	233f      	movs	r3, #63	@ 0x3f
 80022d0:	2201      	movs	r2, #1
 80022d2:	2101      	movs	r1, #1
 80022d4:	207f      	movs	r0, #127	@ 0x7f
 80022d6:	f7ff f865 	bl	80013a4 <ssd1306_Line>
  ssd1306_UpdateScreen();
 80022da:	f7fe ff17 	bl	800110c <ssd1306_UpdateScreen>
  return;
 80022de:	bf00      	nop
}
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <ssd1306_TestRectangle>:

void ssd1306_TestRectangle() {
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af02      	add	r7, sp, #8
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 80022ea:	2300      	movs	r3, #0
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	e028      	b.n	8002342 <ssd1306_TestRectangle+0x5e>
    ssd1306_DrawRectangle(1 + (5*delta),1 + (5*delta) ,SSD1306_WIDTH-1 - (5*delta),SSD1306_HEIGHT-1 - (5*delta),White);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	461a      	mov	r2, r3
 80022f6:	0092      	lsls	r2, r2, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	3301      	adds	r3, #1
 80022fe:	b2d8      	uxtb	r0, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	461a      	mov	r2, r3
 8002306:	0092      	lsls	r2, r2, #2
 8002308:	4413      	add	r3, r2
 800230a:	b2db      	uxtb	r3, r3
 800230c:	3301      	adds	r3, #1
 800230e:	b2d9      	uxtb	r1, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	b2db      	uxtb	r3, r3
 8002314:	461a      	mov	r2, r3
 8002316:	0092      	lsls	r2, r2, #2
 8002318:	4413      	add	r3, r2
 800231a:	b2db      	uxtb	r3, r3
 800231c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8002320:	b2da      	uxtb	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	b2db      	uxtb	r3, r3
 8002326:	461c      	mov	r4, r3
 8002328:	00a4      	lsls	r4, r4, #2
 800232a:	4423      	add	r3, r4
 800232c:	b2db      	uxtb	r3, r3
 800232e:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2401      	movs	r4, #1
 8002336:	9400      	str	r4, [sp, #0]
 8002338:	f7ff fc3a 	bl	8001bb0 <ssd1306_DrawRectangle>
  for(delta = 0; delta < 5; delta ++) {
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3301      	adds	r3, #1
 8002340:	607b      	str	r3, [r7, #4]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b04      	cmp	r3, #4
 8002346:	d9d3      	bls.n	80022f0 <ssd1306_TestRectangle+0xc>
  }
  ssd1306_UpdateScreen();
 8002348:	f7fe fee0 	bl	800110c <ssd1306_UpdateScreen>
  return;
 800234c:	bf00      	nop
}
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bd90      	pop	{r4, r7, pc}

08002354 <ssd1306_TestRectangleFill>:

void ssd1306_TestRectangleFill() {
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af02      	add	r7, sp, #8
  ssd1306_FillRectangle(31, 1, 65, 35, White);
 800235a:	2301      	movs	r3, #1
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	2323      	movs	r3, #35	@ 0x23
 8002360:	2241      	movs	r2, #65	@ 0x41
 8002362:	2101      	movs	r1, #1
 8002364:	201f      	movs	r0, #31
 8002366:	f7ff fc5a 	bl	8001c1e <ssd1306_FillRectangle>
  ssd1306_FillRectangle(10, 45, 70, 60, White);
 800236a:	2301      	movs	r3, #1
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	233c      	movs	r3, #60	@ 0x3c
 8002370:	2246      	movs	r2, #70	@ 0x46
 8002372:	212d      	movs	r1, #45	@ 0x2d
 8002374:	200a      	movs	r0, #10
 8002376:	f7ff fc52 	bl	8001c1e <ssd1306_FillRectangle>
  ssd1306_FillRectangle(75, 10, 100, 45, White);
 800237a:	2301      	movs	r3, #1
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	232d      	movs	r3, #45	@ 0x2d
 8002380:	2264      	movs	r2, #100	@ 0x64
 8002382:	210a      	movs	r1, #10
 8002384:	204b      	movs	r0, #75	@ 0x4b
 8002386:	f7ff fc4a 	bl	8001c1e <ssd1306_FillRectangle>
  ssd1306_FillRectangle(55, 30, 80, 55, Black);
 800238a:	2300      	movs	r3, #0
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2337      	movs	r3, #55	@ 0x37
 8002390:	2250      	movs	r2, #80	@ 0x50
 8002392:	211e      	movs	r1, #30
 8002394:	2037      	movs	r0, #55	@ 0x37
 8002396:	f7ff fc42 	bl	8001c1e <ssd1306_FillRectangle>
  ssd1306_UpdateScreen();
 800239a:	f7fe feb7 	bl	800110c <ssd1306_UpdateScreen>
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <ssd1306_TestRectangleInvert>:

void ssd1306_TestRectangleInvert() {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_11x18
  ssd1306_SetCursor(2, 0);
 80023aa:	2100      	movs	r1, #0
 80023ac:	2002      	movs	r0, #2
 80023ae:	f7fe ffe1 	bl	8001374 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 80023b2:	4b27      	ldr	r3, [pc, #156]	@ (8002450 <ssd1306_TestRectangleInvert+0xac>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	9200      	str	r2, [sp, #0]
 80023b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023ba:	4826      	ldr	r0, [pc, #152]	@ (8002454 <ssd1306_TestRectangleInvert+0xb0>)
 80023bc:	f7fe ffb4 	bl	8001328 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 20);
 80023c0:	2114      	movs	r1, #20
 80023c2:	2002      	movs	r0, #2
 80023c4:	f7fe ffd6 	bl	8001374 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 80023c8:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <ssd1306_TestRectangleInvert+0xac>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	9200      	str	r2, [sp, #0]
 80023ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023d0:	4821      	ldr	r0, [pc, #132]	@ (8002458 <ssd1306_TestRectangleInvert+0xb4>)
 80023d2:	f7fe ffa9 	bl	8001328 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 40);
 80023d6:	2128      	movs	r1, #40	@ 0x28
 80023d8:	2002      	movs	r0, #2
 80023da:	f7fe ffcb 	bl	8001374 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 80023de:	4b1c      	ldr	r3, [pc, #112]	@ (8002450 <ssd1306_TestRectangleInvert+0xac>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	9200      	str	r2, [sp, #0]
 80023e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023e6:	481d      	ldr	r0, [pc, #116]	@ (800245c <ssd1306_TestRectangleInvert+0xb8>)
 80023e8:	f7fe ff9e 	bl	8001328 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 0);
 80023ec:	2100      	movs	r1, #0
 80023ee:	2042      	movs	r0, #66	@ 0x42
 80023f0:	f7fe ffc0 	bl	8001374 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 80023f4:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <ssd1306_TestRectangleInvert+0xac>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	9200      	str	r2, [sp, #0]
 80023fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023fc:	4817      	ldr	r0, [pc, #92]	@ (800245c <ssd1306_TestRectangleInvert+0xb8>)
 80023fe:	f7fe ff93 	bl	8001328 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 20);
 8002402:	2114      	movs	r1, #20
 8002404:	2042      	movs	r0, #66	@ 0x42
 8002406:	f7fe ffb5 	bl	8001374 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <ssd1306_TestRectangleInvert+0xac>)
 800240c:	2201      	movs	r2, #1
 800240e:	9200      	str	r2, [sp, #0]
 8002410:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002412:	4811      	ldr	r0, [pc, #68]	@ (8002458 <ssd1306_TestRectangleInvert+0xb4>)
 8002414:	f7fe ff88 	bl	8001328 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 40);
 8002418:	2128      	movs	r1, #40	@ 0x28
 800241a:	2042      	movs	r0, #66	@ 0x42
 800241c:	f7fe ffaa 	bl	8001374 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 8002420:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <ssd1306_TestRectangleInvert+0xac>)
 8002422:	2201      	movs	r2, #1
 8002424:	9200      	str	r2, [sp, #0]
 8002426:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002428:	480a      	ldr	r0, [pc, #40]	@ (8002454 <ssd1306_TestRectangleInvert+0xb0>)
 800242a:	f7fe ff7d 	bl	8001328 <ssd1306_WriteString>
#else
  ssd1306_FillCircle(32, 32, 20, White);
  ssd1306_FillCircle(96, 32, 20, White);
#endif
  ssd1306_InvertRectangle(0,0,63,63);
 800242e:	233f      	movs	r3, #63	@ 0x3f
 8002430:	223f      	movs	r2, #63	@ 0x3f
 8002432:	2100      	movs	r1, #0
 8002434:	2000      	movs	r0, #0
 8002436:	f7ff fc41 	bl	8001cbc <ssd1306_InvertRectangle>
  /* Test rectangle lies on one 8px page */
  ssd1306_InvertRectangle(2,58,125,60);
 800243a:	233c      	movs	r3, #60	@ 0x3c
 800243c:	227d      	movs	r2, #125	@ 0x7d
 800243e:	213a      	movs	r1, #58	@ 0x3a
 8002440:	2002      	movs	r0, #2
 8002442:	f7ff fc3b 	bl	8001cbc <ssd1306_InvertRectangle>
  ssd1306_UpdateScreen();
 8002446:	f7fe fe61 	bl	800110c <ssd1306_UpdateScreen>
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	0800a150 	.word	0x0800a150
 8002454:	080055bc 	.word	0x080055bc
 8002458:	080055c4 	.word	0x080055c4
 800245c:	080055c8 	.word	0x080055c8

08002460 <ssd1306_TestCircle>:

void ssd1306_TestCircle() {
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
 800246a:	e010      	b.n	800248e <ssd1306_TestCircle+0x2e>
    ssd1306_DrawCircle(20*delta+30, 15, 10, White);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	461a      	mov	r2, r3
 8002472:	0092      	lsls	r2, r2, #2
 8002474:	4413      	add	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	b2db      	uxtb	r3, r3
 800247a:	331e      	adds	r3, #30
 800247c:	b2d8      	uxtb	r0, r3
 800247e:	2301      	movs	r3, #1
 8002480:	220a      	movs	r2, #10
 8002482:	210f      	movs	r1, #15
 8002484:	f7ff fa9a 	bl	80019bc <ssd1306_DrawCircle>
  for(delta = 0; delta < 5; delta ++) {
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3301      	adds	r3, #1
 800248c:	607b      	str	r3, [r7, #4]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b04      	cmp	r3, #4
 8002492:	d9eb      	bls.n	800246c <ssd1306_TestCircle+0xc>
  }

  for(delta = 0; delta < 5; delta ++) {
 8002494:	2300      	movs	r3, #0
 8002496:	607b      	str	r3, [r7, #4]
 8002498:	e011      	b.n	80024be <ssd1306_TestCircle+0x5e>
    ssd1306_FillCircle(23*delta+15, 40, 10, White);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	b2db      	uxtb	r3, r3
 800249e:	461a      	mov	r2, r3
 80024a0:	0052      	lsls	r2, r2, #1
 80024a2:	441a      	add	r2, r3
 80024a4:	00d2      	lsls	r2, r2, #3
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	330f      	adds	r3, #15
 80024ac:	b2d8      	uxtb	r0, r3
 80024ae:	2301      	movs	r3, #1
 80024b0:	220a      	movs	r2, #10
 80024b2:	2128      	movs	r1, #40	@ 0x28
 80024b4:	f7ff fb09 	bl	8001aca <ssd1306_FillCircle>
  for(delta = 0; delta < 5; delta ++) {
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	3301      	adds	r3, #1
 80024bc:	607b      	str	r3, [r7, #4]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b04      	cmp	r3, #4
 80024c2:	d9ea      	bls.n	800249a <ssd1306_TestCircle+0x3a>
  }

  ssd1306_UpdateScreen();
 80024c4:	f7fe fe22 	bl	800110c <ssd1306_UpdateScreen>
  return;
 80024c8:	bf00      	nop
}
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <ssd1306_TestArc>:

void ssd1306_TestArc() {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af02      	add	r7, sp, #8
  ssd1306_DrawArc(30, 30, 30, 20, 270, White);
 80024d6:	2301      	movs	r3, #1
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	2314      	movs	r3, #20
 80024e2:	221e      	movs	r2, #30
 80024e4:	211e      	movs	r1, #30
 80024e6:	201e      	movs	r0, #30
 80024e8:	f7ff f840 	bl	800156c <ssd1306_DrawArc>
  ssd1306_DrawArcWithRadiusLine(80, 55, 10, 30, 270, White);
 80024ec:	2301      	movs	r3, #1
 80024ee:	9301      	str	r3, [sp, #4]
 80024f0:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	231e      	movs	r3, #30
 80024f8:	220a      	movs	r2, #10
 80024fa:	2137      	movs	r1, #55	@ 0x37
 80024fc:	2050      	movs	r0, #80	@ 0x50
 80024fe:	f7ff f91d 	bl	800173c <ssd1306_DrawArcWithRadiusLine>
  ssd1306_UpdateScreen();
 8002502:	f7fe fe03 	bl	800110c <ssd1306_UpdateScreen>
  return;
 8002506:	bf00      	nop
}
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <ssd1306_TestPolyline>:

void ssd1306_TestPolyline() {
 800250c:	b590      	push	{r4, r7, lr}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
  SSD1306_VERTEX loc_vertex[] =
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <ssd1306_TestPolyline+0x28>)
 8002514:	463c      	mov	r4, r7
 8002516:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002518:	c407      	stmia	r4!, {r0, r1, r2}
 800251a:	8023      	strh	r3, [r4, #0]
      {45,16},
      {50,10},
      {53,16}
  };

  ssd1306_Polyline(loc_vertex,sizeof(loc_vertex)/sizeof(loc_vertex[0]),White);
 800251c:	463b      	mov	r3, r7
 800251e:	2201      	movs	r2, #1
 8002520:	2107      	movs	r1, #7
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe ffaa 	bl	800147c <ssd1306_Polyline>
  ssd1306_UpdateScreen();
 8002528:	f7fe fdf0 	bl	800110c <ssd1306_UpdateScreen>
  return;
 800252c:	bf00      	nop
}
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	bd90      	pop	{r4, r7, pc}
 8002534:	080055d0 	.word	0x080055d0

08002538 <ssd1306_TestDrawBitmap>:

void ssd1306_TestDrawBitmap()
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 800253e:	2001      	movs	r0, #1
 8002540:	f7fe fdcc 	bl	80010dc <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
 8002544:	2300      	movs	r3, #0
 8002546:	9301      	str	r3, [sp, #4]
 8002548:	2340      	movs	r3, #64	@ 0x40
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	2380      	movs	r3, #128	@ 0x80
 800254e:	4a18      	ldr	r2, [pc, #96]	@ (80025b0 <ssd1306_TestDrawBitmap+0x78>)
 8002550:	2100      	movs	r1, #0
 8002552:	2000      	movs	r0, #0
 8002554:	f7ff fc6e 	bl	8001e34 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8002558:	f7fe fdd8 	bl	800110c <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 800255c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002560:	f000 fa0c 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 8002564:	2000      	movs	r0, #0
 8002566:	f7fe fdb9 	bl	80010dc <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,White);
 800256a:	2301      	movs	r3, #1
 800256c:	9301      	str	r3, [sp, #4]
 800256e:	2340      	movs	r3, #64	@ 0x40
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2340      	movs	r3, #64	@ 0x40
 8002574:	4a0f      	ldr	r2, [pc, #60]	@ (80025b4 <ssd1306_TestDrawBitmap+0x7c>)
 8002576:	2100      	movs	r1, #0
 8002578:	2020      	movs	r0, #32
 800257a:	f7ff fc5b 	bl	8001e34 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 800257e:	f7fe fdc5 	bl	800110c <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8002582:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002586:	f000 f9f9 	bl	800297c <HAL_Delay>
    ssd1306_Fill(White);
 800258a:	2001      	movs	r0, #1
 800258c:	f7fe fda6 	bl	80010dc <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,Black);
 8002590:	2300      	movs	r3, #0
 8002592:	9301      	str	r3, [sp, #4]
 8002594:	2340      	movs	r3, #64	@ 0x40
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2340      	movs	r3, #64	@ 0x40
 800259a:	4a06      	ldr	r2, [pc, #24]	@ (80025b4 <ssd1306_TestDrawBitmap+0x7c>)
 800259c:	2100      	movs	r1, #0
 800259e:	2020      	movs	r0, #32
 80025a0:	f7ff fc48 	bl	8001e34 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 80025a4:	f7fe fdb2 	bl	800110c <ssd1306_UpdateScreen>
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	0800a180 	.word	0x0800a180
 80025b4:	0800a580 	.word	0x0800a580

080025b8 <ssd1306_TestAll>:

void ssd1306_TestAll() {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
    ssd1306_Init();
 80025bc:	f7fe fd24 	bl	8001008 <ssd1306_Init>

    ssd1306_TestFPS();
 80025c0:	f7ff fdd4 	bl	800216c <ssd1306_TestFPS>
    HAL_Delay(3000);
 80025c4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80025c8:	f000 f9d8 	bl	800297c <HAL_Delay>
    ssd1306_TestBorder();
 80025cc:	f7ff fcbe 	bl	8001f4c <ssd1306_TestBorder>
    ssd1306_TestFonts1();
 80025d0:	f7ff fd06 	bl	8001fe0 <ssd1306_TestFonts1>
    HAL_Delay(3000);
 80025d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80025d8:	f000 f9d0 	bl	800297c <HAL_Delay>
    ssd1306_TestFonts2();
 80025dc:	f7ff fd58 	bl	8002090 <ssd1306_TestFonts2>
    HAL_Delay(3000);
 80025e0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80025e4:	f000 f9ca 	bl	800297c <HAL_Delay>
    ssd1306_TestFonts3();
 80025e8:	f7ff fd8c 	bl	8002104 <ssd1306_TestFonts3>
    HAL_Delay(3000);
 80025ec:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80025f0:	f000 f9c4 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7fe fd71 	bl	80010dc <ssd1306_Fill>
    ssd1306_TestRectangle();
 80025fa:	f7ff fe73 	bl	80022e4 <ssd1306_TestRectangle>
    ssd1306_TestLine();
 80025fe:	f7ff fe59 	bl	80022b4 <ssd1306_TestLine>
    HAL_Delay(3000);
 8002602:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002606:	f000 f9b9 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 800260a:	2000      	movs	r0, #0
 800260c:	f7fe fd66 	bl	80010dc <ssd1306_Fill>
    ssd1306_TestRectangleFill();
 8002610:	f7ff fea0 	bl	8002354 <ssd1306_TestRectangleFill>
    HAL_Delay(3000);
 8002614:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002618:	f000 f9b0 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 800261c:	2000      	movs	r0, #0
 800261e:	f7fe fd5d 	bl	80010dc <ssd1306_Fill>
    ssd1306_TestRectangleInvert();
 8002622:	f7ff febf 	bl	80023a4 <ssd1306_TestRectangleInvert>
    HAL_Delay(3000);
 8002626:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800262a:	f000 f9a7 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 800262e:	2000      	movs	r0, #0
 8002630:	f7fe fd54 	bl	80010dc <ssd1306_Fill>
    ssd1306_TestPolyline();
 8002634:	f7ff ff6a 	bl	800250c <ssd1306_TestPolyline>
    HAL_Delay(3000);
 8002638:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800263c:	f000 f99e 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 8002640:	2000      	movs	r0, #0
 8002642:	f7fe fd4b 	bl	80010dc <ssd1306_Fill>
    ssd1306_TestArc();
 8002646:	f7ff ff43 	bl	80024d0 <ssd1306_TestArc>
    HAL_Delay(3000);
 800264a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800264e:	f000 f995 	bl	800297c <HAL_Delay>
    ssd1306_Fill(Black);
 8002652:	2000      	movs	r0, #0
 8002654:	f7fe fd42 	bl	80010dc <ssd1306_Fill>
    ssd1306_TestCircle();
 8002658:	f7ff ff02 	bl	8002460 <ssd1306_TestCircle>
    HAL_Delay(3000);
 800265c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002660:	f000 f98c 	bl	800297c <HAL_Delay>
    ssd1306_TestDrawBitmap();
 8002664:	f7ff ff68 	bl	8002538 <ssd1306_TestDrawBitmap>
    HAL_Delay(3000);
 8002668:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800266c:	f000 f986 	bl	800297c <HAL_Delay>
}
 8002670:	bf00      	nop
 8002672:	bd80      	pop	{r7, pc}

08002674 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	607b      	str	r3, [r7, #4]
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <HAL_MspInit+0x4c>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4a0f      	ldr	r2, [pc, #60]	@ (80026c0 <HAL_MspInit+0x4c>)
 8002684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002688:	6453      	str	r3, [r2, #68]	@ 0x44
 800268a:	4b0d      	ldr	r3, [pc, #52]	@ (80026c0 <HAL_MspInit+0x4c>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002692:	607b      	str	r3, [r7, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	603b      	str	r3, [r7, #0]
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <HAL_MspInit+0x4c>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <HAL_MspInit+0x4c>)
 80026a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026a6:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_MspInit+0x4c>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	603b      	str	r3, [r7, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40023800 	.word	0x40023800

080026c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08a      	sub	sp, #40	@ 0x28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 0314 	add.w	r3, r7, #20
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a19      	ldr	r2, [pc, #100]	@ (8002748 <HAL_I2C_MspInit+0x84>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d12b      	bne.n	800273e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	4b18      	ldr	r3, [pc, #96]	@ (800274c <HAL_I2C_MspInit+0x88>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	4a17      	ldr	r2, [pc, #92]	@ (800274c <HAL_I2C_MspInit+0x88>)
 80026f0:	f043 0302 	orr.w	r3, r3, #2
 80026f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f6:	4b15      	ldr	r3, [pc, #84]	@ (800274c <HAL_I2C_MspInit+0x88>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002702:	23c0      	movs	r3, #192	@ 0xc0
 8002704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002706:	2312      	movs	r3, #18
 8002708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	2300      	movs	r3, #0
 800270c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270e:	2303      	movs	r3, #3
 8002710:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002712:	2304      	movs	r3, #4
 8002714:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002716:	f107 0314 	add.w	r3, r7, #20
 800271a:	4619      	mov	r1, r3
 800271c:	480c      	ldr	r0, [pc, #48]	@ (8002750 <HAL_I2C_MspInit+0x8c>)
 800271e:	f000 fa37 	bl	8002b90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	4b09      	ldr	r3, [pc, #36]	@ (800274c <HAL_I2C_MspInit+0x88>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	4a08      	ldr	r2, [pc, #32]	@ (800274c <HAL_I2C_MspInit+0x88>)
 800272c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002730:	6413      	str	r3, [r2, #64]	@ 0x40
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_I2C_MspInit+0x88>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800273e:	bf00      	nop
 8002740:	3728      	adds	r7, #40	@ 0x28
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40005400 	.word	0x40005400
 800274c:	40023800 	.word	0x40023800
 8002750:	40020400 	.word	0x40020400

08002754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002758:	bf00      	nop
 800275a:	e7fd      	b.n	8002758 <NMI_Handler+0x4>

0800275c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002760:	bf00      	nop
 8002762:	e7fd      	b.n	8002760 <HardFault_Handler+0x4>

08002764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002768:	bf00      	nop
 800276a:	e7fd      	b.n	8002768 <MemManage_Handler+0x4>

0800276c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002770:	bf00      	nop
 8002772:	e7fd      	b.n	8002770 <BusFault_Handler+0x4>

08002774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002778:	bf00      	nop
 800277a:	e7fd      	b.n	8002778 <UsageFault_Handler+0x4>

0800277c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800278a:	b480      	push	{r7}
 800278c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800278e:	bf00      	nop
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027aa:	f000 f8c7 	bl	800293c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}
	...

080027b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027bc:	4a14      	ldr	r2, [pc, #80]	@ (8002810 <_sbrk+0x5c>)
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <_sbrk+0x60>)
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c8:	4b13      	ldr	r3, [pc, #76]	@ (8002818 <_sbrk+0x64>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d102      	bne.n	80027d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d0:	4b11      	ldr	r3, [pc, #68]	@ (8002818 <_sbrk+0x64>)
 80027d2:	4a12      	ldr	r2, [pc, #72]	@ (800281c <_sbrk+0x68>)
 80027d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027d6:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <_sbrk+0x64>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d207      	bcs.n	80027f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e4:	f001 fcbc 	bl	8004160 <__errno>
 80027e8:	4603      	mov	r3, r0
 80027ea:	220c      	movs	r2, #12
 80027ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ee:	f04f 33ff 	mov.w	r3, #4294967295
 80027f2:	e009      	b.n	8002808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f4:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <_sbrk+0x64>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fa:	4b07      	ldr	r3, [pc, #28]	@ (8002818 <_sbrk+0x64>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4413      	add	r3, r2
 8002802:	4a05      	ldr	r2, [pc, #20]	@ (8002818 <_sbrk+0x64>)
 8002804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002806:	68fb      	ldr	r3, [r7, #12]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20020000 	.word	0x20020000
 8002814:	00000400 	.word	0x00000400
 8002818:	200004d4 	.word	0x200004d4
 800281c:	20000628 	.word	0x20000628

08002820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <SystemInit+0x20>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282a:	4a05      	ldr	r2, [pc, #20]	@ (8002840 <SystemInit+0x20>)
 800282c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002830:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002844:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800287c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002848:	f7ff ffea 	bl	8002820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800284c:	480c      	ldr	r0, [pc, #48]	@ (8002880 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800284e:	490d      	ldr	r1, [pc, #52]	@ (8002884 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002850:	4a0d      	ldr	r2, [pc, #52]	@ (8002888 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002854:	e002      	b.n	800285c <LoopCopyDataInit>

08002856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285a:	3304      	adds	r3, #4

0800285c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800285c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800285e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002860:	d3f9      	bcc.n	8002856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002862:	4a0a      	ldr	r2, [pc, #40]	@ (800288c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002864:	4c0a      	ldr	r4, [pc, #40]	@ (8002890 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002868:	e001      	b.n	800286e <LoopFillZerobss>

0800286a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800286c:	3204      	adds	r2, #4

0800286e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800286e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002870:	d3fb      	bcc.n	800286a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002872:	f001 fc7b 	bl	800416c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002876:	f7fe fa8f 	bl	8000d98 <main>
  bx  lr    
 800287a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800287c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002884:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002888:	0800abac 	.word	0x0800abac
  ldr r2, =_sbss
 800288c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002890:	20000624 	.word	0x20000624

08002894 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002894:	e7fe      	b.n	8002894 <ADC_IRQHandler>
	...

08002898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800289c:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <HAL_Init+0x40>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a0d      	ldr	r2, [pc, #52]	@ (80028d8 <HAL_Init+0x40>)
 80028a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028a8:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <HAL_Init+0x40>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a0a      	ldr	r2, [pc, #40]	@ (80028d8 <HAL_Init+0x40>)
 80028ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028b4:	4b08      	ldr	r3, [pc, #32]	@ (80028d8 <HAL_Init+0x40>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a07      	ldr	r2, [pc, #28]	@ (80028d8 <HAL_Init+0x40>)
 80028ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c0:	2003      	movs	r0, #3
 80028c2:	f000 f931 	bl	8002b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028c6:	200f      	movs	r0, #15
 80028c8:	f000 f808 	bl	80028dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028cc:	f7ff fed2 	bl	8002674 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023c00 	.word	0x40023c00

080028dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028e4:	4b12      	ldr	r3, [pc, #72]	@ (8002930 <HAL_InitTick+0x54>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4b12      	ldr	r3, [pc, #72]	@ (8002934 <HAL_InitTick+0x58>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	4619      	mov	r1, r3
 80028ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80028f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f93b 	bl	8002b76 <HAL_SYSTICK_Config>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e00e      	b.n	8002928 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b0f      	cmp	r3, #15
 800290e:	d80a      	bhi.n	8002926 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002910:	2200      	movs	r2, #0
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	f04f 30ff 	mov.w	r0, #4294967295
 8002918:	f000 f911 	bl	8002b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800291c:	4a06      	ldr	r2, [pc, #24]	@ (8002938 <HAL_InitTick+0x5c>)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	e000      	b.n	8002928 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
}
 8002928:	4618      	mov	r0, r3
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	20000000 	.word	0x20000000
 8002934:	20000008 	.word	0x20000008
 8002938:	20000004 	.word	0x20000004

0800293c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002940:	4b06      	ldr	r3, [pc, #24]	@ (800295c <HAL_IncTick+0x20>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	461a      	mov	r2, r3
 8002946:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <HAL_IncTick+0x24>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4413      	add	r3, r2
 800294c:	4a04      	ldr	r2, [pc, #16]	@ (8002960 <HAL_IncTick+0x24>)
 800294e:	6013      	str	r3, [r2, #0]
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	20000008 	.word	0x20000008
 8002960:	200004d8 	.word	0x200004d8

08002964 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return uwTick;
 8002968:	4b03      	ldr	r3, [pc, #12]	@ (8002978 <HAL_GetTick+0x14>)
 800296a:	681b      	ldr	r3, [r3, #0]
}
 800296c:	4618      	mov	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	200004d8 	.word	0x200004d8

0800297c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7ff ffee 	bl	8002964 <HAL_GetTick>
 8002988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d005      	beq.n	80029a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002996:	4b0a      	ldr	r3, [pc, #40]	@ (80029c0 <HAL_Delay+0x44>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	461a      	mov	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	4413      	add	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029a2:	bf00      	nop
 80029a4:	f7ff ffde 	bl	8002964 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d8f7      	bhi.n	80029a4 <HAL_Delay+0x28>
  {
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000008 	.word	0x20000008

080029c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029f6:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <__NVIC_SetPriorityGrouping+0x44>)
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	60d3      	str	r3, [r2, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a10:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <__NVIC_GetPriorityGrouping+0x18>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 0307 	and.w	r3, r3, #7
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	6039      	str	r1, [r7, #0]
 8002a32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	db0a      	blt.n	8002a52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	490c      	ldr	r1, [pc, #48]	@ (8002a74 <__NVIC_SetPriority+0x4c>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	0112      	lsls	r2, r2, #4
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a50:	e00a      	b.n	8002a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	4908      	ldr	r1, [pc, #32]	@ (8002a78 <__NVIC_SetPriority+0x50>)
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	3b04      	subs	r3, #4
 8002a60:	0112      	lsls	r2, r2, #4
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	440b      	add	r3, r1
 8002a66:	761a      	strb	r2, [r3, #24]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000e100 	.word	0xe000e100
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b089      	sub	sp, #36	@ 0x24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f1c3 0307 	rsb	r3, r3, #7
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	bf28      	it	cs
 8002a9a:	2304      	movcs	r3, #4
 8002a9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	2b06      	cmp	r3, #6
 8002aa4:	d902      	bls.n	8002aac <NVIC_EncodePriority+0x30>
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3b03      	subs	r3, #3
 8002aaa:	e000      	b.n	8002aae <NVIC_EncodePriority+0x32>
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43da      	mvns	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	401a      	ands	r2, r3
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ac4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ace:	43d9      	mvns	r1, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad4:	4313      	orrs	r3, r2
         );
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3724      	adds	r7, #36	@ 0x24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
	...

08002ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002af4:	d301      	bcc.n	8002afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002af6:	2301      	movs	r3, #1
 8002af8:	e00f      	b.n	8002b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002afa:	4a0a      	ldr	r2, [pc, #40]	@ (8002b24 <SysTick_Config+0x40>)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b02:	210f      	movs	r1, #15
 8002b04:	f04f 30ff 	mov.w	r0, #4294967295
 8002b08:	f7ff ff8e 	bl	8002a28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b0c:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <SysTick_Config+0x40>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b12:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <SysTick_Config+0x40>)
 8002b14:	2207      	movs	r2, #7
 8002b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	e000e010 	.word	0xe000e010

08002b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff ff47 	bl	80029c4 <__NVIC_SetPriorityGrouping>
}
 8002b36:	bf00      	nop
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b086      	sub	sp, #24
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	4603      	mov	r3, r0
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b50:	f7ff ff5c 	bl	8002a0c <__NVIC_GetPriorityGrouping>
 8002b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	68b9      	ldr	r1, [r7, #8]
 8002b5a:	6978      	ldr	r0, [r7, #20]
 8002b5c:	f7ff ff8e 	bl	8002a7c <NVIC_EncodePriority>
 8002b60:	4602      	mov	r2, r0
 8002b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b66:	4611      	mov	r1, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff5d 	bl	8002a28 <__NVIC_SetPriority>
}
 8002b6e:	bf00      	nop
 8002b70:	3718      	adds	r7, #24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b082      	sub	sp, #8
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ffb0 	bl	8002ae4 <SysTick_Config>
 8002b84:	4603      	mov	r3, r0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
	...

08002b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b089      	sub	sp, #36	@ 0x24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61fb      	str	r3, [r7, #28]
 8002baa:	e159      	b.n	8002e60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bac:	2201      	movs	r2, #1
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	f040 8148 	bne.w	8002e5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d005      	beq.n	8002be2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d130      	bne.n	8002c44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	2203      	movs	r2, #3
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c18:	2201      	movs	r2, #1
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	43db      	mvns	r3, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4013      	ands	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	091b      	lsrs	r3, r3, #4
 8002c2e:	f003 0201 	and.w	r2, r3, #1
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f003 0303 	and.w	r3, r3, #3
 8002c4c:	2b03      	cmp	r3, #3
 8002c4e:	d017      	beq.n	8002c80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	689a      	ldr	r2, [r3, #8]
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d123      	bne.n	8002cd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	08da      	lsrs	r2, r3, #3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3208      	adds	r2, #8
 8002c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	220f      	movs	r2, #15
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4013      	ands	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	691a      	ldr	r2, [r3, #16]
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	08da      	lsrs	r2, r3, #3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	3208      	adds	r2, #8
 8002cce:	69b9      	ldr	r1, [r7, #24]
 8002cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	2203      	movs	r2, #3
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0203 	and.w	r2, r3, #3
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80a2 	beq.w	8002e5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	60fb      	str	r3, [r7, #12]
 8002d1a:	4b57      	ldr	r3, [pc, #348]	@ (8002e78 <HAL_GPIO_Init+0x2e8>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1e:	4a56      	ldr	r2, [pc, #344]	@ (8002e78 <HAL_GPIO_Init+0x2e8>)
 8002d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d26:	4b54      	ldr	r3, [pc, #336]	@ (8002e78 <HAL_GPIO_Init+0x2e8>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d2e:	60fb      	str	r3, [r7, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d32:	4a52      	ldr	r2, [pc, #328]	@ (8002e7c <HAL_GPIO_Init+0x2ec>)
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	089b      	lsrs	r3, r3, #2
 8002d38:	3302      	adds	r3, #2
 8002d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	f003 0303 	and.w	r3, r3, #3
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	220f      	movs	r2, #15
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4013      	ands	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a49      	ldr	r2, [pc, #292]	@ (8002e80 <HAL_GPIO_Init+0x2f0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d019      	beq.n	8002d92 <HAL_GPIO_Init+0x202>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a48      	ldr	r2, [pc, #288]	@ (8002e84 <HAL_GPIO_Init+0x2f4>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d013      	beq.n	8002d8e <HAL_GPIO_Init+0x1fe>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a47      	ldr	r2, [pc, #284]	@ (8002e88 <HAL_GPIO_Init+0x2f8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d00d      	beq.n	8002d8a <HAL_GPIO_Init+0x1fa>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a46      	ldr	r2, [pc, #280]	@ (8002e8c <HAL_GPIO_Init+0x2fc>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d007      	beq.n	8002d86 <HAL_GPIO_Init+0x1f6>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a45      	ldr	r2, [pc, #276]	@ (8002e90 <HAL_GPIO_Init+0x300>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d101      	bne.n	8002d82 <HAL_GPIO_Init+0x1f2>
 8002d7e:	2304      	movs	r3, #4
 8002d80:	e008      	b.n	8002d94 <HAL_GPIO_Init+0x204>
 8002d82:	2307      	movs	r3, #7
 8002d84:	e006      	b.n	8002d94 <HAL_GPIO_Init+0x204>
 8002d86:	2303      	movs	r3, #3
 8002d88:	e004      	b.n	8002d94 <HAL_GPIO_Init+0x204>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e002      	b.n	8002d94 <HAL_GPIO_Init+0x204>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <HAL_GPIO_Init+0x204>
 8002d92:	2300      	movs	r3, #0
 8002d94:	69fa      	ldr	r2, [r7, #28]
 8002d96:	f002 0203 	and.w	r2, r2, #3
 8002d9a:	0092      	lsls	r2, r2, #2
 8002d9c:	4093      	lsls	r3, r2
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002da4:	4935      	ldr	r1, [pc, #212]	@ (8002e7c <HAL_GPIO_Init+0x2ec>)
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	089b      	lsrs	r3, r3, #2
 8002daa:	3302      	adds	r3, #2
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002db2:	4b38      	ldr	r3, [pc, #224]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	43db      	mvns	r3, r3
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	4013      	ands	r3, r2
 8002dea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d003      	beq.n	8002e00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e00:	4a24      	ldr	r2, [pc, #144]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e06:	4b23      	ldr	r3, [pc, #140]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	43db      	mvns	r3, r3
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	4013      	ands	r3, r2
 8002e14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e30:	4b18      	ldr	r3, [pc, #96]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e54:	4a0f      	ldr	r2, [pc, #60]	@ (8002e94 <HAL_GPIO_Init+0x304>)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	61fb      	str	r3, [r7, #28]
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	2b0f      	cmp	r3, #15
 8002e64:	f67f aea2 	bls.w	8002bac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e68:	bf00      	nop
 8002e6a:	bf00      	nop
 8002e6c:	3724      	adds	r7, #36	@ 0x24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40013800 	.word	0x40013800
 8002e80:	40020000 	.word	0x40020000
 8002e84:	40020400 	.word	0x40020400
 8002e88:	40020800 	.word	0x40020800
 8002e8c:	40020c00 	.word	0x40020c00
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40013c00 	.word	0x40013c00

08002e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	807b      	strh	r3, [r7, #2]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ea8:	787b      	ldrb	r3, [r7, #1]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eae:	887a      	ldrh	r2, [r7, #2]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002eb4:	e003      	b.n	8002ebe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002eb6:	887b      	ldrh	r3, [r7, #2]
 8002eb8:	041a      	lsls	r2, r3, #16
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	619a      	str	r2, [r3, #24]
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
	...

08002ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e12b      	b.n	8003136 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7ff fbe6 	bl	80026c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2224      	movs	r2, #36	@ 0x24
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0201 	bic.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f30:	f001 f8aa 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 8002f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	4a81      	ldr	r2, [pc, #516]	@ (8003140 <HAL_I2C_Init+0x274>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d807      	bhi.n	8002f50 <HAL_I2C_Init+0x84>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4a80      	ldr	r2, [pc, #512]	@ (8003144 <HAL_I2C_Init+0x278>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	bf94      	ite	ls
 8002f48:	2301      	movls	r3, #1
 8002f4a:	2300      	movhi	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e006      	b.n	8002f5e <HAL_I2C_Init+0x92>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4a7d      	ldr	r2, [pc, #500]	@ (8003148 <HAL_I2C_Init+0x27c>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	bf94      	ite	ls
 8002f58:	2301      	movls	r3, #1
 8002f5a:	2300      	movhi	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e0e7      	b.n	8003136 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4a78      	ldr	r2, [pc, #480]	@ (800314c <HAL_I2C_Init+0x280>)
 8002f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6e:	0c9b      	lsrs	r3, r3, #18
 8002f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4a6a      	ldr	r2, [pc, #424]	@ (8003140 <HAL_I2C_Init+0x274>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d802      	bhi.n	8002fa0 <HAL_I2C_Init+0xd4>
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	e009      	b.n	8002fb4 <HAL_I2C_Init+0xe8>
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	4a69      	ldr	r2, [pc, #420]	@ (8003150 <HAL_I2C_Init+0x284>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	430b      	orrs	r3, r1
 8002fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	495c      	ldr	r1, [pc, #368]	@ (8003140 <HAL_I2C_Init+0x274>)
 8002fd0:	428b      	cmp	r3, r1
 8002fd2:	d819      	bhi.n	8003008 <HAL_I2C_Init+0x13c>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1e59      	subs	r1, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe2:	1c59      	adds	r1, r3, #1
 8002fe4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fe8:	400b      	ands	r3, r1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <HAL_I2C_Init+0x138>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1e59      	subs	r1, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003002:	e051      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003004:	2304      	movs	r3, #4
 8003006:	e04f      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d111      	bne.n	8003034 <HAL_I2C_Init+0x168>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1e58      	subs	r0, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6859      	ldr	r1, [r3, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	440b      	add	r3, r1
 800301e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003022:	3301      	adds	r3, #1
 8003024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003028:	2b00      	cmp	r3, #0
 800302a:	bf0c      	ite	eq
 800302c:	2301      	moveq	r3, #1
 800302e:	2300      	movne	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	e012      	b.n	800305a <HAL_I2C_Init+0x18e>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	1e58      	subs	r0, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	460b      	mov	r3, r1
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	0099      	lsls	r1, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	fbb0 f3f3 	udiv	r3, r0, r3
 800304a:	3301      	adds	r3, #1
 800304c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003050:	2b00      	cmp	r3, #0
 8003052:	bf0c      	ite	eq
 8003054:	2301      	moveq	r3, #1
 8003056:	2300      	movne	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_I2C_Init+0x196>
 800305e:	2301      	movs	r3, #1
 8003060:	e022      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10e      	bne.n	8003088 <HAL_I2C_Init+0x1bc>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1e58      	subs	r0, r3, #1
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6859      	ldr	r1, [r3, #4]
 8003072:	460b      	mov	r3, r1
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	440b      	add	r3, r1
 8003078:	fbb0 f3f3 	udiv	r3, r0, r3
 800307c:	3301      	adds	r3, #1
 800307e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003086:	e00f      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	1e58      	subs	r0, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6859      	ldr	r1, [r3, #4]
 8003090:	460b      	mov	r3, r1
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	0099      	lsls	r1, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	fbb0 f3f3 	udiv	r3, r0, r3
 800309e:	3301      	adds	r3, #1
 80030a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	6809      	ldr	r1, [r1, #0]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69da      	ldr	r2, [r3, #28]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6911      	ldr	r1, [r2, #16]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68d2      	ldr	r2, [r2, #12]
 80030e2:	4311      	orrs	r1, r2
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6812      	ldr	r2, [r2, #0]
 80030e8:	430b      	orrs	r3, r1
 80030ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2220      	movs	r2, #32
 8003122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	000186a0 	.word	0x000186a0
 8003144:	001e847f 	.word	0x001e847f
 8003148:	003d08ff 	.word	0x003d08ff
 800314c:	431bde83 	.word	0x431bde83
 8003150:	10624dd3 	.word	0x10624dd3

08003154 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b088      	sub	sp, #32
 8003158:	af02      	add	r7, sp, #8
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	4608      	mov	r0, r1
 800315e:	4611      	mov	r1, r2
 8003160:	461a      	mov	r2, r3
 8003162:	4603      	mov	r3, r0
 8003164:	817b      	strh	r3, [r7, #10]
 8003166:	460b      	mov	r3, r1
 8003168:	813b      	strh	r3, [r7, #8]
 800316a:	4613      	mov	r3, r2
 800316c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800316e:	f7ff fbf9 	bl	8002964 <HAL_GetTick>
 8003172:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b20      	cmp	r3, #32
 800317e:	f040 80d9 	bne.w	8003334 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	2319      	movs	r3, #25
 8003188:	2201      	movs	r2, #1
 800318a:	496d      	ldr	r1, [pc, #436]	@ (8003340 <HAL_I2C_Mem_Write+0x1ec>)
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 f971 	bl	8003474 <I2C_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003198:	2302      	movs	r3, #2
 800319a:	e0cc      	b.n	8003336 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_I2C_Mem_Write+0x56>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e0c5      	b.n	8003336 <HAL_I2C_Mem_Write+0x1e2>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d007      	beq.n	80031d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2221      	movs	r2, #33	@ 0x21
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2240      	movs	r2, #64	@ 0x40
 80031ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6a3a      	ldr	r2, [r7, #32]
 80031fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003200:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003206:	b29a      	uxth	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4a4d      	ldr	r2, [pc, #308]	@ (8003344 <HAL_I2C_Mem_Write+0x1f0>)
 8003210:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003212:	88f8      	ldrh	r0, [r7, #6]
 8003214:	893a      	ldrh	r2, [r7, #8]
 8003216:	8979      	ldrh	r1, [r7, #10]
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	9301      	str	r3, [sp, #4]
 800321c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	4603      	mov	r3, r0
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f890 	bl	8003348 <I2C_RequestMemoryWrite>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d052      	beq.n	80032d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e081      	b.n	8003336 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 fa36 	bl	80036a8 <I2C_WaitOnTXEFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00d      	beq.n	800325e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	2b04      	cmp	r3, #4
 8003248:	d107      	bne.n	800325a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003258:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06b      	b.n	8003336 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003284:	b29b      	uxth	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b04      	cmp	r3, #4
 800329a:	d11b      	bne.n	80032d4 <HAL_I2C_Mem_Write+0x180>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d017      	beq.n	80032d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	781a      	ldrb	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1aa      	bne.n	8003232 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fa29 	bl	8003738 <I2C_WaitOnBTFFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00d      	beq.n	8003308 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d107      	bne.n	8003304 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003302:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e016      	b.n	8003336 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	e000      	b.n	8003336 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003334:	2302      	movs	r3, #2
  }
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	00100002 	.word	0x00100002
 8003344:	ffff0000 	.word	0xffff0000

08003348 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	4608      	mov	r0, r1
 8003352:	4611      	mov	r1, r2
 8003354:	461a      	mov	r2, r3
 8003356:	4603      	mov	r3, r0
 8003358:	817b      	strh	r3, [r7, #10]
 800335a:	460b      	mov	r3, r1
 800335c:	813b      	strh	r3, [r7, #8]
 800335e:	4613      	mov	r3, r2
 8003360:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003370:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	2200      	movs	r2, #0
 800337a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f878 	bl	8003474 <I2C_WaitOnFlagUntilTimeout>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00d      	beq.n	80033a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003398:	d103      	bne.n	80033a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e05f      	b.n	8003466 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033a6:	897b      	ldrh	r3, [r7, #10]
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	461a      	mov	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b8:	6a3a      	ldr	r2, [r7, #32]
 80033ba:	492d      	ldr	r1, [pc, #180]	@ (8003470 <I2C_RequestMemoryWrite+0x128>)
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 f8d3 	bl	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e04c      	b.n	8003466 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	617b      	str	r3, [r7, #20]
 80033e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033e4:	6a39      	ldr	r1, [r7, #32]
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f95e 	bl	80036a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00d      	beq.n	800340e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	d107      	bne.n	800340a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003408:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e02b      	b.n	8003466 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800340e:	88fb      	ldrh	r3, [r7, #6]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d105      	bne.n	8003420 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003414:	893b      	ldrh	r3, [r7, #8]
 8003416:	b2da      	uxtb	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	611a      	str	r2, [r3, #16]
 800341e:	e021      	b.n	8003464 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003420:	893b      	ldrh	r3, [r7, #8]
 8003422:	0a1b      	lsrs	r3, r3, #8
 8003424:	b29b      	uxth	r3, r3
 8003426:	b2da      	uxtb	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800342e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003430:	6a39      	ldr	r1, [r7, #32]
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	f000 f938 	bl	80036a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00d      	beq.n	800345a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	2b04      	cmp	r3, #4
 8003444:	d107      	bne.n	8003456 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003454:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e005      	b.n	8003466 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800345a:	893b      	ldrh	r3, [r7, #8]
 800345c:	b2da      	uxtb	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	00010002 	.word	0x00010002

08003474 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	603b      	str	r3, [r7, #0]
 8003480:	4613      	mov	r3, r2
 8003482:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003484:	e048      	b.n	8003518 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d044      	beq.n	8003518 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800348e:	f7ff fa69 	bl	8002964 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	d302      	bcc.n	80034a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d139      	bne.n	8003518 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	0c1b      	lsrs	r3, r3, #16
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d10d      	bne.n	80034ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	43da      	mvns	r2, r3
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	4013      	ands	r3, r2
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	e00c      	b.n	80034e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	43da      	mvns	r2, r3
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	4013      	ands	r3, r2
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	bf0c      	ite	eq
 80034dc:	2301      	moveq	r3, #1
 80034de:	2300      	movne	r3, #0
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	461a      	mov	r2, r3
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d116      	bne.n	8003518 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	f043 0220 	orr.w	r2, r3, #32
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e023      	b.n	8003560 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	0c1b      	lsrs	r3, r3, #16
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b01      	cmp	r3, #1
 8003520:	d10d      	bne.n	800353e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	43da      	mvns	r2, r3
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	4013      	ands	r3, r2
 800352e:	b29b      	uxth	r3, r3
 8003530:	2b00      	cmp	r3, #0
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	461a      	mov	r2, r3
 800353c:	e00c      	b.n	8003558 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	43da      	mvns	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	4013      	ands	r3, r2
 800354a:	b29b      	uxth	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	bf0c      	ite	eq
 8003550:	2301      	moveq	r3, #1
 8003552:	2300      	movne	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	461a      	mov	r2, r3
 8003558:	79fb      	ldrb	r3, [r7, #7]
 800355a:	429a      	cmp	r2, r3
 800355c:	d093      	beq.n	8003486 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003576:	e071      	b.n	800365c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003586:	d123      	bne.n	80035d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003596:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80035a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2220      	movs	r2, #32
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035bc:	f043 0204 	orr.w	r2, r3, #4
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e067      	b.n	80036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d6:	d041      	beq.n	800365c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d8:	f7ff f9c4 	bl	8002964 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d302      	bcc.n	80035ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d136      	bne.n	800365c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	0c1b      	lsrs	r3, r3, #16
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d10c      	bne.n	8003612 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	43da      	mvns	r2, r3
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	4013      	ands	r3, r2
 8003604:	b29b      	uxth	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	bf14      	ite	ne
 800360a:	2301      	movne	r3, #1
 800360c:	2300      	moveq	r3, #0
 800360e:	b2db      	uxtb	r3, r3
 8003610:	e00b      	b.n	800362a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	43da      	mvns	r2, r3
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	4013      	ands	r3, r2
 800361e:	b29b      	uxth	r3, r3
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf14      	ite	ne
 8003624:	2301      	movne	r3, #1
 8003626:	2300      	moveq	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d016      	beq.n	800365c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2220      	movs	r2, #32
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003648:	f043 0220 	orr.w	r2, r3, #32
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e021      	b.n	80036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	0c1b      	lsrs	r3, r3, #16
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d10c      	bne.n	8003680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	43da      	mvns	r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	4013      	ands	r3, r2
 8003672:	b29b      	uxth	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	e00b      	b.n	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	43da      	mvns	r2, r3
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	4013      	ands	r3, r2
 800368c:	b29b      	uxth	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	bf14      	ite	ne
 8003692:	2301      	movne	r3, #1
 8003694:	2300      	moveq	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	f47f af6d 	bne.w	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036b4:	e034      	b.n	8003720 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 f886 	bl	80037c8 <I2C_IsAcknowledgeFailed>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e034      	b.n	8003730 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036cc:	d028      	beq.n	8003720 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ce:	f7ff f949 	bl	8002964 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d302      	bcc.n	80036e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d11d      	bne.n	8003720 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ee:	2b80      	cmp	r3, #128	@ 0x80
 80036f0:	d016      	beq.n	8003720 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370c:	f043 0220 	orr.w	r2, r3, #32
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e007      	b.n	8003730 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800372a:	2b80      	cmp	r3, #128	@ 0x80
 800372c:	d1c3      	bne.n	80036b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003744:	e034      	b.n	80037b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f83e 	bl	80037c8 <I2C_IsAcknowledgeFailed>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e034      	b.n	80037c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375c:	d028      	beq.n	80037b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800375e:	f7ff f901 	bl	8002964 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	429a      	cmp	r2, r3
 800376c:	d302      	bcc.n	8003774 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d11d      	bne.n	80037b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	f003 0304 	and.w	r3, r3, #4
 800377e:	2b04      	cmp	r3, #4
 8003780:	d016      	beq.n	80037b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	f043 0220 	orr.w	r2, r3, #32
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e007      	b.n	80037c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	f003 0304 	and.w	r3, r3, #4
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d1c3      	bne.n	8003746 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037de:	d11b      	bne.n	8003818 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003804:	f043 0204 	orr.w	r2, r3, #4
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e000      	b.n	800381a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e267      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d075      	beq.n	8003932 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003846:	4b88      	ldr	r3, [pc, #544]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
 800384e:	2b04      	cmp	r3, #4
 8003850:	d00c      	beq.n	800386c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003852:	4b85      	ldr	r3, [pc, #532]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800385a:	2b08      	cmp	r3, #8
 800385c:	d112      	bne.n	8003884 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800385e:	4b82      	ldr	r3, [pc, #520]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003866:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800386a:	d10b      	bne.n	8003884 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800386c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d05b      	beq.n	8003930 <HAL_RCC_OscConfig+0x108>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d157      	bne.n	8003930 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e242      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388c:	d106      	bne.n	800389c <HAL_RCC_OscConfig+0x74>
 800388e:	4b76      	ldr	r3, [pc, #472]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a75      	ldr	r2, [pc, #468]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	e01d      	b.n	80038d8 <HAL_RCC_OscConfig+0xb0>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x98>
 80038a6:	4b70      	ldr	r3, [pc, #448]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a6f      	ldr	r2, [pc, #444]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a6c      	ldr	r2, [pc, #432]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038bc:	6013      	str	r3, [r2, #0]
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0xb0>
 80038c0:	4b69      	ldr	r3, [pc, #420]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a68      	ldr	r2, [pc, #416]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	4b66      	ldr	r3, [pc, #408]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a65      	ldr	r2, [pc, #404]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e0:	f7ff f840 	bl	8002964 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e8:	f7ff f83c 	bl	8002964 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b64      	cmp	r3, #100	@ 0x64
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e207      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fa:	4b5b      	ldr	r3, [pc, #364]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0xc0>
 8003906:	e014      	b.n	8003932 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7ff f82c 	bl	8002964 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7ff f828 	bl	8002964 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e1f3      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003922:	4b51      	ldr	r3, [pc, #324]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0xe8>
 800392e:	e000      	b.n	8003932 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d063      	beq.n	8003a06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800393e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f003 030c 	and.w	r3, r3, #12
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00b      	beq.n	8003962 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800394a:	4b47      	ldr	r3, [pc, #284]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003952:	2b08      	cmp	r3, #8
 8003954:	d11c      	bne.n	8003990 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003956:	4b44      	ldr	r3, [pc, #272]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d116      	bne.n	8003990 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003962:	4b41      	ldr	r3, [pc, #260]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_RCC_OscConfig+0x152>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d001      	beq.n	800397a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e1c7      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	4937      	ldr	r1, [pc, #220]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 800398a:	4313      	orrs	r3, r2
 800398c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398e:	e03a      	b.n	8003a06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d020      	beq.n	80039da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003998:	4b34      	ldr	r3, [pc, #208]	@ (8003a6c <HAL_RCC_OscConfig+0x244>)
 800399a:	2201      	movs	r2, #1
 800399c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399e:	f7fe ffe1 	bl	8002964 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a6:	f7fe ffdd 	bl	8002964 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e1a8      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c4:	4b28      	ldr	r3, [pc, #160]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	4925      	ldr	r1, [pc, #148]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	600b      	str	r3, [r1, #0]
 80039d8:	e015      	b.n	8003a06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039da:	4b24      	ldr	r3, [pc, #144]	@ (8003a6c <HAL_RCC_OscConfig+0x244>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fe ffc0 	bl	8002964 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e8:	f7fe ffbc 	bl	8002964 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e187      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d036      	beq.n	8003a80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d016      	beq.n	8003a48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1a:	4b15      	ldr	r3, [pc, #84]	@ (8003a70 <HAL_RCC_OscConfig+0x248>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fe ffa0 	bl	8002964 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a28:	f7fe ff9c 	bl	8002964 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e167      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCC_OscConfig+0x200>
 8003a46:	e01b      	b.n	8003a80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a48:	4b09      	ldr	r3, [pc, #36]	@ (8003a70 <HAL_RCC_OscConfig+0x248>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a4e:	f7fe ff89 	bl	8002964 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a54:	e00e      	b.n	8003a74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a56:	f7fe ff85 	bl	8002964 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d907      	bls.n	8003a74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e150      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	42470000 	.word	0x42470000
 8003a70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a74:	4b88      	ldr	r3, [pc, #544]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003a76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1ea      	bne.n	8003a56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 8097 	beq.w	8003bbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a92:	4b81      	ldr	r3, [pc, #516]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10f      	bne.n	8003abe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	4b7d      	ldr	r3, [pc, #500]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	4a7c      	ldr	r2, [pc, #496]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aac:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aae:	4b7a      	ldr	r3, [pc, #488]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ab6:	60bb      	str	r3, [r7, #8]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aba:	2301      	movs	r3, #1
 8003abc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abe:	4b77      	ldr	r3, [pc, #476]	@ (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d118      	bne.n	8003afc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aca:	4b74      	ldr	r3, [pc, #464]	@ (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a73      	ldr	r2, [pc, #460]	@ (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003ad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ad4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ad6:	f7fe ff45 	bl	8002964 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ade:	f7fe ff41 	bl	8002964 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e10c      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d106      	bne.n	8003b12 <HAL_RCC_OscConfig+0x2ea>
 8003b04:	4b64      	ldr	r3, [pc, #400]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b08:	4a63      	ldr	r2, [pc, #396]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b0a:	f043 0301 	orr.w	r3, r3, #1
 8003b0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b10:	e01c      	b.n	8003b4c <HAL_RCC_OscConfig+0x324>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b05      	cmp	r3, #5
 8003b18:	d10c      	bne.n	8003b34 <HAL_RCC_OscConfig+0x30c>
 8003b1a:	4b5f      	ldr	r3, [pc, #380]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1e:	4a5e      	ldr	r2, [pc, #376]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b20:	f043 0304 	orr.w	r3, r3, #4
 8003b24:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b26:	4b5c      	ldr	r3, [pc, #368]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b32:	e00b      	b.n	8003b4c <HAL_RCC_OscConfig+0x324>
 8003b34:	4b58      	ldr	r3, [pc, #352]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b38:	4a57      	ldr	r2, [pc, #348]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b3a:	f023 0301 	bic.w	r3, r3, #1
 8003b3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b40:	4b55      	ldr	r3, [pc, #340]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b44:	4a54      	ldr	r2, [pc, #336]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b46:	f023 0304 	bic.w	r3, r3, #4
 8003b4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d015      	beq.n	8003b80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b54:	f7fe ff06 	bl	8002964 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b5c:	f7fe ff02 	bl	8002964 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e0cb      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b72:	4b49      	ldr	r3, [pc, #292]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d0ee      	beq.n	8003b5c <HAL_RCC_OscConfig+0x334>
 8003b7e:	e014      	b.n	8003baa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b80:	f7fe fef0 	bl	8002964 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b86:	e00a      	b.n	8003b9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b88:	f7fe feec 	bl	8002964 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e0b5      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b9e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1ee      	bne.n	8003b88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d105      	bne.n	8003bbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb0:	4b39      	ldr	r3, [pc, #228]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb4:	4a38      	ldr	r2, [pc, #224]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 80a1 	beq.w	8003d08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bc6:	4b34      	ldr	r3, [pc, #208]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 030c 	and.w	r3, r3, #12
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d05c      	beq.n	8003c8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d141      	bne.n	8003c5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bda:	4b31      	ldr	r3, [pc, #196]	@ (8003ca0 <HAL_RCC_OscConfig+0x478>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be0:	f7fe fec0 	bl	8002964 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be8:	f7fe febc 	bl	8002964 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e087      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfa:	4b27      	ldr	r3, [pc, #156]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69da      	ldr	r2, [r3, #28]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	019b      	lsls	r3, r3, #6
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	041b      	lsls	r3, r3, #16
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c28:	061b      	lsls	r3, r3, #24
 8003c2a:	491b      	ldr	r1, [pc, #108]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca0 <HAL_RCC_OscConfig+0x478>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c36:	f7fe fe95 	bl	8002964 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3c:	e008      	b.n	8003c50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c3e:	f7fe fe91 	bl	8002964 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e05c      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c50:	4b11      	ldr	r3, [pc, #68]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0f0      	beq.n	8003c3e <HAL_RCC_OscConfig+0x416>
 8003c5c:	e054      	b.n	8003d08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ca0 <HAL_RCC_OscConfig+0x478>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c64:	f7fe fe7e 	bl	8002964 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c6c:	f7fe fe7a 	bl	8002964 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e045      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c7e:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f0      	bne.n	8003c6c <HAL_RCC_OscConfig+0x444>
 8003c8a:	e03d      	b.n	8003d08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d107      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e038      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40007000 	.word	0x40007000
 8003ca0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d14 <HAL_RCC_OscConfig+0x4ec>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d028      	beq.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d121      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d11a      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d111      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cea:	085b      	lsrs	r3, r3, #1
 8003cec:	3b01      	subs	r3, #1
 8003cee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d107      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d001      	beq.n	8003d08 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	40023800 	.word	0x40023800

08003d18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0cc      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d2c:	4b68      	ldr	r3, [pc, #416]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d90c      	bls.n	8003d54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3a:	4b65      	ldr	r3, [pc, #404]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d42:	4b63      	ldr	r3, [pc, #396]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0307 	and.w	r3, r3, #7
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d001      	beq.n	8003d54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e0b8      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d020      	beq.n	8003da2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d6c:	4b59      	ldr	r3, [pc, #356]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	4a58      	ldr	r2, [pc, #352]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d84:	4b53      	ldr	r3, [pc, #332]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	4a52      	ldr	r2, [pc, #328]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d90:	4b50      	ldr	r3, [pc, #320]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	494d      	ldr	r1, [pc, #308]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d044      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db6:	4b47      	ldr	r3, [pc, #284]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d119      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e07f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d003      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e06f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e067      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003df6:	4b37      	ldr	r3, [pc, #220]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f023 0203 	bic.w	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	4934      	ldr	r1, [pc, #208]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e08:	f7fe fdac 	bl	8002964 <HAL_GetTick>
 8003e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e10:	f7fe fda8 	bl	8002964 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e04f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	4b2b      	ldr	r3, [pc, #172]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 020c 	and.w	r2, r3, #12
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d1eb      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e38:	4b25      	ldr	r3, [pc, #148]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d20c      	bcs.n	8003e60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e46:	4b22      	ldr	r3, [pc, #136]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	4b20      	ldr	r3, [pc, #128]	@ (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e032      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6c:	4b19      	ldr	r3, [pc, #100]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4916      	ldr	r1, [pc, #88]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e8a:	4b12      	ldr	r3, [pc, #72]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	490e      	ldr	r1, [pc, #56]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e9e:	f000 f821 	bl	8003ee4 <HAL_RCC_GetSysClockFreq>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	091b      	lsrs	r3, r3, #4
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	490a      	ldr	r1, [pc, #40]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	5ccb      	ldrb	r3, [r1, r3]
 8003eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb6:	4a09      	ldr	r2, [pc, #36]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003eba:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fe fd0c 	bl	80028dc <HAL_InitTick>

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023c00 	.word	0x40023c00
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	0800a780 	.word	0x0800a780
 8003edc:	20000000 	.word	0x20000000
 8003ee0:	20000004 	.word	0x20000004

08003ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ee8:	b090      	sub	sp, #64	@ 0x40
 8003eea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003efc:	4b59      	ldr	r3, [pc, #356]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x180>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 030c 	and.w	r3, r3, #12
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d00d      	beq.n	8003f24 <HAL_RCC_GetSysClockFreq+0x40>
 8003f08:	2b08      	cmp	r3, #8
 8003f0a:	f200 80a1 	bhi.w	8004050 <HAL_RCC_GetSysClockFreq+0x16c>
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <HAL_RCC_GetSysClockFreq+0x34>
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	d003      	beq.n	8003f1e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f16:	e09b      	b.n	8004050 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f18:	4b53      	ldr	r3, [pc, #332]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f1c:	e09b      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f1e:	4b53      	ldr	r3, [pc, #332]	@ (800406c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f22:	e098      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f24:	4b4f      	ldr	r3, [pc, #316]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f2e:	4b4d      	ldr	r3, [pc, #308]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d028      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	099b      	lsrs	r3, r3, #6
 8003f40:	2200      	movs	r2, #0
 8003f42:	623b      	str	r3, [r7, #32]
 8003f44:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4b47      	ldr	r3, [pc, #284]	@ (800406c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f50:	fb03 f201 	mul.w	r2, r3, r1
 8003f54:	2300      	movs	r3, #0
 8003f56:	fb00 f303 	mul.w	r3, r0, r3
 8003f5a:	4413      	add	r3, r2
 8003f5c:	4a43      	ldr	r2, [pc, #268]	@ (800406c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f5e:	fba0 1202 	umull	r1, r2, r0, r2
 8003f62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f64:	460a      	mov	r2, r1
 8003f66:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f6a:	4413      	add	r3, r2
 8003f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f70:	2200      	movs	r2, #0
 8003f72:	61bb      	str	r3, [r7, #24]
 8003f74:	61fa      	str	r2, [r7, #28]
 8003f76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f7e:	f7fc fd75 	bl	8000a6c <__aeabi_uldivmod>
 8003f82:	4602      	mov	r2, r0
 8003f84:	460b      	mov	r3, r1
 8003f86:	4613      	mov	r3, r2
 8003f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f8a:	e053      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f8c:	4b35      	ldr	r3, [pc, #212]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	099b      	lsrs	r3, r3, #6
 8003f92:	2200      	movs	r2, #0
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	617a      	str	r2, [r7, #20]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f9e:	f04f 0b00 	mov.w	fp, #0
 8003fa2:	4652      	mov	r2, sl
 8003fa4:	465b      	mov	r3, fp
 8003fa6:	f04f 0000 	mov.w	r0, #0
 8003faa:	f04f 0100 	mov.w	r1, #0
 8003fae:	0159      	lsls	r1, r3, #5
 8003fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fb4:	0150      	lsls	r0, r2, #5
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	ebb2 080a 	subs.w	r8, r2, sl
 8003fbe:	eb63 090b 	sbc.w	r9, r3, fp
 8003fc2:	f04f 0200 	mov.w	r2, #0
 8003fc6:	f04f 0300 	mov.w	r3, #0
 8003fca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003fce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003fd2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003fd6:	ebb2 0408 	subs.w	r4, r2, r8
 8003fda:	eb63 0509 	sbc.w	r5, r3, r9
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	f04f 0300 	mov.w	r3, #0
 8003fe6:	00eb      	lsls	r3, r5, #3
 8003fe8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fec:	00e2      	lsls	r2, r4, #3
 8003fee:	4614      	mov	r4, r2
 8003ff0:	461d      	mov	r5, r3
 8003ff2:	eb14 030a 	adds.w	r3, r4, sl
 8003ff6:	603b      	str	r3, [r7, #0]
 8003ff8:	eb45 030b 	adc.w	r3, r5, fp
 8003ffc:	607b      	str	r3, [r7, #4]
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	e9d7 4500 	ldrd	r4, r5, [r7]
 800400a:	4629      	mov	r1, r5
 800400c:	028b      	lsls	r3, r1, #10
 800400e:	4621      	mov	r1, r4
 8004010:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004014:	4621      	mov	r1, r4
 8004016:	028a      	lsls	r2, r1, #10
 8004018:	4610      	mov	r0, r2
 800401a:	4619      	mov	r1, r3
 800401c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401e:	2200      	movs	r2, #0
 8004020:	60bb      	str	r3, [r7, #8]
 8004022:	60fa      	str	r2, [r7, #12]
 8004024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004028:	f7fc fd20 	bl	8000a6c <__aeabi_uldivmod>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4613      	mov	r3, r2
 8004032:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004034:	4b0b      	ldr	r3, [pc, #44]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x180>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	0c1b      	lsrs	r3, r3, #16
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	3301      	adds	r3, #1
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004044:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004048:	fbb2 f3f3 	udiv	r3, r2, r3
 800404c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800404e:	e002      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004050:	4b05      	ldr	r3, [pc, #20]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x184>)
 8004052:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004054:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004058:	4618      	mov	r0, r3
 800405a:	3740      	adds	r7, #64	@ 0x40
 800405c:	46bd      	mov	sp, r7
 800405e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004062:	bf00      	nop
 8004064:	40023800 	.word	0x40023800
 8004068:	00f42400 	.word	0x00f42400
 800406c:	017d7840 	.word	0x017d7840

08004070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004074:	4b03      	ldr	r3, [pc, #12]	@ (8004084 <HAL_RCC_GetHCLKFreq+0x14>)
 8004076:	681b      	ldr	r3, [r3, #0]
}
 8004078:	4618      	mov	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	20000000 	.word	0x20000000

08004088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800408c:	f7ff fff0 	bl	8004070 <HAL_RCC_GetHCLKFreq>
 8004090:	4602      	mov	r2, r0
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	0a9b      	lsrs	r3, r3, #10
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	4903      	ldr	r1, [pc, #12]	@ (80040ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800409e:	5ccb      	ldrb	r3, [r1, r3]
 80040a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40023800 	.word	0x40023800
 80040ac:	0800a790 	.word	0x0800a790

080040b0 <sniprintf>:
 80040b0:	b40c      	push	{r2, r3}
 80040b2:	b530      	push	{r4, r5, lr}
 80040b4:	4b18      	ldr	r3, [pc, #96]	@ (8004118 <sniprintf+0x68>)
 80040b6:	1e0c      	subs	r4, r1, #0
 80040b8:	681d      	ldr	r5, [r3, #0]
 80040ba:	b09d      	sub	sp, #116	@ 0x74
 80040bc:	da08      	bge.n	80040d0 <sniprintf+0x20>
 80040be:	238b      	movs	r3, #139	@ 0x8b
 80040c0:	602b      	str	r3, [r5, #0]
 80040c2:	f04f 30ff 	mov.w	r0, #4294967295
 80040c6:	b01d      	add	sp, #116	@ 0x74
 80040c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80040cc:	b002      	add	sp, #8
 80040ce:	4770      	bx	lr
 80040d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80040d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80040de:	bf14      	ite	ne
 80040e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80040e4:	4623      	moveq	r3, r4
 80040e6:	9304      	str	r3, [sp, #16]
 80040e8:	9307      	str	r3, [sp, #28]
 80040ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040ee:	9002      	str	r0, [sp, #8]
 80040f0:	9006      	str	r0, [sp, #24]
 80040f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80040f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80040f8:	ab21      	add	r3, sp, #132	@ 0x84
 80040fa:	a902      	add	r1, sp, #8
 80040fc:	4628      	mov	r0, r5
 80040fe:	9301      	str	r3, [sp, #4]
 8004100:	f000 f9bc 	bl	800447c <_svfiprintf_r>
 8004104:	1c43      	adds	r3, r0, #1
 8004106:	bfbc      	itt	lt
 8004108:	238b      	movlt	r3, #139	@ 0x8b
 800410a:	602b      	strlt	r3, [r5, #0]
 800410c:	2c00      	cmp	r4, #0
 800410e:	d0da      	beq.n	80040c6 <sniprintf+0x16>
 8004110:	9b02      	ldr	r3, [sp, #8]
 8004112:	2200      	movs	r2, #0
 8004114:	701a      	strb	r2, [r3, #0]
 8004116:	e7d6      	b.n	80040c6 <sniprintf+0x16>
 8004118:	2000000c 	.word	0x2000000c

0800411c <memmove>:
 800411c:	4288      	cmp	r0, r1
 800411e:	b510      	push	{r4, lr}
 8004120:	eb01 0402 	add.w	r4, r1, r2
 8004124:	d902      	bls.n	800412c <memmove+0x10>
 8004126:	4284      	cmp	r4, r0
 8004128:	4623      	mov	r3, r4
 800412a:	d807      	bhi.n	800413c <memmove+0x20>
 800412c:	1e43      	subs	r3, r0, #1
 800412e:	42a1      	cmp	r1, r4
 8004130:	d008      	beq.n	8004144 <memmove+0x28>
 8004132:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004136:	f803 2f01 	strb.w	r2, [r3, #1]!
 800413a:	e7f8      	b.n	800412e <memmove+0x12>
 800413c:	4402      	add	r2, r0
 800413e:	4601      	mov	r1, r0
 8004140:	428a      	cmp	r2, r1
 8004142:	d100      	bne.n	8004146 <memmove+0x2a>
 8004144:	bd10      	pop	{r4, pc}
 8004146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800414a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800414e:	e7f7      	b.n	8004140 <memmove+0x24>

08004150 <memset>:
 8004150:	4402      	add	r2, r0
 8004152:	4603      	mov	r3, r0
 8004154:	4293      	cmp	r3, r2
 8004156:	d100      	bne.n	800415a <memset+0xa>
 8004158:	4770      	bx	lr
 800415a:	f803 1b01 	strb.w	r1, [r3], #1
 800415e:	e7f9      	b.n	8004154 <memset+0x4>

08004160 <__errno>:
 8004160:	4b01      	ldr	r3, [pc, #4]	@ (8004168 <__errno+0x8>)
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	2000000c 	.word	0x2000000c

0800416c <__libc_init_array>:
 800416c:	b570      	push	{r4, r5, r6, lr}
 800416e:	4d0d      	ldr	r5, [pc, #52]	@ (80041a4 <__libc_init_array+0x38>)
 8004170:	4c0d      	ldr	r4, [pc, #52]	@ (80041a8 <__libc_init_array+0x3c>)
 8004172:	1b64      	subs	r4, r4, r5
 8004174:	10a4      	asrs	r4, r4, #2
 8004176:	2600      	movs	r6, #0
 8004178:	42a6      	cmp	r6, r4
 800417a:	d109      	bne.n	8004190 <__libc_init_array+0x24>
 800417c:	4d0b      	ldr	r5, [pc, #44]	@ (80041ac <__libc_init_array+0x40>)
 800417e:	4c0c      	ldr	r4, [pc, #48]	@ (80041b0 <__libc_init_array+0x44>)
 8004180:	f001 f9be 	bl	8005500 <_init>
 8004184:	1b64      	subs	r4, r4, r5
 8004186:	10a4      	asrs	r4, r4, #2
 8004188:	2600      	movs	r6, #0
 800418a:	42a6      	cmp	r6, r4
 800418c:	d105      	bne.n	800419a <__libc_init_array+0x2e>
 800418e:	bd70      	pop	{r4, r5, r6, pc}
 8004190:	f855 3b04 	ldr.w	r3, [r5], #4
 8004194:	4798      	blx	r3
 8004196:	3601      	adds	r6, #1
 8004198:	e7ee      	b.n	8004178 <__libc_init_array+0xc>
 800419a:	f855 3b04 	ldr.w	r3, [r5], #4
 800419e:	4798      	blx	r3
 80041a0:	3601      	adds	r6, #1
 80041a2:	e7f2      	b.n	800418a <__libc_init_array+0x1e>
 80041a4:	0800aba4 	.word	0x0800aba4
 80041a8:	0800aba4 	.word	0x0800aba4
 80041ac:	0800aba4 	.word	0x0800aba4
 80041b0:	0800aba8 	.word	0x0800aba8

080041b4 <__retarget_lock_acquire_recursive>:
 80041b4:	4770      	bx	lr

080041b6 <__retarget_lock_release_recursive>:
 80041b6:	4770      	bx	lr

080041b8 <memcpy>:
 80041b8:	440a      	add	r2, r1
 80041ba:	4291      	cmp	r1, r2
 80041bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80041c0:	d100      	bne.n	80041c4 <memcpy+0xc>
 80041c2:	4770      	bx	lr
 80041c4:	b510      	push	{r4, lr}
 80041c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041ce:	4291      	cmp	r1, r2
 80041d0:	d1f9      	bne.n	80041c6 <memcpy+0xe>
 80041d2:	bd10      	pop	{r4, pc}

080041d4 <_free_r>:
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4605      	mov	r5, r0
 80041d8:	2900      	cmp	r1, #0
 80041da:	d041      	beq.n	8004260 <_free_r+0x8c>
 80041dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e0:	1f0c      	subs	r4, r1, #4
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bfb8      	it	lt
 80041e6:	18e4      	addlt	r4, r4, r3
 80041e8:	f000 f8e0 	bl	80043ac <__malloc_lock>
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <_free_r+0x90>)
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	b933      	cbnz	r3, 8004200 <_free_r+0x2c>
 80041f2:	6063      	str	r3, [r4, #4]
 80041f4:	6014      	str	r4, [r2, #0]
 80041f6:	4628      	mov	r0, r5
 80041f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041fc:	f000 b8dc 	b.w	80043b8 <__malloc_unlock>
 8004200:	42a3      	cmp	r3, r4
 8004202:	d908      	bls.n	8004216 <_free_r+0x42>
 8004204:	6820      	ldr	r0, [r4, #0]
 8004206:	1821      	adds	r1, r4, r0
 8004208:	428b      	cmp	r3, r1
 800420a:	bf01      	itttt	eq
 800420c:	6819      	ldreq	r1, [r3, #0]
 800420e:	685b      	ldreq	r3, [r3, #4]
 8004210:	1809      	addeq	r1, r1, r0
 8004212:	6021      	streq	r1, [r4, #0]
 8004214:	e7ed      	b.n	80041f2 <_free_r+0x1e>
 8004216:	461a      	mov	r2, r3
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	b10b      	cbz	r3, 8004220 <_free_r+0x4c>
 800421c:	42a3      	cmp	r3, r4
 800421e:	d9fa      	bls.n	8004216 <_free_r+0x42>
 8004220:	6811      	ldr	r1, [r2, #0]
 8004222:	1850      	adds	r0, r2, r1
 8004224:	42a0      	cmp	r0, r4
 8004226:	d10b      	bne.n	8004240 <_free_r+0x6c>
 8004228:	6820      	ldr	r0, [r4, #0]
 800422a:	4401      	add	r1, r0
 800422c:	1850      	adds	r0, r2, r1
 800422e:	4283      	cmp	r3, r0
 8004230:	6011      	str	r1, [r2, #0]
 8004232:	d1e0      	bne.n	80041f6 <_free_r+0x22>
 8004234:	6818      	ldr	r0, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	6053      	str	r3, [r2, #4]
 800423a:	4408      	add	r0, r1
 800423c:	6010      	str	r0, [r2, #0]
 800423e:	e7da      	b.n	80041f6 <_free_r+0x22>
 8004240:	d902      	bls.n	8004248 <_free_r+0x74>
 8004242:	230c      	movs	r3, #12
 8004244:	602b      	str	r3, [r5, #0]
 8004246:	e7d6      	b.n	80041f6 <_free_r+0x22>
 8004248:	6820      	ldr	r0, [r4, #0]
 800424a:	1821      	adds	r1, r4, r0
 800424c:	428b      	cmp	r3, r1
 800424e:	bf04      	itt	eq
 8004250:	6819      	ldreq	r1, [r3, #0]
 8004252:	685b      	ldreq	r3, [r3, #4]
 8004254:	6063      	str	r3, [r4, #4]
 8004256:	bf04      	itt	eq
 8004258:	1809      	addeq	r1, r1, r0
 800425a:	6021      	streq	r1, [r4, #0]
 800425c:	6054      	str	r4, [r2, #4]
 800425e:	e7ca      	b.n	80041f6 <_free_r+0x22>
 8004260:	bd38      	pop	{r3, r4, r5, pc}
 8004262:	bf00      	nop
 8004264:	20000620 	.word	0x20000620

08004268 <sbrk_aligned>:
 8004268:	b570      	push	{r4, r5, r6, lr}
 800426a:	4e0f      	ldr	r6, [pc, #60]	@ (80042a8 <sbrk_aligned+0x40>)
 800426c:	460c      	mov	r4, r1
 800426e:	6831      	ldr	r1, [r6, #0]
 8004270:	4605      	mov	r5, r0
 8004272:	b911      	cbnz	r1, 800427a <sbrk_aligned+0x12>
 8004274:	f000 fb8a 	bl	800498c <_sbrk_r>
 8004278:	6030      	str	r0, [r6, #0]
 800427a:	4621      	mov	r1, r4
 800427c:	4628      	mov	r0, r5
 800427e:	f000 fb85 	bl	800498c <_sbrk_r>
 8004282:	1c43      	adds	r3, r0, #1
 8004284:	d103      	bne.n	800428e <sbrk_aligned+0x26>
 8004286:	f04f 34ff 	mov.w	r4, #4294967295
 800428a:	4620      	mov	r0, r4
 800428c:	bd70      	pop	{r4, r5, r6, pc}
 800428e:	1cc4      	adds	r4, r0, #3
 8004290:	f024 0403 	bic.w	r4, r4, #3
 8004294:	42a0      	cmp	r0, r4
 8004296:	d0f8      	beq.n	800428a <sbrk_aligned+0x22>
 8004298:	1a21      	subs	r1, r4, r0
 800429a:	4628      	mov	r0, r5
 800429c:	f000 fb76 	bl	800498c <_sbrk_r>
 80042a0:	3001      	adds	r0, #1
 80042a2:	d1f2      	bne.n	800428a <sbrk_aligned+0x22>
 80042a4:	e7ef      	b.n	8004286 <sbrk_aligned+0x1e>
 80042a6:	bf00      	nop
 80042a8:	2000061c 	.word	0x2000061c

080042ac <_malloc_r>:
 80042ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042b0:	1ccd      	adds	r5, r1, #3
 80042b2:	f025 0503 	bic.w	r5, r5, #3
 80042b6:	3508      	adds	r5, #8
 80042b8:	2d0c      	cmp	r5, #12
 80042ba:	bf38      	it	cc
 80042bc:	250c      	movcc	r5, #12
 80042be:	2d00      	cmp	r5, #0
 80042c0:	4606      	mov	r6, r0
 80042c2:	db01      	blt.n	80042c8 <_malloc_r+0x1c>
 80042c4:	42a9      	cmp	r1, r5
 80042c6:	d904      	bls.n	80042d2 <_malloc_r+0x26>
 80042c8:	230c      	movs	r3, #12
 80042ca:	6033      	str	r3, [r6, #0]
 80042cc:	2000      	movs	r0, #0
 80042ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043a8 <_malloc_r+0xfc>
 80042d6:	f000 f869 	bl	80043ac <__malloc_lock>
 80042da:	f8d8 3000 	ldr.w	r3, [r8]
 80042de:	461c      	mov	r4, r3
 80042e0:	bb44      	cbnz	r4, 8004334 <_malloc_r+0x88>
 80042e2:	4629      	mov	r1, r5
 80042e4:	4630      	mov	r0, r6
 80042e6:	f7ff ffbf 	bl	8004268 <sbrk_aligned>
 80042ea:	1c43      	adds	r3, r0, #1
 80042ec:	4604      	mov	r4, r0
 80042ee:	d158      	bne.n	80043a2 <_malloc_r+0xf6>
 80042f0:	f8d8 4000 	ldr.w	r4, [r8]
 80042f4:	4627      	mov	r7, r4
 80042f6:	2f00      	cmp	r7, #0
 80042f8:	d143      	bne.n	8004382 <_malloc_r+0xd6>
 80042fa:	2c00      	cmp	r4, #0
 80042fc:	d04b      	beq.n	8004396 <_malloc_r+0xea>
 80042fe:	6823      	ldr	r3, [r4, #0]
 8004300:	4639      	mov	r1, r7
 8004302:	4630      	mov	r0, r6
 8004304:	eb04 0903 	add.w	r9, r4, r3
 8004308:	f000 fb40 	bl	800498c <_sbrk_r>
 800430c:	4581      	cmp	r9, r0
 800430e:	d142      	bne.n	8004396 <_malloc_r+0xea>
 8004310:	6821      	ldr	r1, [r4, #0]
 8004312:	1a6d      	subs	r5, r5, r1
 8004314:	4629      	mov	r1, r5
 8004316:	4630      	mov	r0, r6
 8004318:	f7ff ffa6 	bl	8004268 <sbrk_aligned>
 800431c:	3001      	adds	r0, #1
 800431e:	d03a      	beq.n	8004396 <_malloc_r+0xea>
 8004320:	6823      	ldr	r3, [r4, #0]
 8004322:	442b      	add	r3, r5
 8004324:	6023      	str	r3, [r4, #0]
 8004326:	f8d8 3000 	ldr.w	r3, [r8]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	bb62      	cbnz	r2, 8004388 <_malloc_r+0xdc>
 800432e:	f8c8 7000 	str.w	r7, [r8]
 8004332:	e00f      	b.n	8004354 <_malloc_r+0xa8>
 8004334:	6822      	ldr	r2, [r4, #0]
 8004336:	1b52      	subs	r2, r2, r5
 8004338:	d420      	bmi.n	800437c <_malloc_r+0xd0>
 800433a:	2a0b      	cmp	r2, #11
 800433c:	d917      	bls.n	800436e <_malloc_r+0xc2>
 800433e:	1961      	adds	r1, r4, r5
 8004340:	42a3      	cmp	r3, r4
 8004342:	6025      	str	r5, [r4, #0]
 8004344:	bf18      	it	ne
 8004346:	6059      	strne	r1, [r3, #4]
 8004348:	6863      	ldr	r3, [r4, #4]
 800434a:	bf08      	it	eq
 800434c:	f8c8 1000 	streq.w	r1, [r8]
 8004350:	5162      	str	r2, [r4, r5]
 8004352:	604b      	str	r3, [r1, #4]
 8004354:	4630      	mov	r0, r6
 8004356:	f000 f82f 	bl	80043b8 <__malloc_unlock>
 800435a:	f104 000b 	add.w	r0, r4, #11
 800435e:	1d23      	adds	r3, r4, #4
 8004360:	f020 0007 	bic.w	r0, r0, #7
 8004364:	1ac2      	subs	r2, r0, r3
 8004366:	bf1c      	itt	ne
 8004368:	1a1b      	subne	r3, r3, r0
 800436a:	50a3      	strne	r3, [r4, r2]
 800436c:	e7af      	b.n	80042ce <_malloc_r+0x22>
 800436e:	6862      	ldr	r2, [r4, #4]
 8004370:	42a3      	cmp	r3, r4
 8004372:	bf0c      	ite	eq
 8004374:	f8c8 2000 	streq.w	r2, [r8]
 8004378:	605a      	strne	r2, [r3, #4]
 800437a:	e7eb      	b.n	8004354 <_malloc_r+0xa8>
 800437c:	4623      	mov	r3, r4
 800437e:	6864      	ldr	r4, [r4, #4]
 8004380:	e7ae      	b.n	80042e0 <_malloc_r+0x34>
 8004382:	463c      	mov	r4, r7
 8004384:	687f      	ldr	r7, [r7, #4]
 8004386:	e7b6      	b.n	80042f6 <_malloc_r+0x4a>
 8004388:	461a      	mov	r2, r3
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	42a3      	cmp	r3, r4
 800438e:	d1fb      	bne.n	8004388 <_malloc_r+0xdc>
 8004390:	2300      	movs	r3, #0
 8004392:	6053      	str	r3, [r2, #4]
 8004394:	e7de      	b.n	8004354 <_malloc_r+0xa8>
 8004396:	230c      	movs	r3, #12
 8004398:	6033      	str	r3, [r6, #0]
 800439a:	4630      	mov	r0, r6
 800439c:	f000 f80c 	bl	80043b8 <__malloc_unlock>
 80043a0:	e794      	b.n	80042cc <_malloc_r+0x20>
 80043a2:	6005      	str	r5, [r0, #0]
 80043a4:	e7d6      	b.n	8004354 <_malloc_r+0xa8>
 80043a6:	bf00      	nop
 80043a8:	20000620 	.word	0x20000620

080043ac <__malloc_lock>:
 80043ac:	4801      	ldr	r0, [pc, #4]	@ (80043b4 <__malloc_lock+0x8>)
 80043ae:	f7ff bf01 	b.w	80041b4 <__retarget_lock_acquire_recursive>
 80043b2:	bf00      	nop
 80043b4:	20000618 	.word	0x20000618

080043b8 <__malloc_unlock>:
 80043b8:	4801      	ldr	r0, [pc, #4]	@ (80043c0 <__malloc_unlock+0x8>)
 80043ba:	f7ff befc 	b.w	80041b6 <__retarget_lock_release_recursive>
 80043be:	bf00      	nop
 80043c0:	20000618 	.word	0x20000618

080043c4 <__ssputs_r>:
 80043c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043c8:	688e      	ldr	r6, [r1, #8]
 80043ca:	461f      	mov	r7, r3
 80043cc:	42be      	cmp	r6, r7
 80043ce:	680b      	ldr	r3, [r1, #0]
 80043d0:	4682      	mov	sl, r0
 80043d2:	460c      	mov	r4, r1
 80043d4:	4690      	mov	r8, r2
 80043d6:	d82d      	bhi.n	8004434 <__ssputs_r+0x70>
 80043d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80043dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80043e0:	d026      	beq.n	8004430 <__ssputs_r+0x6c>
 80043e2:	6965      	ldr	r5, [r4, #20]
 80043e4:	6909      	ldr	r1, [r1, #16]
 80043e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043ea:	eba3 0901 	sub.w	r9, r3, r1
 80043ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80043f2:	1c7b      	adds	r3, r7, #1
 80043f4:	444b      	add	r3, r9
 80043f6:	106d      	asrs	r5, r5, #1
 80043f8:	429d      	cmp	r5, r3
 80043fa:	bf38      	it	cc
 80043fc:	461d      	movcc	r5, r3
 80043fe:	0553      	lsls	r3, r2, #21
 8004400:	d527      	bpl.n	8004452 <__ssputs_r+0x8e>
 8004402:	4629      	mov	r1, r5
 8004404:	f7ff ff52 	bl	80042ac <_malloc_r>
 8004408:	4606      	mov	r6, r0
 800440a:	b360      	cbz	r0, 8004466 <__ssputs_r+0xa2>
 800440c:	6921      	ldr	r1, [r4, #16]
 800440e:	464a      	mov	r2, r9
 8004410:	f7ff fed2 	bl	80041b8 <memcpy>
 8004414:	89a3      	ldrh	r3, [r4, #12]
 8004416:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800441a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800441e:	81a3      	strh	r3, [r4, #12]
 8004420:	6126      	str	r6, [r4, #16]
 8004422:	6165      	str	r5, [r4, #20]
 8004424:	444e      	add	r6, r9
 8004426:	eba5 0509 	sub.w	r5, r5, r9
 800442a:	6026      	str	r6, [r4, #0]
 800442c:	60a5      	str	r5, [r4, #8]
 800442e:	463e      	mov	r6, r7
 8004430:	42be      	cmp	r6, r7
 8004432:	d900      	bls.n	8004436 <__ssputs_r+0x72>
 8004434:	463e      	mov	r6, r7
 8004436:	6820      	ldr	r0, [r4, #0]
 8004438:	4632      	mov	r2, r6
 800443a:	4641      	mov	r1, r8
 800443c:	f7ff fe6e 	bl	800411c <memmove>
 8004440:	68a3      	ldr	r3, [r4, #8]
 8004442:	1b9b      	subs	r3, r3, r6
 8004444:	60a3      	str	r3, [r4, #8]
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	4433      	add	r3, r6
 800444a:	6023      	str	r3, [r4, #0]
 800444c:	2000      	movs	r0, #0
 800444e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004452:	462a      	mov	r2, r5
 8004454:	f000 faaa 	bl	80049ac <_realloc_r>
 8004458:	4606      	mov	r6, r0
 800445a:	2800      	cmp	r0, #0
 800445c:	d1e0      	bne.n	8004420 <__ssputs_r+0x5c>
 800445e:	6921      	ldr	r1, [r4, #16]
 8004460:	4650      	mov	r0, sl
 8004462:	f7ff feb7 	bl	80041d4 <_free_r>
 8004466:	230c      	movs	r3, #12
 8004468:	f8ca 3000 	str.w	r3, [sl]
 800446c:	89a3      	ldrh	r3, [r4, #12]
 800446e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004472:	81a3      	strh	r3, [r4, #12]
 8004474:	f04f 30ff 	mov.w	r0, #4294967295
 8004478:	e7e9      	b.n	800444e <__ssputs_r+0x8a>
	...

0800447c <_svfiprintf_r>:
 800447c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004480:	4698      	mov	r8, r3
 8004482:	898b      	ldrh	r3, [r1, #12]
 8004484:	061b      	lsls	r3, r3, #24
 8004486:	b09d      	sub	sp, #116	@ 0x74
 8004488:	4607      	mov	r7, r0
 800448a:	460d      	mov	r5, r1
 800448c:	4614      	mov	r4, r2
 800448e:	d510      	bpl.n	80044b2 <_svfiprintf_r+0x36>
 8004490:	690b      	ldr	r3, [r1, #16]
 8004492:	b973      	cbnz	r3, 80044b2 <_svfiprintf_r+0x36>
 8004494:	2140      	movs	r1, #64	@ 0x40
 8004496:	f7ff ff09 	bl	80042ac <_malloc_r>
 800449a:	6028      	str	r0, [r5, #0]
 800449c:	6128      	str	r0, [r5, #16]
 800449e:	b930      	cbnz	r0, 80044ae <_svfiprintf_r+0x32>
 80044a0:	230c      	movs	r3, #12
 80044a2:	603b      	str	r3, [r7, #0]
 80044a4:	f04f 30ff 	mov.w	r0, #4294967295
 80044a8:	b01d      	add	sp, #116	@ 0x74
 80044aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ae:	2340      	movs	r3, #64	@ 0x40
 80044b0:	616b      	str	r3, [r5, #20]
 80044b2:	2300      	movs	r3, #0
 80044b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80044b6:	2320      	movs	r3, #32
 80044b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80044c0:	2330      	movs	r3, #48	@ 0x30
 80044c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004660 <_svfiprintf_r+0x1e4>
 80044c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044ca:	f04f 0901 	mov.w	r9, #1
 80044ce:	4623      	mov	r3, r4
 80044d0:	469a      	mov	sl, r3
 80044d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044d6:	b10a      	cbz	r2, 80044dc <_svfiprintf_r+0x60>
 80044d8:	2a25      	cmp	r2, #37	@ 0x25
 80044da:	d1f9      	bne.n	80044d0 <_svfiprintf_r+0x54>
 80044dc:	ebba 0b04 	subs.w	fp, sl, r4
 80044e0:	d00b      	beq.n	80044fa <_svfiprintf_r+0x7e>
 80044e2:	465b      	mov	r3, fp
 80044e4:	4622      	mov	r2, r4
 80044e6:	4629      	mov	r1, r5
 80044e8:	4638      	mov	r0, r7
 80044ea:	f7ff ff6b 	bl	80043c4 <__ssputs_r>
 80044ee:	3001      	adds	r0, #1
 80044f0:	f000 80a7 	beq.w	8004642 <_svfiprintf_r+0x1c6>
 80044f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044f6:	445a      	add	r2, fp
 80044f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80044fa:	f89a 3000 	ldrb.w	r3, [sl]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 809f 	beq.w	8004642 <_svfiprintf_r+0x1c6>
 8004504:	2300      	movs	r3, #0
 8004506:	f04f 32ff 	mov.w	r2, #4294967295
 800450a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800450e:	f10a 0a01 	add.w	sl, sl, #1
 8004512:	9304      	str	r3, [sp, #16]
 8004514:	9307      	str	r3, [sp, #28]
 8004516:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800451a:	931a      	str	r3, [sp, #104]	@ 0x68
 800451c:	4654      	mov	r4, sl
 800451e:	2205      	movs	r2, #5
 8004520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004524:	484e      	ldr	r0, [pc, #312]	@ (8004660 <_svfiprintf_r+0x1e4>)
 8004526:	f7fb fe5b 	bl	80001e0 <memchr>
 800452a:	9a04      	ldr	r2, [sp, #16]
 800452c:	b9d8      	cbnz	r0, 8004566 <_svfiprintf_r+0xea>
 800452e:	06d0      	lsls	r0, r2, #27
 8004530:	bf44      	itt	mi
 8004532:	2320      	movmi	r3, #32
 8004534:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004538:	0711      	lsls	r1, r2, #28
 800453a:	bf44      	itt	mi
 800453c:	232b      	movmi	r3, #43	@ 0x2b
 800453e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004542:	f89a 3000 	ldrb.w	r3, [sl]
 8004546:	2b2a      	cmp	r3, #42	@ 0x2a
 8004548:	d015      	beq.n	8004576 <_svfiprintf_r+0xfa>
 800454a:	9a07      	ldr	r2, [sp, #28]
 800454c:	4654      	mov	r4, sl
 800454e:	2000      	movs	r0, #0
 8004550:	f04f 0c0a 	mov.w	ip, #10
 8004554:	4621      	mov	r1, r4
 8004556:	f811 3b01 	ldrb.w	r3, [r1], #1
 800455a:	3b30      	subs	r3, #48	@ 0x30
 800455c:	2b09      	cmp	r3, #9
 800455e:	d94b      	bls.n	80045f8 <_svfiprintf_r+0x17c>
 8004560:	b1b0      	cbz	r0, 8004590 <_svfiprintf_r+0x114>
 8004562:	9207      	str	r2, [sp, #28]
 8004564:	e014      	b.n	8004590 <_svfiprintf_r+0x114>
 8004566:	eba0 0308 	sub.w	r3, r0, r8
 800456a:	fa09 f303 	lsl.w	r3, r9, r3
 800456e:	4313      	orrs	r3, r2
 8004570:	9304      	str	r3, [sp, #16]
 8004572:	46a2      	mov	sl, r4
 8004574:	e7d2      	b.n	800451c <_svfiprintf_r+0xa0>
 8004576:	9b03      	ldr	r3, [sp, #12]
 8004578:	1d19      	adds	r1, r3, #4
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	9103      	str	r1, [sp, #12]
 800457e:	2b00      	cmp	r3, #0
 8004580:	bfbb      	ittet	lt
 8004582:	425b      	neglt	r3, r3
 8004584:	f042 0202 	orrlt.w	r2, r2, #2
 8004588:	9307      	strge	r3, [sp, #28]
 800458a:	9307      	strlt	r3, [sp, #28]
 800458c:	bfb8      	it	lt
 800458e:	9204      	strlt	r2, [sp, #16]
 8004590:	7823      	ldrb	r3, [r4, #0]
 8004592:	2b2e      	cmp	r3, #46	@ 0x2e
 8004594:	d10a      	bne.n	80045ac <_svfiprintf_r+0x130>
 8004596:	7863      	ldrb	r3, [r4, #1]
 8004598:	2b2a      	cmp	r3, #42	@ 0x2a
 800459a:	d132      	bne.n	8004602 <_svfiprintf_r+0x186>
 800459c:	9b03      	ldr	r3, [sp, #12]
 800459e:	1d1a      	adds	r2, r3, #4
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	9203      	str	r2, [sp, #12]
 80045a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045a8:	3402      	adds	r4, #2
 80045aa:	9305      	str	r3, [sp, #20]
 80045ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004670 <_svfiprintf_r+0x1f4>
 80045b0:	7821      	ldrb	r1, [r4, #0]
 80045b2:	2203      	movs	r2, #3
 80045b4:	4650      	mov	r0, sl
 80045b6:	f7fb fe13 	bl	80001e0 <memchr>
 80045ba:	b138      	cbz	r0, 80045cc <_svfiprintf_r+0x150>
 80045bc:	9b04      	ldr	r3, [sp, #16]
 80045be:	eba0 000a 	sub.w	r0, r0, sl
 80045c2:	2240      	movs	r2, #64	@ 0x40
 80045c4:	4082      	lsls	r2, r0
 80045c6:	4313      	orrs	r3, r2
 80045c8:	3401      	adds	r4, #1
 80045ca:	9304      	str	r3, [sp, #16]
 80045cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045d0:	4824      	ldr	r0, [pc, #144]	@ (8004664 <_svfiprintf_r+0x1e8>)
 80045d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045d6:	2206      	movs	r2, #6
 80045d8:	f7fb fe02 	bl	80001e0 <memchr>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d036      	beq.n	800464e <_svfiprintf_r+0x1d2>
 80045e0:	4b21      	ldr	r3, [pc, #132]	@ (8004668 <_svfiprintf_r+0x1ec>)
 80045e2:	bb1b      	cbnz	r3, 800462c <_svfiprintf_r+0x1b0>
 80045e4:	9b03      	ldr	r3, [sp, #12]
 80045e6:	3307      	adds	r3, #7
 80045e8:	f023 0307 	bic.w	r3, r3, #7
 80045ec:	3308      	adds	r3, #8
 80045ee:	9303      	str	r3, [sp, #12]
 80045f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045f2:	4433      	add	r3, r6
 80045f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80045f6:	e76a      	b.n	80044ce <_svfiprintf_r+0x52>
 80045f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80045fc:	460c      	mov	r4, r1
 80045fe:	2001      	movs	r0, #1
 8004600:	e7a8      	b.n	8004554 <_svfiprintf_r+0xd8>
 8004602:	2300      	movs	r3, #0
 8004604:	3401      	adds	r4, #1
 8004606:	9305      	str	r3, [sp, #20]
 8004608:	4619      	mov	r1, r3
 800460a:	f04f 0c0a 	mov.w	ip, #10
 800460e:	4620      	mov	r0, r4
 8004610:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004614:	3a30      	subs	r2, #48	@ 0x30
 8004616:	2a09      	cmp	r2, #9
 8004618:	d903      	bls.n	8004622 <_svfiprintf_r+0x1a6>
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0c6      	beq.n	80045ac <_svfiprintf_r+0x130>
 800461e:	9105      	str	r1, [sp, #20]
 8004620:	e7c4      	b.n	80045ac <_svfiprintf_r+0x130>
 8004622:	fb0c 2101 	mla	r1, ip, r1, r2
 8004626:	4604      	mov	r4, r0
 8004628:	2301      	movs	r3, #1
 800462a:	e7f0      	b.n	800460e <_svfiprintf_r+0x192>
 800462c:	ab03      	add	r3, sp, #12
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	462a      	mov	r2, r5
 8004632:	4b0e      	ldr	r3, [pc, #56]	@ (800466c <_svfiprintf_r+0x1f0>)
 8004634:	a904      	add	r1, sp, #16
 8004636:	4638      	mov	r0, r7
 8004638:	f3af 8000 	nop.w
 800463c:	1c42      	adds	r2, r0, #1
 800463e:	4606      	mov	r6, r0
 8004640:	d1d6      	bne.n	80045f0 <_svfiprintf_r+0x174>
 8004642:	89ab      	ldrh	r3, [r5, #12]
 8004644:	065b      	lsls	r3, r3, #25
 8004646:	f53f af2d 	bmi.w	80044a4 <_svfiprintf_r+0x28>
 800464a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800464c:	e72c      	b.n	80044a8 <_svfiprintf_r+0x2c>
 800464e:	ab03      	add	r3, sp, #12
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	462a      	mov	r2, r5
 8004654:	4b05      	ldr	r3, [pc, #20]	@ (800466c <_svfiprintf_r+0x1f0>)
 8004656:	a904      	add	r1, sp, #16
 8004658:	4638      	mov	r0, r7
 800465a:	f000 f879 	bl	8004750 <_printf_i>
 800465e:	e7ed      	b.n	800463c <_svfiprintf_r+0x1c0>
 8004660:	0800a798 	.word	0x0800a798
 8004664:	0800a7a2 	.word	0x0800a7a2
 8004668:	00000000 	.word	0x00000000
 800466c:	080043c5 	.word	0x080043c5
 8004670:	0800a79e 	.word	0x0800a79e

08004674 <_printf_common>:
 8004674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004678:	4616      	mov	r6, r2
 800467a:	4698      	mov	r8, r3
 800467c:	688a      	ldr	r2, [r1, #8]
 800467e:	690b      	ldr	r3, [r1, #16]
 8004680:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004684:	4293      	cmp	r3, r2
 8004686:	bfb8      	it	lt
 8004688:	4613      	movlt	r3, r2
 800468a:	6033      	str	r3, [r6, #0]
 800468c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004690:	4607      	mov	r7, r0
 8004692:	460c      	mov	r4, r1
 8004694:	b10a      	cbz	r2, 800469a <_printf_common+0x26>
 8004696:	3301      	adds	r3, #1
 8004698:	6033      	str	r3, [r6, #0]
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	0699      	lsls	r1, r3, #26
 800469e:	bf42      	ittt	mi
 80046a0:	6833      	ldrmi	r3, [r6, #0]
 80046a2:	3302      	addmi	r3, #2
 80046a4:	6033      	strmi	r3, [r6, #0]
 80046a6:	6825      	ldr	r5, [r4, #0]
 80046a8:	f015 0506 	ands.w	r5, r5, #6
 80046ac:	d106      	bne.n	80046bc <_printf_common+0x48>
 80046ae:	f104 0a19 	add.w	sl, r4, #25
 80046b2:	68e3      	ldr	r3, [r4, #12]
 80046b4:	6832      	ldr	r2, [r6, #0]
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	42ab      	cmp	r3, r5
 80046ba:	dc26      	bgt.n	800470a <_printf_common+0x96>
 80046bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046c0:	6822      	ldr	r2, [r4, #0]
 80046c2:	3b00      	subs	r3, #0
 80046c4:	bf18      	it	ne
 80046c6:	2301      	movne	r3, #1
 80046c8:	0692      	lsls	r2, r2, #26
 80046ca:	d42b      	bmi.n	8004724 <_printf_common+0xb0>
 80046cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046d0:	4641      	mov	r1, r8
 80046d2:	4638      	mov	r0, r7
 80046d4:	47c8      	blx	r9
 80046d6:	3001      	adds	r0, #1
 80046d8:	d01e      	beq.n	8004718 <_printf_common+0xa4>
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	6922      	ldr	r2, [r4, #16]
 80046de:	f003 0306 	and.w	r3, r3, #6
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	bf02      	ittt	eq
 80046e6:	68e5      	ldreq	r5, [r4, #12]
 80046e8:	6833      	ldreq	r3, [r6, #0]
 80046ea:	1aed      	subeq	r5, r5, r3
 80046ec:	68a3      	ldr	r3, [r4, #8]
 80046ee:	bf0c      	ite	eq
 80046f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046f4:	2500      	movne	r5, #0
 80046f6:	4293      	cmp	r3, r2
 80046f8:	bfc4      	itt	gt
 80046fa:	1a9b      	subgt	r3, r3, r2
 80046fc:	18ed      	addgt	r5, r5, r3
 80046fe:	2600      	movs	r6, #0
 8004700:	341a      	adds	r4, #26
 8004702:	42b5      	cmp	r5, r6
 8004704:	d11a      	bne.n	800473c <_printf_common+0xc8>
 8004706:	2000      	movs	r0, #0
 8004708:	e008      	b.n	800471c <_printf_common+0xa8>
 800470a:	2301      	movs	r3, #1
 800470c:	4652      	mov	r2, sl
 800470e:	4641      	mov	r1, r8
 8004710:	4638      	mov	r0, r7
 8004712:	47c8      	blx	r9
 8004714:	3001      	adds	r0, #1
 8004716:	d103      	bne.n	8004720 <_printf_common+0xac>
 8004718:	f04f 30ff 	mov.w	r0, #4294967295
 800471c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004720:	3501      	adds	r5, #1
 8004722:	e7c6      	b.n	80046b2 <_printf_common+0x3e>
 8004724:	18e1      	adds	r1, r4, r3
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	2030      	movs	r0, #48	@ 0x30
 800472a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800472e:	4422      	add	r2, r4
 8004730:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004734:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004738:	3302      	adds	r3, #2
 800473a:	e7c7      	b.n	80046cc <_printf_common+0x58>
 800473c:	2301      	movs	r3, #1
 800473e:	4622      	mov	r2, r4
 8004740:	4641      	mov	r1, r8
 8004742:	4638      	mov	r0, r7
 8004744:	47c8      	blx	r9
 8004746:	3001      	adds	r0, #1
 8004748:	d0e6      	beq.n	8004718 <_printf_common+0xa4>
 800474a:	3601      	adds	r6, #1
 800474c:	e7d9      	b.n	8004702 <_printf_common+0x8e>
	...

08004750 <_printf_i>:
 8004750:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004754:	7e0f      	ldrb	r7, [r1, #24]
 8004756:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004758:	2f78      	cmp	r7, #120	@ 0x78
 800475a:	4691      	mov	r9, r2
 800475c:	4680      	mov	r8, r0
 800475e:	460c      	mov	r4, r1
 8004760:	469a      	mov	sl, r3
 8004762:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004766:	d807      	bhi.n	8004778 <_printf_i+0x28>
 8004768:	2f62      	cmp	r7, #98	@ 0x62
 800476a:	d80a      	bhi.n	8004782 <_printf_i+0x32>
 800476c:	2f00      	cmp	r7, #0
 800476e:	f000 80d1 	beq.w	8004914 <_printf_i+0x1c4>
 8004772:	2f58      	cmp	r7, #88	@ 0x58
 8004774:	f000 80b8 	beq.w	80048e8 <_printf_i+0x198>
 8004778:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800477c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004780:	e03a      	b.n	80047f8 <_printf_i+0xa8>
 8004782:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004786:	2b15      	cmp	r3, #21
 8004788:	d8f6      	bhi.n	8004778 <_printf_i+0x28>
 800478a:	a101      	add	r1, pc, #4	@ (adr r1, 8004790 <_printf_i+0x40>)
 800478c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004790:	080047e9 	.word	0x080047e9
 8004794:	080047fd 	.word	0x080047fd
 8004798:	08004779 	.word	0x08004779
 800479c:	08004779 	.word	0x08004779
 80047a0:	08004779 	.word	0x08004779
 80047a4:	08004779 	.word	0x08004779
 80047a8:	080047fd 	.word	0x080047fd
 80047ac:	08004779 	.word	0x08004779
 80047b0:	08004779 	.word	0x08004779
 80047b4:	08004779 	.word	0x08004779
 80047b8:	08004779 	.word	0x08004779
 80047bc:	080048fb 	.word	0x080048fb
 80047c0:	08004827 	.word	0x08004827
 80047c4:	080048b5 	.word	0x080048b5
 80047c8:	08004779 	.word	0x08004779
 80047cc:	08004779 	.word	0x08004779
 80047d0:	0800491d 	.word	0x0800491d
 80047d4:	08004779 	.word	0x08004779
 80047d8:	08004827 	.word	0x08004827
 80047dc:	08004779 	.word	0x08004779
 80047e0:	08004779 	.word	0x08004779
 80047e4:	080048bd 	.word	0x080048bd
 80047e8:	6833      	ldr	r3, [r6, #0]
 80047ea:	1d1a      	adds	r2, r3, #4
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	6032      	str	r2, [r6, #0]
 80047f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047f8:	2301      	movs	r3, #1
 80047fa:	e09c      	b.n	8004936 <_printf_i+0x1e6>
 80047fc:	6833      	ldr	r3, [r6, #0]
 80047fe:	6820      	ldr	r0, [r4, #0]
 8004800:	1d19      	adds	r1, r3, #4
 8004802:	6031      	str	r1, [r6, #0]
 8004804:	0606      	lsls	r6, r0, #24
 8004806:	d501      	bpl.n	800480c <_printf_i+0xbc>
 8004808:	681d      	ldr	r5, [r3, #0]
 800480a:	e003      	b.n	8004814 <_printf_i+0xc4>
 800480c:	0645      	lsls	r5, r0, #25
 800480e:	d5fb      	bpl.n	8004808 <_printf_i+0xb8>
 8004810:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004814:	2d00      	cmp	r5, #0
 8004816:	da03      	bge.n	8004820 <_printf_i+0xd0>
 8004818:	232d      	movs	r3, #45	@ 0x2d
 800481a:	426d      	negs	r5, r5
 800481c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004820:	4858      	ldr	r0, [pc, #352]	@ (8004984 <_printf_i+0x234>)
 8004822:	230a      	movs	r3, #10
 8004824:	e011      	b.n	800484a <_printf_i+0xfa>
 8004826:	6821      	ldr	r1, [r4, #0]
 8004828:	6833      	ldr	r3, [r6, #0]
 800482a:	0608      	lsls	r0, r1, #24
 800482c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004830:	d402      	bmi.n	8004838 <_printf_i+0xe8>
 8004832:	0649      	lsls	r1, r1, #25
 8004834:	bf48      	it	mi
 8004836:	b2ad      	uxthmi	r5, r5
 8004838:	2f6f      	cmp	r7, #111	@ 0x6f
 800483a:	4852      	ldr	r0, [pc, #328]	@ (8004984 <_printf_i+0x234>)
 800483c:	6033      	str	r3, [r6, #0]
 800483e:	bf14      	ite	ne
 8004840:	230a      	movne	r3, #10
 8004842:	2308      	moveq	r3, #8
 8004844:	2100      	movs	r1, #0
 8004846:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800484a:	6866      	ldr	r6, [r4, #4]
 800484c:	60a6      	str	r6, [r4, #8]
 800484e:	2e00      	cmp	r6, #0
 8004850:	db05      	blt.n	800485e <_printf_i+0x10e>
 8004852:	6821      	ldr	r1, [r4, #0]
 8004854:	432e      	orrs	r6, r5
 8004856:	f021 0104 	bic.w	r1, r1, #4
 800485a:	6021      	str	r1, [r4, #0]
 800485c:	d04b      	beq.n	80048f6 <_printf_i+0x1a6>
 800485e:	4616      	mov	r6, r2
 8004860:	fbb5 f1f3 	udiv	r1, r5, r3
 8004864:	fb03 5711 	mls	r7, r3, r1, r5
 8004868:	5dc7      	ldrb	r7, [r0, r7]
 800486a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800486e:	462f      	mov	r7, r5
 8004870:	42bb      	cmp	r3, r7
 8004872:	460d      	mov	r5, r1
 8004874:	d9f4      	bls.n	8004860 <_printf_i+0x110>
 8004876:	2b08      	cmp	r3, #8
 8004878:	d10b      	bne.n	8004892 <_printf_i+0x142>
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	07df      	lsls	r7, r3, #31
 800487e:	d508      	bpl.n	8004892 <_printf_i+0x142>
 8004880:	6923      	ldr	r3, [r4, #16]
 8004882:	6861      	ldr	r1, [r4, #4]
 8004884:	4299      	cmp	r1, r3
 8004886:	bfde      	ittt	le
 8004888:	2330      	movle	r3, #48	@ 0x30
 800488a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800488e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004892:	1b92      	subs	r2, r2, r6
 8004894:	6122      	str	r2, [r4, #16]
 8004896:	f8cd a000 	str.w	sl, [sp]
 800489a:	464b      	mov	r3, r9
 800489c:	aa03      	add	r2, sp, #12
 800489e:	4621      	mov	r1, r4
 80048a0:	4640      	mov	r0, r8
 80048a2:	f7ff fee7 	bl	8004674 <_printf_common>
 80048a6:	3001      	adds	r0, #1
 80048a8:	d14a      	bne.n	8004940 <_printf_i+0x1f0>
 80048aa:	f04f 30ff 	mov.w	r0, #4294967295
 80048ae:	b004      	add	sp, #16
 80048b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048b4:	6823      	ldr	r3, [r4, #0]
 80048b6:	f043 0320 	orr.w	r3, r3, #32
 80048ba:	6023      	str	r3, [r4, #0]
 80048bc:	4832      	ldr	r0, [pc, #200]	@ (8004988 <_printf_i+0x238>)
 80048be:	2778      	movs	r7, #120	@ 0x78
 80048c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	6831      	ldr	r1, [r6, #0]
 80048c8:	061f      	lsls	r7, r3, #24
 80048ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80048ce:	d402      	bmi.n	80048d6 <_printf_i+0x186>
 80048d0:	065f      	lsls	r7, r3, #25
 80048d2:	bf48      	it	mi
 80048d4:	b2ad      	uxthmi	r5, r5
 80048d6:	6031      	str	r1, [r6, #0]
 80048d8:	07d9      	lsls	r1, r3, #31
 80048da:	bf44      	itt	mi
 80048dc:	f043 0320 	orrmi.w	r3, r3, #32
 80048e0:	6023      	strmi	r3, [r4, #0]
 80048e2:	b11d      	cbz	r5, 80048ec <_printf_i+0x19c>
 80048e4:	2310      	movs	r3, #16
 80048e6:	e7ad      	b.n	8004844 <_printf_i+0xf4>
 80048e8:	4826      	ldr	r0, [pc, #152]	@ (8004984 <_printf_i+0x234>)
 80048ea:	e7e9      	b.n	80048c0 <_printf_i+0x170>
 80048ec:	6823      	ldr	r3, [r4, #0]
 80048ee:	f023 0320 	bic.w	r3, r3, #32
 80048f2:	6023      	str	r3, [r4, #0]
 80048f4:	e7f6      	b.n	80048e4 <_printf_i+0x194>
 80048f6:	4616      	mov	r6, r2
 80048f8:	e7bd      	b.n	8004876 <_printf_i+0x126>
 80048fa:	6833      	ldr	r3, [r6, #0]
 80048fc:	6825      	ldr	r5, [r4, #0]
 80048fe:	6961      	ldr	r1, [r4, #20]
 8004900:	1d18      	adds	r0, r3, #4
 8004902:	6030      	str	r0, [r6, #0]
 8004904:	062e      	lsls	r6, r5, #24
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	d501      	bpl.n	800490e <_printf_i+0x1be>
 800490a:	6019      	str	r1, [r3, #0]
 800490c:	e002      	b.n	8004914 <_printf_i+0x1c4>
 800490e:	0668      	lsls	r0, r5, #25
 8004910:	d5fb      	bpl.n	800490a <_printf_i+0x1ba>
 8004912:	8019      	strh	r1, [r3, #0]
 8004914:	2300      	movs	r3, #0
 8004916:	6123      	str	r3, [r4, #16]
 8004918:	4616      	mov	r6, r2
 800491a:	e7bc      	b.n	8004896 <_printf_i+0x146>
 800491c:	6833      	ldr	r3, [r6, #0]
 800491e:	1d1a      	adds	r2, r3, #4
 8004920:	6032      	str	r2, [r6, #0]
 8004922:	681e      	ldr	r6, [r3, #0]
 8004924:	6862      	ldr	r2, [r4, #4]
 8004926:	2100      	movs	r1, #0
 8004928:	4630      	mov	r0, r6
 800492a:	f7fb fc59 	bl	80001e0 <memchr>
 800492e:	b108      	cbz	r0, 8004934 <_printf_i+0x1e4>
 8004930:	1b80      	subs	r0, r0, r6
 8004932:	6060      	str	r0, [r4, #4]
 8004934:	6863      	ldr	r3, [r4, #4]
 8004936:	6123      	str	r3, [r4, #16]
 8004938:	2300      	movs	r3, #0
 800493a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800493e:	e7aa      	b.n	8004896 <_printf_i+0x146>
 8004940:	6923      	ldr	r3, [r4, #16]
 8004942:	4632      	mov	r2, r6
 8004944:	4649      	mov	r1, r9
 8004946:	4640      	mov	r0, r8
 8004948:	47d0      	blx	sl
 800494a:	3001      	adds	r0, #1
 800494c:	d0ad      	beq.n	80048aa <_printf_i+0x15a>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	079b      	lsls	r3, r3, #30
 8004952:	d413      	bmi.n	800497c <_printf_i+0x22c>
 8004954:	68e0      	ldr	r0, [r4, #12]
 8004956:	9b03      	ldr	r3, [sp, #12]
 8004958:	4298      	cmp	r0, r3
 800495a:	bfb8      	it	lt
 800495c:	4618      	movlt	r0, r3
 800495e:	e7a6      	b.n	80048ae <_printf_i+0x15e>
 8004960:	2301      	movs	r3, #1
 8004962:	4632      	mov	r2, r6
 8004964:	4649      	mov	r1, r9
 8004966:	4640      	mov	r0, r8
 8004968:	47d0      	blx	sl
 800496a:	3001      	adds	r0, #1
 800496c:	d09d      	beq.n	80048aa <_printf_i+0x15a>
 800496e:	3501      	adds	r5, #1
 8004970:	68e3      	ldr	r3, [r4, #12]
 8004972:	9903      	ldr	r1, [sp, #12]
 8004974:	1a5b      	subs	r3, r3, r1
 8004976:	42ab      	cmp	r3, r5
 8004978:	dcf2      	bgt.n	8004960 <_printf_i+0x210>
 800497a:	e7eb      	b.n	8004954 <_printf_i+0x204>
 800497c:	2500      	movs	r5, #0
 800497e:	f104 0619 	add.w	r6, r4, #25
 8004982:	e7f5      	b.n	8004970 <_printf_i+0x220>
 8004984:	0800a7a9 	.word	0x0800a7a9
 8004988:	0800a7ba 	.word	0x0800a7ba

0800498c <_sbrk_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	4d06      	ldr	r5, [pc, #24]	@ (80049a8 <_sbrk_r+0x1c>)
 8004990:	2300      	movs	r3, #0
 8004992:	4604      	mov	r4, r0
 8004994:	4608      	mov	r0, r1
 8004996:	602b      	str	r3, [r5, #0]
 8004998:	f7fd ff0c 	bl	80027b4 <_sbrk>
 800499c:	1c43      	adds	r3, r0, #1
 800499e:	d102      	bne.n	80049a6 <_sbrk_r+0x1a>
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	b103      	cbz	r3, 80049a6 <_sbrk_r+0x1a>
 80049a4:	6023      	str	r3, [r4, #0]
 80049a6:	bd38      	pop	{r3, r4, r5, pc}
 80049a8:	20000614 	.word	0x20000614

080049ac <_realloc_r>:
 80049ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049b0:	4607      	mov	r7, r0
 80049b2:	4614      	mov	r4, r2
 80049b4:	460d      	mov	r5, r1
 80049b6:	b921      	cbnz	r1, 80049c2 <_realloc_r+0x16>
 80049b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049bc:	4611      	mov	r1, r2
 80049be:	f7ff bc75 	b.w	80042ac <_malloc_r>
 80049c2:	b92a      	cbnz	r2, 80049d0 <_realloc_r+0x24>
 80049c4:	f7ff fc06 	bl	80041d4 <_free_r>
 80049c8:	4625      	mov	r5, r4
 80049ca:	4628      	mov	r0, r5
 80049cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049d0:	f000 f81a 	bl	8004a08 <_malloc_usable_size_r>
 80049d4:	4284      	cmp	r4, r0
 80049d6:	4606      	mov	r6, r0
 80049d8:	d802      	bhi.n	80049e0 <_realloc_r+0x34>
 80049da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049de:	d8f4      	bhi.n	80049ca <_realloc_r+0x1e>
 80049e0:	4621      	mov	r1, r4
 80049e2:	4638      	mov	r0, r7
 80049e4:	f7ff fc62 	bl	80042ac <_malloc_r>
 80049e8:	4680      	mov	r8, r0
 80049ea:	b908      	cbnz	r0, 80049f0 <_realloc_r+0x44>
 80049ec:	4645      	mov	r5, r8
 80049ee:	e7ec      	b.n	80049ca <_realloc_r+0x1e>
 80049f0:	42b4      	cmp	r4, r6
 80049f2:	4622      	mov	r2, r4
 80049f4:	4629      	mov	r1, r5
 80049f6:	bf28      	it	cs
 80049f8:	4632      	movcs	r2, r6
 80049fa:	f7ff fbdd 	bl	80041b8 <memcpy>
 80049fe:	4629      	mov	r1, r5
 8004a00:	4638      	mov	r0, r7
 8004a02:	f7ff fbe7 	bl	80041d4 <_free_r>
 8004a06:	e7f1      	b.n	80049ec <_realloc_r+0x40>

08004a08 <_malloc_usable_size_r>:
 8004a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a0c:	1f18      	subs	r0, r3, #4
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	bfbc      	itt	lt
 8004a12:	580b      	ldrlt	r3, [r1, r0]
 8004a14:	18c0      	addlt	r0, r0, r3
 8004a16:	4770      	bx	lr

08004a18 <cosf>:
 8004a18:	ee10 3a10 	vmov	r3, s0
 8004a1c:	b507      	push	{r0, r1, r2, lr}
 8004a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8004a98 <cosf+0x80>)
 8004a20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d806      	bhi.n	8004a36 <cosf+0x1e>
 8004a28:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8004a9c <cosf+0x84>
 8004a2c:	b003      	add	sp, #12
 8004a2e:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a32:	f000 b87b 	b.w	8004b2c <__kernel_cosf>
 8004a36:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004a3a:	d304      	bcc.n	8004a46 <cosf+0x2e>
 8004a3c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004a40:	b003      	add	sp, #12
 8004a42:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a46:	4668      	mov	r0, sp
 8004a48:	f000 f910 	bl	8004c6c <__ieee754_rem_pio2f>
 8004a4c:	f000 0003 	and.w	r0, r0, #3
 8004a50:	2801      	cmp	r0, #1
 8004a52:	d009      	beq.n	8004a68 <cosf+0x50>
 8004a54:	2802      	cmp	r0, #2
 8004a56:	d010      	beq.n	8004a7a <cosf+0x62>
 8004a58:	b9b0      	cbnz	r0, 8004a88 <cosf+0x70>
 8004a5a:	eddd 0a01 	vldr	s1, [sp, #4]
 8004a5e:	ed9d 0a00 	vldr	s0, [sp]
 8004a62:	f000 f863 	bl	8004b2c <__kernel_cosf>
 8004a66:	e7eb      	b.n	8004a40 <cosf+0x28>
 8004a68:	eddd 0a01 	vldr	s1, [sp, #4]
 8004a6c:	ed9d 0a00 	vldr	s0, [sp]
 8004a70:	f000 f8b4 	bl	8004bdc <__kernel_sinf>
 8004a74:	eeb1 0a40 	vneg.f32	s0, s0
 8004a78:	e7e2      	b.n	8004a40 <cosf+0x28>
 8004a7a:	eddd 0a01 	vldr	s1, [sp, #4]
 8004a7e:	ed9d 0a00 	vldr	s0, [sp]
 8004a82:	f000 f853 	bl	8004b2c <__kernel_cosf>
 8004a86:	e7f5      	b.n	8004a74 <cosf+0x5c>
 8004a88:	eddd 0a01 	vldr	s1, [sp, #4]
 8004a8c:	ed9d 0a00 	vldr	s0, [sp]
 8004a90:	2001      	movs	r0, #1
 8004a92:	f000 f8a3 	bl	8004bdc <__kernel_sinf>
 8004a96:	e7d3      	b.n	8004a40 <cosf+0x28>
 8004a98:	3f490fd8 	.word	0x3f490fd8
 8004a9c:	00000000 	.word	0x00000000

08004aa0 <sinf>:
 8004aa0:	ee10 3a10 	vmov	r3, s0
 8004aa4:	b507      	push	{r0, r1, r2, lr}
 8004aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8004b24 <sinf+0x84>)
 8004aa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d807      	bhi.n	8004ac0 <sinf+0x20>
 8004ab0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8004b28 <sinf+0x88>
 8004ab4:	2000      	movs	r0, #0
 8004ab6:	b003      	add	sp, #12
 8004ab8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004abc:	f000 b88e 	b.w	8004bdc <__kernel_sinf>
 8004ac0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004ac4:	d304      	bcc.n	8004ad0 <sinf+0x30>
 8004ac6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004aca:	b003      	add	sp, #12
 8004acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ad0:	4668      	mov	r0, sp
 8004ad2:	f000 f8cb 	bl	8004c6c <__ieee754_rem_pio2f>
 8004ad6:	f000 0003 	and.w	r0, r0, #3
 8004ada:	2801      	cmp	r0, #1
 8004adc:	d00a      	beq.n	8004af4 <sinf+0x54>
 8004ade:	2802      	cmp	r0, #2
 8004ae0:	d00f      	beq.n	8004b02 <sinf+0x62>
 8004ae2:	b9c0      	cbnz	r0, 8004b16 <sinf+0x76>
 8004ae4:	eddd 0a01 	vldr	s1, [sp, #4]
 8004ae8:	ed9d 0a00 	vldr	s0, [sp]
 8004aec:	2001      	movs	r0, #1
 8004aee:	f000 f875 	bl	8004bdc <__kernel_sinf>
 8004af2:	e7ea      	b.n	8004aca <sinf+0x2a>
 8004af4:	eddd 0a01 	vldr	s1, [sp, #4]
 8004af8:	ed9d 0a00 	vldr	s0, [sp]
 8004afc:	f000 f816 	bl	8004b2c <__kernel_cosf>
 8004b00:	e7e3      	b.n	8004aca <sinf+0x2a>
 8004b02:	eddd 0a01 	vldr	s1, [sp, #4]
 8004b06:	ed9d 0a00 	vldr	s0, [sp]
 8004b0a:	2001      	movs	r0, #1
 8004b0c:	f000 f866 	bl	8004bdc <__kernel_sinf>
 8004b10:	eeb1 0a40 	vneg.f32	s0, s0
 8004b14:	e7d9      	b.n	8004aca <sinf+0x2a>
 8004b16:	eddd 0a01 	vldr	s1, [sp, #4]
 8004b1a:	ed9d 0a00 	vldr	s0, [sp]
 8004b1e:	f000 f805 	bl	8004b2c <__kernel_cosf>
 8004b22:	e7f5      	b.n	8004b10 <sinf+0x70>
 8004b24:	3f490fd8 	.word	0x3f490fd8
 8004b28:	00000000 	.word	0x00000000

08004b2c <__kernel_cosf>:
 8004b2c:	ee10 3a10 	vmov	r3, s0
 8004b30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b34:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004b38:	eef0 6a40 	vmov.f32	s13, s0
 8004b3c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004b40:	d204      	bcs.n	8004b4c <__kernel_cosf+0x20>
 8004b42:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004b46:	ee17 2a90 	vmov	r2, s15
 8004b4a:	b342      	cbz	r2, 8004b9e <__kernel_cosf+0x72>
 8004b4c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004b50:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8004bbc <__kernel_cosf+0x90>
 8004b54:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004bc0 <__kernel_cosf+0x94>
 8004b58:	4a1a      	ldr	r2, [pc, #104]	@ (8004bc4 <__kernel_cosf+0x98>)
 8004b5a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004bc8 <__kernel_cosf+0x9c>
 8004b64:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004b68:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8004bcc <__kernel_cosf+0xa0>
 8004b6c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004b70:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004bd0 <__kernel_cosf+0xa4>
 8004b74:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004b78:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8004bd4 <__kernel_cosf+0xa8>
 8004b7c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004b80:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8004b84:	ee26 6a07 	vmul.f32	s12, s12, s14
 8004b88:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004b8c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8004b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b94:	d804      	bhi.n	8004ba0 <__kernel_cosf+0x74>
 8004b96:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004b9a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004b9e:	4770      	bx	lr
 8004ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8004bd8 <__kernel_cosf+0xac>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	bf9a      	itte	ls
 8004ba6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8004baa:	ee07 3a10 	vmovls	s14, r3
 8004bae:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8004bb2:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004bb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004bba:	e7ec      	b.n	8004b96 <__kernel_cosf+0x6a>
 8004bbc:	ad47d74e 	.word	0xad47d74e
 8004bc0:	310f74f6 	.word	0x310f74f6
 8004bc4:	3e999999 	.word	0x3e999999
 8004bc8:	b493f27c 	.word	0xb493f27c
 8004bcc:	37d00d01 	.word	0x37d00d01
 8004bd0:	bab60b61 	.word	0xbab60b61
 8004bd4:	3d2aaaab 	.word	0x3d2aaaab
 8004bd8:	3f480000 	.word	0x3f480000

08004bdc <__kernel_sinf>:
 8004bdc:	ee10 3a10 	vmov	r3, s0
 8004be0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004be4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004be8:	d204      	bcs.n	8004bf4 <__kernel_sinf+0x18>
 8004bea:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004bee:	ee17 3a90 	vmov	r3, s15
 8004bf2:	b35b      	cbz	r3, 8004c4c <__kernel_sinf+0x70>
 8004bf4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004bf8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8004c50 <__kernel_sinf+0x74>
 8004bfc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8004c54 <__kernel_sinf+0x78>
 8004c00:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004c04:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8004c58 <__kernel_sinf+0x7c>
 8004c08:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004c0c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004c5c <__kernel_sinf+0x80>
 8004c10:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004c14:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8004c60 <__kernel_sinf+0x84>
 8004c18:	ee60 6a07 	vmul.f32	s13, s0, s14
 8004c1c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004c20:	b930      	cbnz	r0, 8004c30 <__kernel_sinf+0x54>
 8004c22:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8004c64 <__kernel_sinf+0x88>
 8004c26:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004c2a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8004c2e:	4770      	bx	lr
 8004c30:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004c34:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004c38:	eee0 7a86 	vfma.f32	s15, s1, s12
 8004c3c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8004c40:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8004c68 <__kernel_sinf+0x8c>
 8004c44:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8004c48:	ee30 0a60 	vsub.f32	s0, s0, s1
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	2f2ec9d3 	.word	0x2f2ec9d3
 8004c54:	b2d72f34 	.word	0xb2d72f34
 8004c58:	3638ef1b 	.word	0x3638ef1b
 8004c5c:	b9500d01 	.word	0xb9500d01
 8004c60:	3c088889 	.word	0x3c088889
 8004c64:	be2aaaab 	.word	0xbe2aaaab
 8004c68:	3e2aaaab 	.word	0x3e2aaaab

08004c6c <__ieee754_rem_pio2f>:
 8004c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c6e:	ee10 6a10 	vmov	r6, s0
 8004c72:	4b88      	ldr	r3, [pc, #544]	@ (8004e94 <__ieee754_rem_pio2f+0x228>)
 8004c74:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8004c78:	429d      	cmp	r5, r3
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	4604      	mov	r4, r0
 8004c7e:	d805      	bhi.n	8004c8c <__ieee754_rem_pio2f+0x20>
 8004c80:	2300      	movs	r3, #0
 8004c82:	ed80 0a00 	vstr	s0, [r0]
 8004c86:	6043      	str	r3, [r0, #4]
 8004c88:	2000      	movs	r0, #0
 8004c8a:	e022      	b.n	8004cd2 <__ieee754_rem_pio2f+0x66>
 8004c8c:	4b82      	ldr	r3, [pc, #520]	@ (8004e98 <__ieee754_rem_pio2f+0x22c>)
 8004c8e:	429d      	cmp	r5, r3
 8004c90:	d83a      	bhi.n	8004d08 <__ieee754_rem_pio2f+0x9c>
 8004c92:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8004c96:	2e00      	cmp	r6, #0
 8004c98:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8004e9c <__ieee754_rem_pio2f+0x230>
 8004c9c:	4a80      	ldr	r2, [pc, #512]	@ (8004ea0 <__ieee754_rem_pio2f+0x234>)
 8004c9e:	f023 030f 	bic.w	r3, r3, #15
 8004ca2:	dd18      	ble.n	8004cd6 <__ieee754_rem_pio2f+0x6a>
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	ee70 7a47 	vsub.f32	s15, s0, s14
 8004caa:	bf09      	itett	eq
 8004cac:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8004ea4 <__ieee754_rem_pio2f+0x238>
 8004cb0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8004ea8 <__ieee754_rem_pio2f+0x23c>
 8004cb4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8004eac <__ieee754_rem_pio2f+0x240>
 8004cb8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8004cbc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8004cc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004cc4:	ed80 7a00 	vstr	s14, [r0]
 8004cc8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004ccc:	edc0 7a01 	vstr	s15, [r0, #4]
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	b007      	add	sp, #28
 8004cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	ee70 7a07 	vadd.f32	s15, s0, s14
 8004cdc:	bf09      	itett	eq
 8004cde:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8004ea4 <__ieee754_rem_pio2f+0x238>
 8004ce2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8004ea8 <__ieee754_rem_pio2f+0x23c>
 8004ce6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8004eac <__ieee754_rem_pio2f+0x240>
 8004cea:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8004cee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004cf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004cf6:	ed80 7a00 	vstr	s14, [r0]
 8004cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cfe:	edc0 7a01 	vstr	s15, [r0, #4]
 8004d02:	f04f 30ff 	mov.w	r0, #4294967295
 8004d06:	e7e4      	b.n	8004cd2 <__ieee754_rem_pio2f+0x66>
 8004d08:	4b69      	ldr	r3, [pc, #420]	@ (8004eb0 <__ieee754_rem_pio2f+0x244>)
 8004d0a:	429d      	cmp	r5, r3
 8004d0c:	d873      	bhi.n	8004df6 <__ieee754_rem_pio2f+0x18a>
 8004d0e:	f000 f8dd 	bl	8004ecc <fabsf>
 8004d12:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8004eb4 <__ieee754_rem_pio2f+0x248>
 8004d16:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004d1a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004d1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d26:	ee17 0a90 	vmov	r0, s15
 8004d2a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8004e9c <__ieee754_rem_pio2f+0x230>
 8004d2e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8004d32:	281f      	cmp	r0, #31
 8004d34:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8004ea8 <__ieee754_rem_pio2f+0x23c>
 8004d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d3c:	eeb1 6a47 	vneg.f32	s12, s14
 8004d40:	ee70 6a67 	vsub.f32	s13, s0, s15
 8004d44:	ee16 1a90 	vmov	r1, s13
 8004d48:	dc09      	bgt.n	8004d5e <__ieee754_rem_pio2f+0xf2>
 8004d4a:	4a5b      	ldr	r2, [pc, #364]	@ (8004eb8 <__ieee754_rem_pio2f+0x24c>)
 8004d4c:	1e47      	subs	r7, r0, #1
 8004d4e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8004d52:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8004d56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d107      	bne.n	8004d6e <__ieee754_rem_pio2f+0x102>
 8004d5e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8004d62:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8004d66:	2a08      	cmp	r2, #8
 8004d68:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8004d6c:	dc14      	bgt.n	8004d98 <__ieee754_rem_pio2f+0x12c>
 8004d6e:	6021      	str	r1, [r4, #0]
 8004d70:	ed94 7a00 	vldr	s14, [r4]
 8004d74:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004d78:	2e00      	cmp	r6, #0
 8004d7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004d7e:	ed84 0a01 	vstr	s0, [r4, #4]
 8004d82:	daa6      	bge.n	8004cd2 <__ieee754_rem_pio2f+0x66>
 8004d84:	eeb1 7a47 	vneg.f32	s14, s14
 8004d88:	eeb1 0a40 	vneg.f32	s0, s0
 8004d8c:	ed84 7a00 	vstr	s14, [r4]
 8004d90:	ed84 0a01 	vstr	s0, [r4, #4]
 8004d94:	4240      	negs	r0, r0
 8004d96:	e79c      	b.n	8004cd2 <__ieee754_rem_pio2f+0x66>
 8004d98:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8004ea4 <__ieee754_rem_pio2f+0x238>
 8004d9c:	eef0 6a40 	vmov.f32	s13, s0
 8004da0:	eee6 6a25 	vfma.f32	s13, s12, s11
 8004da4:	ee70 7a66 	vsub.f32	s15, s0, s13
 8004da8:	eee6 7a25 	vfma.f32	s15, s12, s11
 8004dac:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004eac <__ieee754_rem_pio2f+0x240>
 8004db0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8004db4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8004db8:	ee15 2a90 	vmov	r2, s11
 8004dbc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8004dc0:	1a5b      	subs	r3, r3, r1
 8004dc2:	2b19      	cmp	r3, #25
 8004dc4:	dc04      	bgt.n	8004dd0 <__ieee754_rem_pio2f+0x164>
 8004dc6:	edc4 5a00 	vstr	s11, [r4]
 8004dca:	eeb0 0a66 	vmov.f32	s0, s13
 8004dce:	e7cf      	b.n	8004d70 <__ieee754_rem_pio2f+0x104>
 8004dd0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8004ebc <__ieee754_rem_pio2f+0x250>
 8004dd4:	eeb0 0a66 	vmov.f32	s0, s13
 8004dd8:	eea6 0a25 	vfma.f32	s0, s12, s11
 8004ddc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8004de0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8004ec0 <__ieee754_rem_pio2f+0x254>
 8004de4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8004de8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8004dec:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004df0:	ed84 7a00 	vstr	s14, [r4]
 8004df4:	e7bc      	b.n	8004d70 <__ieee754_rem_pio2f+0x104>
 8004df6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8004dfa:	d306      	bcc.n	8004e0a <__ieee754_rem_pio2f+0x19e>
 8004dfc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004e00:	edc0 7a01 	vstr	s15, [r0, #4]
 8004e04:	edc0 7a00 	vstr	s15, [r0]
 8004e08:	e73e      	b.n	8004c88 <__ieee754_rem_pio2f+0x1c>
 8004e0a:	15ea      	asrs	r2, r5, #23
 8004e0c:	3a86      	subs	r2, #134	@ 0x86
 8004e0e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8004e12:	ee07 3a90 	vmov	s15, r3
 8004e16:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8004e1a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8004ec4 <__ieee754_rem_pio2f+0x258>
 8004e1e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e26:	ed8d 7a03 	vstr	s14, [sp, #12]
 8004e2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e2e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8004e32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e3a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8004e3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e42:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e4a:	edcd 7a05 	vstr	s15, [sp, #20]
 8004e4e:	d11e      	bne.n	8004e8e <__ieee754_rem_pio2f+0x222>
 8004e50:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8004e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e58:	bf0c      	ite	eq
 8004e5a:	2301      	moveq	r3, #1
 8004e5c:	2302      	movne	r3, #2
 8004e5e:	491a      	ldr	r1, [pc, #104]	@ (8004ec8 <__ieee754_rem_pio2f+0x25c>)
 8004e60:	9101      	str	r1, [sp, #4]
 8004e62:	2102      	movs	r1, #2
 8004e64:	9100      	str	r1, [sp, #0]
 8004e66:	a803      	add	r0, sp, #12
 8004e68:	4621      	mov	r1, r4
 8004e6a:	f000 f837 	bl	8004edc <__kernel_rem_pio2f>
 8004e6e:	2e00      	cmp	r6, #0
 8004e70:	f6bf af2f 	bge.w	8004cd2 <__ieee754_rem_pio2f+0x66>
 8004e74:	edd4 7a00 	vldr	s15, [r4]
 8004e78:	eef1 7a67 	vneg.f32	s15, s15
 8004e7c:	edc4 7a00 	vstr	s15, [r4]
 8004e80:	edd4 7a01 	vldr	s15, [r4, #4]
 8004e84:	eef1 7a67 	vneg.f32	s15, s15
 8004e88:	edc4 7a01 	vstr	s15, [r4, #4]
 8004e8c:	e782      	b.n	8004d94 <__ieee754_rem_pio2f+0x128>
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e7e5      	b.n	8004e5e <__ieee754_rem_pio2f+0x1f2>
 8004e92:	bf00      	nop
 8004e94:	3f490fd8 	.word	0x3f490fd8
 8004e98:	4016cbe3 	.word	0x4016cbe3
 8004e9c:	3fc90f80 	.word	0x3fc90f80
 8004ea0:	3fc90fd0 	.word	0x3fc90fd0
 8004ea4:	37354400 	.word	0x37354400
 8004ea8:	37354443 	.word	0x37354443
 8004eac:	2e85a308 	.word	0x2e85a308
 8004eb0:	43490f80 	.word	0x43490f80
 8004eb4:	3f22f984 	.word	0x3f22f984
 8004eb8:	0800a7cc 	.word	0x0800a7cc
 8004ebc:	2e85a300 	.word	0x2e85a300
 8004ec0:	248d3132 	.word	0x248d3132
 8004ec4:	43800000 	.word	0x43800000
 8004ec8:	0800a84c 	.word	0x0800a84c

08004ecc <fabsf>:
 8004ecc:	ee10 3a10 	vmov	r3, s0
 8004ed0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ed4:	ee00 3a10 	vmov	s0, r3
 8004ed8:	4770      	bx	lr
	...

08004edc <__kernel_rem_pio2f>:
 8004edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ee0:	ed2d 8b04 	vpush	{d8-d9}
 8004ee4:	b0d9      	sub	sp, #356	@ 0x164
 8004ee6:	4690      	mov	r8, r2
 8004ee8:	9001      	str	r0, [sp, #4]
 8004eea:	4ab6      	ldr	r2, [pc, #728]	@ (80051c4 <__kernel_rem_pio2f+0x2e8>)
 8004eec:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8004eee:	f118 0f04 	cmn.w	r8, #4
 8004ef2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8004ef6:	460f      	mov	r7, r1
 8004ef8:	f103 3bff 	add.w	fp, r3, #4294967295
 8004efc:	db26      	blt.n	8004f4c <__kernel_rem_pio2f+0x70>
 8004efe:	f1b8 0203 	subs.w	r2, r8, #3
 8004f02:	bf48      	it	mi
 8004f04:	f108 0204 	addmi.w	r2, r8, #4
 8004f08:	10d2      	asrs	r2, r2, #3
 8004f0a:	1c55      	adds	r5, r2, #1
 8004f0c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8004f0e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 8004f12:	00e8      	lsls	r0, r5, #3
 8004f14:	eba2 060b 	sub.w	r6, r2, fp
 8004f18:	9002      	str	r0, [sp, #8]
 8004f1a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8004f1e:	eb0a 0c0b 	add.w	ip, sl, fp
 8004f22:	ac1c      	add	r4, sp, #112	@ 0x70
 8004f24:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8004f28:	2000      	movs	r0, #0
 8004f2a:	4560      	cmp	r0, ip
 8004f2c:	dd10      	ble.n	8004f50 <__kernel_rem_pio2f+0x74>
 8004f2e:	a91c      	add	r1, sp, #112	@ 0x70
 8004f30:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8004f34:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8004f38:	2600      	movs	r6, #0
 8004f3a:	4556      	cmp	r6, sl
 8004f3c:	dc24      	bgt.n	8004f88 <__kernel_rem_pio2f+0xac>
 8004f3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004f42:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 8004f46:	4684      	mov	ip, r0
 8004f48:	2400      	movs	r4, #0
 8004f4a:	e016      	b.n	8004f7a <__kernel_rem_pio2f+0x9e>
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	e7dc      	b.n	8004f0a <__kernel_rem_pio2f+0x2e>
 8004f50:	42c6      	cmn	r6, r0
 8004f52:	bf5d      	ittte	pl
 8004f54:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8004f58:	ee07 1a90 	vmovpl	s15, r1
 8004f5c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8004f60:	eef0 7a47 	vmovmi.f32	s15, s14
 8004f64:	ece4 7a01 	vstmia	r4!, {s15}
 8004f68:	3001      	adds	r0, #1
 8004f6a:	e7de      	b.n	8004f2a <__kernel_rem_pio2f+0x4e>
 8004f6c:	ecfe 6a01 	vldmia	lr!, {s13}
 8004f70:	ed3c 7a01 	vldmdb	ip!, {s14}
 8004f74:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004f78:	3401      	adds	r4, #1
 8004f7a:	455c      	cmp	r4, fp
 8004f7c:	ddf6      	ble.n	8004f6c <__kernel_rem_pio2f+0x90>
 8004f7e:	ece9 7a01 	vstmia	r9!, {s15}
 8004f82:	3601      	adds	r6, #1
 8004f84:	3004      	adds	r0, #4
 8004f86:	e7d8      	b.n	8004f3a <__kernel_rem_pio2f+0x5e>
 8004f88:	a908      	add	r1, sp, #32
 8004f8a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004f8e:	9104      	str	r1, [sp, #16]
 8004f90:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8004f92:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80051d0 <__kernel_rem_pio2f+0x2f4>
 8004f96:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80051cc <__kernel_rem_pio2f+0x2f0>
 8004f9a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004f9e:	9203      	str	r2, [sp, #12]
 8004fa0:	4654      	mov	r4, sl
 8004fa2:	00a2      	lsls	r2, r4, #2
 8004fa4:	9205      	str	r2, [sp, #20]
 8004fa6:	aa58      	add	r2, sp, #352	@ 0x160
 8004fa8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004fac:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8004fb0:	a944      	add	r1, sp, #272	@ 0x110
 8004fb2:	aa08      	add	r2, sp, #32
 8004fb4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8004fb8:	4694      	mov	ip, r2
 8004fba:	4626      	mov	r6, r4
 8004fbc:	2e00      	cmp	r6, #0
 8004fbe:	dc4c      	bgt.n	800505a <__kernel_rem_pio2f+0x17e>
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004fc6:	f000 f9f1 	bl	80053ac <scalbnf>
 8004fca:	eeb0 8a40 	vmov.f32	s16, s0
 8004fce:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8004fd2:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004fd6:	f000 fa4f 	bl	8005478 <floorf>
 8004fda:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8004fde:	eea0 8a67 	vfms.f32	s16, s0, s15
 8004fe2:	2d00      	cmp	r5, #0
 8004fe4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fe8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8004fec:	ee17 9a90 	vmov	r9, s15
 8004ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ff4:	ee38 8a67 	vsub.f32	s16, s16, s15
 8004ff8:	dd41      	ble.n	800507e <__kernel_rem_pio2f+0x1a2>
 8004ffa:	f104 3cff 	add.w	ip, r4, #4294967295
 8004ffe:	a908      	add	r1, sp, #32
 8005000:	f1c5 0e08 	rsb	lr, r5, #8
 8005004:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8005008:	fa46 f00e 	asr.w	r0, r6, lr
 800500c:	4481      	add	r9, r0
 800500e:	fa00 f00e 	lsl.w	r0, r0, lr
 8005012:	1a36      	subs	r6, r6, r0
 8005014:	f1c5 0007 	rsb	r0, r5, #7
 8005018:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800501c:	4106      	asrs	r6, r0
 800501e:	2e00      	cmp	r6, #0
 8005020:	dd3c      	ble.n	800509c <__kernel_rem_pio2f+0x1c0>
 8005022:	f04f 0e00 	mov.w	lr, #0
 8005026:	f109 0901 	add.w	r9, r9, #1
 800502a:	4670      	mov	r0, lr
 800502c:	4574      	cmp	r4, lr
 800502e:	dc68      	bgt.n	8005102 <__kernel_rem_pio2f+0x226>
 8005030:	2d00      	cmp	r5, #0
 8005032:	dd03      	ble.n	800503c <__kernel_rem_pio2f+0x160>
 8005034:	2d01      	cmp	r5, #1
 8005036:	d074      	beq.n	8005122 <__kernel_rem_pio2f+0x246>
 8005038:	2d02      	cmp	r5, #2
 800503a:	d07d      	beq.n	8005138 <__kernel_rem_pio2f+0x25c>
 800503c:	2e02      	cmp	r6, #2
 800503e:	d12d      	bne.n	800509c <__kernel_rem_pio2f+0x1c0>
 8005040:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005044:	ee30 8a48 	vsub.f32	s16, s0, s16
 8005048:	b340      	cbz	r0, 800509c <__kernel_rem_pio2f+0x1c0>
 800504a:	4628      	mov	r0, r5
 800504c:	9306      	str	r3, [sp, #24]
 800504e:	f000 f9ad 	bl	80053ac <scalbnf>
 8005052:	9b06      	ldr	r3, [sp, #24]
 8005054:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005058:	e020      	b.n	800509c <__kernel_rem_pio2f+0x1c0>
 800505a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800505e:	3e01      	subs	r6, #1
 8005060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005068:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800506c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005070:	ecac 0a01 	vstmia	ip!, {s0}
 8005074:	ed30 0a01 	vldmdb	r0!, {s0}
 8005078:	ee37 0a80 	vadd.f32	s0, s15, s0
 800507c:	e79e      	b.n	8004fbc <__kernel_rem_pio2f+0xe0>
 800507e:	d105      	bne.n	800508c <__kernel_rem_pio2f+0x1b0>
 8005080:	1e60      	subs	r0, r4, #1
 8005082:	a908      	add	r1, sp, #32
 8005084:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8005088:	11f6      	asrs	r6, r6, #7
 800508a:	e7c8      	b.n	800501e <__kernel_rem_pio2f+0x142>
 800508c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005090:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8005094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005098:	da31      	bge.n	80050fe <__kernel_rem_pio2f+0x222>
 800509a:	2600      	movs	r6, #0
 800509c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80050a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a4:	f040 8098 	bne.w	80051d8 <__kernel_rem_pio2f+0x2fc>
 80050a8:	1e60      	subs	r0, r4, #1
 80050aa:	2200      	movs	r2, #0
 80050ac:	4550      	cmp	r0, sl
 80050ae:	da4b      	bge.n	8005148 <__kernel_rem_pio2f+0x26c>
 80050b0:	2a00      	cmp	r2, #0
 80050b2:	d065      	beq.n	8005180 <__kernel_rem_pio2f+0x2a4>
 80050b4:	3c01      	subs	r4, #1
 80050b6:	ab08      	add	r3, sp, #32
 80050b8:	3d08      	subs	r5, #8
 80050ba:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0f8      	beq.n	80050b4 <__kernel_rem_pio2f+0x1d8>
 80050c2:	4628      	mov	r0, r5
 80050c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80050c8:	f000 f970 	bl	80053ac <scalbnf>
 80050cc:	1c63      	adds	r3, r4, #1
 80050ce:	aa44      	add	r2, sp, #272	@ 0x110
 80050d0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80051d0 <__kernel_rem_pio2f+0x2f4>
 80050d4:	0099      	lsls	r1, r3, #2
 80050d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80050da:	4623      	mov	r3, r4
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f280 80a9 	bge.w	8005234 <__kernel_rem_pio2f+0x358>
 80050e2:	4623      	mov	r3, r4
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f2c0 80c7 	blt.w	8005278 <__kernel_rem_pio2f+0x39c>
 80050ea:	aa44      	add	r2, sp, #272	@ 0x110
 80050ec:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80050f0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80051c8 <__kernel_rem_pio2f+0x2ec>
 80050f4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 80050f8:	2000      	movs	r0, #0
 80050fa:	1ae2      	subs	r2, r4, r3
 80050fc:	e0b1      	b.n	8005262 <__kernel_rem_pio2f+0x386>
 80050fe:	2602      	movs	r6, #2
 8005100:	e78f      	b.n	8005022 <__kernel_rem_pio2f+0x146>
 8005102:	f852 1b04 	ldr.w	r1, [r2], #4
 8005106:	b948      	cbnz	r0, 800511c <__kernel_rem_pio2f+0x240>
 8005108:	b121      	cbz	r1, 8005114 <__kernel_rem_pio2f+0x238>
 800510a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800510e:	f842 1c04 	str.w	r1, [r2, #-4]
 8005112:	2101      	movs	r1, #1
 8005114:	f10e 0e01 	add.w	lr, lr, #1
 8005118:	4608      	mov	r0, r1
 800511a:	e787      	b.n	800502c <__kernel_rem_pio2f+0x150>
 800511c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8005120:	e7f5      	b.n	800510e <__kernel_rem_pio2f+0x232>
 8005122:	f104 3cff 	add.w	ip, r4, #4294967295
 8005126:	aa08      	add	r2, sp, #32
 8005128:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800512c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005130:	a908      	add	r1, sp, #32
 8005132:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8005136:	e781      	b.n	800503c <__kernel_rem_pio2f+0x160>
 8005138:	f104 3cff 	add.w	ip, r4, #4294967295
 800513c:	aa08      	add	r2, sp, #32
 800513e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005142:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005146:	e7f3      	b.n	8005130 <__kernel_rem_pio2f+0x254>
 8005148:	a908      	add	r1, sp, #32
 800514a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800514e:	3801      	subs	r0, #1
 8005150:	430a      	orrs	r2, r1
 8005152:	e7ab      	b.n	80050ac <__kernel_rem_pio2f+0x1d0>
 8005154:	3201      	adds	r2, #1
 8005156:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800515a:	2e00      	cmp	r6, #0
 800515c:	d0fa      	beq.n	8005154 <__kernel_rem_pio2f+0x278>
 800515e:	9905      	ldr	r1, [sp, #20]
 8005160:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8005164:	eb0d 0001 	add.w	r0, sp, r1
 8005168:	18e6      	adds	r6, r4, r3
 800516a:	a91c      	add	r1, sp, #112	@ 0x70
 800516c:	f104 0c01 	add.w	ip, r4, #1
 8005170:	384c      	subs	r0, #76	@ 0x4c
 8005172:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8005176:	4422      	add	r2, r4
 8005178:	4562      	cmp	r2, ip
 800517a:	da04      	bge.n	8005186 <__kernel_rem_pio2f+0x2aa>
 800517c:	4614      	mov	r4, r2
 800517e:	e710      	b.n	8004fa2 <__kernel_rem_pio2f+0xc6>
 8005180:	9804      	ldr	r0, [sp, #16]
 8005182:	2201      	movs	r2, #1
 8005184:	e7e7      	b.n	8005156 <__kernel_rem_pio2f+0x27a>
 8005186:	9903      	ldr	r1, [sp, #12]
 8005188:	f8dd e004 	ldr.w	lr, [sp, #4]
 800518c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8005190:	9105      	str	r1, [sp, #20]
 8005192:	ee07 1a90 	vmov	s15, r1
 8005196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800519a:	2400      	movs	r4, #0
 800519c:	ece6 7a01 	vstmia	r6!, {s15}
 80051a0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 80051a4:	46b1      	mov	r9, r6
 80051a6:	455c      	cmp	r4, fp
 80051a8:	dd04      	ble.n	80051b4 <__kernel_rem_pio2f+0x2d8>
 80051aa:	ece0 7a01 	vstmia	r0!, {s15}
 80051ae:	f10c 0c01 	add.w	ip, ip, #1
 80051b2:	e7e1      	b.n	8005178 <__kernel_rem_pio2f+0x29c>
 80051b4:	ecfe 6a01 	vldmia	lr!, {s13}
 80051b8:	ed39 7a01 	vldmdb	r9!, {s14}
 80051bc:	3401      	adds	r4, #1
 80051be:	eee6 7a87 	vfma.f32	s15, s13, s14
 80051c2:	e7f0      	b.n	80051a6 <__kernel_rem_pio2f+0x2ca>
 80051c4:	0800ab90 	.word	0x0800ab90
 80051c8:	0800ab64 	.word	0x0800ab64
 80051cc:	43800000 	.word	0x43800000
 80051d0:	3b800000 	.word	0x3b800000
 80051d4:	00000000 	.word	0x00000000
 80051d8:	9b02      	ldr	r3, [sp, #8]
 80051da:	eeb0 0a48 	vmov.f32	s0, s16
 80051de:	eba3 0008 	sub.w	r0, r3, r8
 80051e2:	f000 f8e3 	bl	80053ac <scalbnf>
 80051e6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80051cc <__kernel_rem_pio2f+0x2f0>
 80051ea:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80051ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f2:	db19      	blt.n	8005228 <__kernel_rem_pio2f+0x34c>
 80051f4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80051d0 <__kernel_rem_pio2f+0x2f4>
 80051f8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80051fc:	aa08      	add	r2, sp, #32
 80051fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005202:	3508      	adds	r5, #8
 8005204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005208:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800520c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005210:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005214:	ee10 3a10 	vmov	r3, s0
 8005218:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800521c:	ee17 3a90 	vmov	r3, s15
 8005220:	3401      	adds	r4, #1
 8005222:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005226:	e74c      	b.n	80050c2 <__kernel_rem_pio2f+0x1e6>
 8005228:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800522c:	aa08      	add	r2, sp, #32
 800522e:	ee10 3a10 	vmov	r3, s0
 8005232:	e7f6      	b.n	8005222 <__kernel_rem_pio2f+0x346>
 8005234:	a808      	add	r0, sp, #32
 8005236:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800523a:	9001      	str	r0, [sp, #4]
 800523c:	ee07 0a90 	vmov	s15, r0
 8005240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005244:	3b01      	subs	r3, #1
 8005246:	ee67 7a80 	vmul.f32	s15, s15, s0
 800524a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800524e:	ed62 7a01 	vstmdb	r2!, {s15}
 8005252:	e743      	b.n	80050dc <__kernel_rem_pio2f+0x200>
 8005254:	ecfc 6a01 	vldmia	ip!, {s13}
 8005258:	ecb5 7a01 	vldmia	r5!, {s14}
 800525c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005260:	3001      	adds	r0, #1
 8005262:	4550      	cmp	r0, sl
 8005264:	dc01      	bgt.n	800526a <__kernel_rem_pio2f+0x38e>
 8005266:	4290      	cmp	r0, r2
 8005268:	ddf4      	ble.n	8005254 <__kernel_rem_pio2f+0x378>
 800526a:	a858      	add	r0, sp, #352	@ 0x160
 800526c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005270:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8005274:	3b01      	subs	r3, #1
 8005276:	e735      	b.n	80050e4 <__kernel_rem_pio2f+0x208>
 8005278:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800527a:	2b02      	cmp	r3, #2
 800527c:	dc09      	bgt.n	8005292 <__kernel_rem_pio2f+0x3b6>
 800527e:	2b00      	cmp	r3, #0
 8005280:	dc27      	bgt.n	80052d2 <__kernel_rem_pio2f+0x3f6>
 8005282:	d040      	beq.n	8005306 <__kernel_rem_pio2f+0x42a>
 8005284:	f009 0007 	and.w	r0, r9, #7
 8005288:	b059      	add	sp, #356	@ 0x164
 800528a:	ecbd 8b04 	vpop	{d8-d9}
 800528e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005292:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005294:	2b03      	cmp	r3, #3
 8005296:	d1f5      	bne.n	8005284 <__kernel_rem_pio2f+0x3a8>
 8005298:	aa30      	add	r2, sp, #192	@ 0xc0
 800529a:	1f0b      	subs	r3, r1, #4
 800529c:	4413      	add	r3, r2
 800529e:	461a      	mov	r2, r3
 80052a0:	4620      	mov	r0, r4
 80052a2:	2800      	cmp	r0, #0
 80052a4:	dc50      	bgt.n	8005348 <__kernel_rem_pio2f+0x46c>
 80052a6:	4622      	mov	r2, r4
 80052a8:	2a01      	cmp	r2, #1
 80052aa:	dc5d      	bgt.n	8005368 <__kernel_rem_pio2f+0x48c>
 80052ac:	ab30      	add	r3, sp, #192	@ 0xc0
 80052ae:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 80052b2:	440b      	add	r3, r1
 80052b4:	2c01      	cmp	r4, #1
 80052b6:	dc67      	bgt.n	8005388 <__kernel_rem_pio2f+0x4ac>
 80052b8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80052bc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80052c0:	2e00      	cmp	r6, #0
 80052c2:	d167      	bne.n	8005394 <__kernel_rem_pio2f+0x4b8>
 80052c4:	edc7 6a00 	vstr	s13, [r7]
 80052c8:	ed87 7a01 	vstr	s14, [r7, #4]
 80052cc:	edc7 7a02 	vstr	s15, [r7, #8]
 80052d0:	e7d8      	b.n	8005284 <__kernel_rem_pio2f+0x3a8>
 80052d2:	ab30      	add	r3, sp, #192	@ 0xc0
 80052d4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 80052d8:	440b      	add	r3, r1
 80052da:	4622      	mov	r2, r4
 80052dc:	2a00      	cmp	r2, #0
 80052de:	da24      	bge.n	800532a <__kernel_rem_pio2f+0x44e>
 80052e0:	b34e      	cbz	r6, 8005336 <__kernel_rem_pio2f+0x45a>
 80052e2:	eef1 7a47 	vneg.f32	s15, s14
 80052e6:	edc7 7a00 	vstr	s15, [r7]
 80052ea:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80052ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80052f2:	aa31      	add	r2, sp, #196	@ 0xc4
 80052f4:	2301      	movs	r3, #1
 80052f6:	429c      	cmp	r4, r3
 80052f8:	da20      	bge.n	800533c <__kernel_rem_pio2f+0x460>
 80052fa:	b10e      	cbz	r6, 8005300 <__kernel_rem_pio2f+0x424>
 80052fc:	eef1 7a67 	vneg.f32	s15, s15
 8005300:	edc7 7a01 	vstr	s15, [r7, #4]
 8005304:	e7be      	b.n	8005284 <__kernel_rem_pio2f+0x3a8>
 8005306:	ab30      	add	r3, sp, #192	@ 0xc0
 8005308:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80051d4 <__kernel_rem_pio2f+0x2f8>
 800530c:	440b      	add	r3, r1
 800530e:	2c00      	cmp	r4, #0
 8005310:	da05      	bge.n	800531e <__kernel_rem_pio2f+0x442>
 8005312:	b10e      	cbz	r6, 8005318 <__kernel_rem_pio2f+0x43c>
 8005314:	eef1 7a67 	vneg.f32	s15, s15
 8005318:	edc7 7a00 	vstr	s15, [r7]
 800531c:	e7b2      	b.n	8005284 <__kernel_rem_pio2f+0x3a8>
 800531e:	ed33 7a01 	vldmdb	r3!, {s14}
 8005322:	3c01      	subs	r4, #1
 8005324:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005328:	e7f1      	b.n	800530e <__kernel_rem_pio2f+0x432>
 800532a:	ed73 7a01 	vldmdb	r3!, {s15}
 800532e:	3a01      	subs	r2, #1
 8005330:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005334:	e7d2      	b.n	80052dc <__kernel_rem_pio2f+0x400>
 8005336:	eef0 7a47 	vmov.f32	s15, s14
 800533a:	e7d4      	b.n	80052e6 <__kernel_rem_pio2f+0x40a>
 800533c:	ecb2 7a01 	vldmia	r2!, {s14}
 8005340:	3301      	adds	r3, #1
 8005342:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005346:	e7d6      	b.n	80052f6 <__kernel_rem_pio2f+0x41a>
 8005348:	ed72 7a01 	vldmdb	r2!, {s15}
 800534c:	edd2 6a01 	vldr	s13, [r2, #4]
 8005350:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005354:	3801      	subs	r0, #1
 8005356:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800535a:	ed82 7a00 	vstr	s14, [r2]
 800535e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005362:	edc2 7a01 	vstr	s15, [r2, #4]
 8005366:	e79c      	b.n	80052a2 <__kernel_rem_pio2f+0x3c6>
 8005368:	ed73 7a01 	vldmdb	r3!, {s15}
 800536c:	edd3 6a01 	vldr	s13, [r3, #4]
 8005370:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005374:	3a01      	subs	r2, #1
 8005376:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800537a:	ed83 7a00 	vstr	s14, [r3]
 800537e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005382:	edc3 7a01 	vstr	s15, [r3, #4]
 8005386:	e78f      	b.n	80052a8 <__kernel_rem_pio2f+0x3cc>
 8005388:	ed33 7a01 	vldmdb	r3!, {s14}
 800538c:	3c01      	subs	r4, #1
 800538e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005392:	e78f      	b.n	80052b4 <__kernel_rem_pio2f+0x3d8>
 8005394:	eef1 6a66 	vneg.f32	s13, s13
 8005398:	eeb1 7a47 	vneg.f32	s14, s14
 800539c:	edc7 6a00 	vstr	s13, [r7]
 80053a0:	ed87 7a01 	vstr	s14, [r7, #4]
 80053a4:	eef1 7a67 	vneg.f32	s15, s15
 80053a8:	e790      	b.n	80052cc <__kernel_rem_pio2f+0x3f0>
 80053aa:	bf00      	nop

080053ac <scalbnf>:
 80053ac:	ee10 3a10 	vmov	r3, s0
 80053b0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80053b4:	d02b      	beq.n	800540e <scalbnf+0x62>
 80053b6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80053ba:	d302      	bcc.n	80053c2 <scalbnf+0x16>
 80053bc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80053c0:	4770      	bx	lr
 80053c2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80053c6:	d123      	bne.n	8005410 <scalbnf+0x64>
 80053c8:	4b24      	ldr	r3, [pc, #144]	@ (800545c <scalbnf+0xb0>)
 80053ca:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005460 <scalbnf+0xb4>
 80053ce:	4298      	cmp	r0, r3
 80053d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80053d4:	db17      	blt.n	8005406 <scalbnf+0x5a>
 80053d6:	ee10 3a10 	vmov	r3, s0
 80053da:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80053de:	3a19      	subs	r2, #25
 80053e0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80053e4:	4288      	cmp	r0, r1
 80053e6:	dd15      	ble.n	8005414 <scalbnf+0x68>
 80053e8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005464 <scalbnf+0xb8>
 80053ec:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005468 <scalbnf+0xbc>
 80053f0:	ee10 3a10 	vmov	r3, s0
 80053f4:	eeb0 7a67 	vmov.f32	s14, s15
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	bfb8      	it	lt
 80053fc:	eef0 7a66 	vmovlt.f32	s15, s13
 8005400:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005404:	4770      	bx	lr
 8005406:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800546c <scalbnf+0xc0>
 800540a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800540e:	4770      	bx	lr
 8005410:	0dd2      	lsrs	r2, r2, #23
 8005412:	e7e5      	b.n	80053e0 <scalbnf+0x34>
 8005414:	4410      	add	r0, r2
 8005416:	28fe      	cmp	r0, #254	@ 0xfe
 8005418:	dce6      	bgt.n	80053e8 <scalbnf+0x3c>
 800541a:	2800      	cmp	r0, #0
 800541c:	dd06      	ble.n	800542c <scalbnf+0x80>
 800541e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005422:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005426:	ee00 3a10 	vmov	s0, r3
 800542a:	4770      	bx	lr
 800542c:	f110 0f16 	cmn.w	r0, #22
 8005430:	da09      	bge.n	8005446 <scalbnf+0x9a>
 8005432:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800546c <scalbnf+0xc0>
 8005436:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005470 <scalbnf+0xc4>
 800543a:	ee10 3a10 	vmov	r3, s0
 800543e:	eeb0 7a67 	vmov.f32	s14, s15
 8005442:	2b00      	cmp	r3, #0
 8005444:	e7d9      	b.n	80053fa <scalbnf+0x4e>
 8005446:	3019      	adds	r0, #25
 8005448:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800544c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005450:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005474 <scalbnf+0xc8>
 8005454:	ee07 3a90 	vmov	s15, r3
 8005458:	e7d7      	b.n	800540a <scalbnf+0x5e>
 800545a:	bf00      	nop
 800545c:	ffff3cb0 	.word	0xffff3cb0
 8005460:	4c000000 	.word	0x4c000000
 8005464:	7149f2ca 	.word	0x7149f2ca
 8005468:	f149f2ca 	.word	0xf149f2ca
 800546c:	0da24260 	.word	0x0da24260
 8005470:	8da24260 	.word	0x8da24260
 8005474:	33000000 	.word	0x33000000

08005478 <floorf>:
 8005478:	ee10 3a10 	vmov	r3, s0
 800547c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005480:	3a7f      	subs	r2, #127	@ 0x7f
 8005482:	2a16      	cmp	r2, #22
 8005484:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005488:	dc2b      	bgt.n	80054e2 <floorf+0x6a>
 800548a:	2a00      	cmp	r2, #0
 800548c:	da12      	bge.n	80054b4 <floorf+0x3c>
 800548e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80054f4 <floorf+0x7c>
 8005492:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005496:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800549a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800549e:	dd06      	ble.n	80054ae <floorf+0x36>
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	da24      	bge.n	80054ee <floorf+0x76>
 80054a4:	2900      	cmp	r1, #0
 80054a6:	4b14      	ldr	r3, [pc, #80]	@ (80054f8 <floorf+0x80>)
 80054a8:	bf08      	it	eq
 80054aa:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80054ae:	ee00 3a10 	vmov	s0, r3
 80054b2:	4770      	bx	lr
 80054b4:	4911      	ldr	r1, [pc, #68]	@ (80054fc <floorf+0x84>)
 80054b6:	4111      	asrs	r1, r2
 80054b8:	420b      	tst	r3, r1
 80054ba:	d0fa      	beq.n	80054b2 <floorf+0x3a>
 80054bc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80054f4 <floorf+0x7c>
 80054c0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80054c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80054c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054cc:	ddef      	ble.n	80054ae <floorf+0x36>
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	bfbe      	ittt	lt
 80054d2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80054d6:	fa40 f202 	asrlt.w	r2, r0, r2
 80054da:	189b      	addlt	r3, r3, r2
 80054dc:	ea23 0301 	bic.w	r3, r3, r1
 80054e0:	e7e5      	b.n	80054ae <floorf+0x36>
 80054e2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80054e6:	d3e4      	bcc.n	80054b2 <floorf+0x3a>
 80054e8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80054ec:	4770      	bx	lr
 80054ee:	2300      	movs	r3, #0
 80054f0:	e7dd      	b.n	80054ae <floorf+0x36>
 80054f2:	bf00      	nop
 80054f4:	7149f2ca 	.word	0x7149f2ca
 80054f8:	bf800000 	.word	0xbf800000
 80054fc:	007fffff 	.word	0x007fffff

08005500 <_init>:
 8005500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005502:	bf00      	nop
 8005504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005506:	bc08      	pop	{r3}
 8005508:	469e      	mov	lr, r3
 800550a:	4770      	bx	lr

0800550c <_fini>:
 800550c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550e:	bf00      	nop
 8005510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005512:	bc08      	pop	{r3}
 8005514:	469e      	mov	lr, r3
 8005516:	4770      	bx	lr
