
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Liberty frontend: /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/counter_all__max_ss_100C_1v60.lib
Imported 1 cell types from liberty file.

3. Executing Liberty frontend: /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/alarm__max_ss_100C_1v60.lib
Imported 1 cell types from liberty file.

4. Executing Liberty frontend: /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_all__max_ss_100C_1v60.lib
Imported 1 cell types from liberty file.

5. Executing Liberty frontend: /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_day__max_ss_100C_1v60.lib
Imported 1 cell types from liberty file.

6. Executing Liberty frontend: /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_input__max_ss_100C_1v60.lib
Imported 1 cell types from liberty file.
[INFO] Using SDC file '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

7. Executing Verilog-2005 frontend: /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/hdl/clock_century.v
Parsing SystemVerilog input from `/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/hdl/clock_century.v' to AST representation.
Storing AST representation for module `$abstract\clock_century'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

9. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_century'.
Generating RTLIL representation for module `\clock_century'.

9.1. Analyzing design hierarchy..
Top module:  \clock_century

9.2. Analyzing design hierarchy..
Top module:  \clock_century
Removing unused module `$abstract\clock_century'.
Removed 1 unused modules.
Renaming module clock_century to clock_century.

10. Generating Graphviz representation of design.
Writing dot description to `/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/06-yosys-synthesis/hierarchy.dot'.
Dumping module clock_century to page 1.

11. Executing TRIBUF pass.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \clock_century

12.2. Analyzing design hierarchy..
Top module:  \clock_century
Removed 0 unused modules.

13. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

14. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

15. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

16. Executing PROC_INIT pass (extract init attributes).

17. Executing PROC_ARST pass (detect async resets in processes).

18. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

19. Executing PROC_MUX pass (convert decision trees to multiplexers).

20. Executing PROC_DLATCH pass (convert process syncs to latches).

21. Executing PROC_DFF pass (convert process syncs to FFs).

22. Executing PROC_MEMWR pass (convert process memory writes to cells).

23. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

24. Executing CHECK pass (checking for obvious problems).
Checking module clock_century...
Found and reported 0 problems.

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

26. Executing FLATTEN pass (flatten design).

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

29. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_century..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_century.
Performed a total of 0 changes.

33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

34. Executing OPT_DFF pass (perform DFF optimizations).

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

36. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

37. Executing FSM pass (extract and optimize FSM).

37.1. Executing FSM_DETECT pass (finding FSMs in design).

37.2. Executing FSM_EXTRACT pass (extracting FSM from design).

37.3. Executing FSM_OPT pass (simple optimizations of FSMs).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

37.5. Executing FSM_OPT pass (simple optimizations of FSMs).

37.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

37.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

37.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_century..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_century.
Performed a total of 0 changes.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

43. Executing OPT_DFF pass (perform DFF optimizations).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

45. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

46. Executing WREDUCE pass (reducing word size of cells).

47. Executing PEEPOPT pass (run peephole optimizers).

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

49. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module clock_century:
  created 0 $alu and 0 $macc cells.

50. Executing SHARE pass (SAT-based resource sharing).

51. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_century..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_century.
Performed a total of 0 changes.

55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

56. Executing OPT_DFF pass (perform DFF optimizations).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

58. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

59. Executing MEMORY pass.

59.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

59.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

59.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

59.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

59.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

59.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

59.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

59.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

59.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

59.10. Executing MEMORY_COLLECT pass (generating $mem cells).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

63. Executing OPT_DFF pass (perform DFF optimizations).

64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

65. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

66. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_century..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_century.
Performed a total of 0 changes.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

71. Executing OPT_SHARE pass.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

74. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

75. Executing TECHMAP pass (map to technology primitives).

75.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

75.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

82. Executing OPT_DFF pass (perform DFF optimizations).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

84. Executing ABC pass (technology mapping using ABC).

84.1. Extracting gate netlist of module `\clock_century' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

85. Executing OPT pass (performing simple optimizations).

85.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

85.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

85.3. Executing OPT_DFF pass (perform DFF optimizations).

85.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

85.5. Finished fast OPT passes.

86. Executing HIERARCHY pass (managing design hierarchy).

86.1. Analyzing design hierarchy..
Top module:  \clock_century

86.2. Analyzing design hierarchy..
Top module:  \clock_century
Removed 0 unused modules.

87. Executing CHECK pass (checking for obvious problems).
Checking module clock_century...
Found and reported 0 problems.

88. Printing statistics.

=== clock_century ===

   Number of wires:                 30
   Number of wire bits:            181
   Number of public wires:          30
   Number of public wire bits:     181
   Number of ports:                 17
   Number of port bits:            110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     alarm                           1
     counter_all                     1
     decode_all                      1
     decode_day                      1
     decode_input                    1

89. Generating Graphviz representation of design.
Writing dot description to `/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module clock_century to page 1.

90. Executing OPT pass (performing simple optimizations).

90.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

90.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

90.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clock_century..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

90.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clock_century.
Performed a total of 0 changes.

90.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clock_century'.
Removed a total of 0 cells.

90.6. Executing OPT_DFF pass (perform DFF optimizations).

90.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

90.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clock_century.

90.9. Finished OPT passes. (There is nothing left to do.)

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/tmp/f9be8ad3af4a4c709b170fb4283c3660.lib ",
   "modules": {
      "\\clock_century": {
         "num_wires":         30,
         "num_wire_bits":     181,
         "num_pub_wires":     30,
         "num_pub_wire_bits": 181,
         "num_ports":         17,
         "num_port_bits":     110,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "num_cells_by_type": {
            "alarm": 1,
            "counter_all": 1,
            "decode_all": 1,
            "decode_day": 1,
            "decode_input": 1
         }
      }
   },
      "design": {
         "num_wires":         30,
         "num_wire_bits":     181,
         "num_pub_wires":     30,
         "num_pub_wire_bits": 181,
         "num_ports":         17,
         "num_port_bits":     110,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "num_cells_by_type": {
            "alarm": 1,
            "counter_all": 1,
            "decode_all": 1,
            "decode_day": 1,
            "decode_input": 1
         }
      }
}

92. Printing statistics.

=== clock_century ===

   Number of wires:                 30
   Number of wire bits:            181
   Number of public wires:          30
   Number of public wire bits:     181
   Number of ports:                 17
   Number of port bits:            110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     alarm                           1
     counter_all                     1
     decode_all                      1
     decode_day                      1
     decode_input                    1

   Area for cell type \counter_all is unknown!
   Area for cell type \alarm is unknown!
   Area for cell type \decode_all is unknown!
   Area for cell type \decode_day is unknown!
   Area for cell type \decode_input is unknown!

[INFO] Applying tri-state buffer mapping from '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

93. Executing TECHMAP pass (map to technology primitives).

93.1. Executing Verilog-2005 frontend: /home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

94. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

95. Executing TECHMAP pass (map to technology primitives).

95.1. Executing Verilog-2005 frontend: /home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

96. Executing SIMPLEMAP pass (map simple cells to gate primitives).

97. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

97.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\clock_century':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/tmp/f9be8ad3af4a4c709b170fb4283c3660.lib ",
   "modules": {
      "\\clock_century": {
         "num_wires":         30,
         "num_wire_bits":     181,
         "num_pub_wires":     30,
         "num_pub_wire_bits": 181,
         "num_ports":         17,
         "num_port_bits":     110,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "num_cells_by_type": {
            "alarm": 1,
            "counter_all": 1,
            "decode_all": 1,
            "decode_day": 1,
            "decode_input": 1
         }
      }
   },
      "design": {
         "num_wires":         30,
         "num_wire_bits":     181,
         "num_pub_wires":     30,
         "num_pub_wire_bits": 181,
         "num_ports":         17,
         "num_port_bits":     110,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "num_cells_by_type": {
            "alarm": 1,
            "counter_all": 1,
            "decode_all": 1,
            "decode_day": 1,
            "decode_input": 1
         }
      }
}

98. Printing statistics.

=== clock_century ===

   Number of wires:                 30
   Number of wire bits:            181
   Number of public wires:          30
   Number of public wire bits:     181
   Number of ports:                 17
   Number of port bits:            110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     alarm                           1
     counter_all                     1
     decode_all                      1
     decode_day                      1
     decode_input                    1

   Area for cell type \counter_all is unknown!
   Area for cell type \alarm is unknown!
   Area for cell type \decode_all is unknown!
   Area for cell type \decode_day is unknown!
   Area for cell type \decode_input is unknown!

[INFO] Using generated ABC script '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/06-yosys-synthesis/AREA_0.abc'…

99. Executing ABC pass (technology mapping using ABC).

99.1. Extracting gate netlist of module `\clock_century' to `/tmp/yosys-abc-z7ueDM/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

100. Executing SETUNDEF pass (replace undef values with defined constants).

101. Executing HILOMAP pass (mapping to constant drivers).

102. Executing SPLITNETS pass (splitting up multi-bit signals).

103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clock_century..

104. Executing INSBUF pass (insert buffer cells for connected wires).

105. Executing CHECK pass (checking for obvious problems).
Checking module clock_century...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/tmp/f9be8ad3af4a4c709b170fb4283c3660.lib ",
   "modules": {
      "\\clock_century": {
         "num_wires":         88,
         "num_wire_bits":     181,
         "num_pub_wires":     88,
         "num_pub_wire_bits": 181,
         "num_ports":         17,
         "num_port_bits":     110,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "num_cells_by_type": {
            "alarm": 1,
            "counter_all": 1,
            "decode_all": 1,
            "decode_day": 1,
            "decode_input": 1
         }
      }
   },
      "design": {
         "num_wires":         88,
         "num_wire_bits":     181,
         "num_pub_wires":     88,
         "num_pub_wire_bits": 181,
         "num_ports":         17,
         "num_port_bits":     110,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "num_cells_by_type": {
            "alarm": 1,
            "counter_all": 1,
            "decode_all": 1,
            "decode_day": 1,
            "decode_input": 1
         }
      }
}

106. Printing statistics.

=== clock_century ===

   Number of wires:                 88
   Number of wire bits:            181
   Number of public wires:          88
   Number of public wire bits:     181
   Number of ports:                 17
   Number of port bits:            110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     alarm                           1
     counter_all                     1
     decode_all                      1
     decode_day                      1
     decode_input                    1

   Area for cell type \counter_all is unknown!
   Area for cell type \alarm is unknown!
   Area for cell type \decode_all is unknown!
   Area for cell type \decode_day is unknown!
   Area for cell type \decode_input is unknown!

107. Executing Verilog backend.
Dumping module `\clock_century'.

108. Executing JSON backend.
