( ( nil
  version "2.1"
  mapType "incremental"
  blockName "DominoAndGate_tb"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "vdd! gnd!"
  hierDelim "."
  netlistDir "/home/seas/jwcrandall/cadence/simulation/DominoAndGate_tb/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "Digial/DominoAndGate/schematic" "DominoAndGate" )
( "Digial/DominoAndGate_tb/schematic" "DominoAndGate_tb" )
( "Digial/inv_min/schematic" "inv_min" )
 )
( "inv_min" "ihnl/cds0/map" )
( "DominoAndGate_tb" "ihnl/cds2/map" )
( "DominoAndGate" "ihnl/cds1/map" )
 )
