# Advanced_Circuit

# ATMega Top Design
![3](https://github.com/user-attachments/assets/7bb5fcde-8b2e-47b3-9ba3-ce3ff0a74bfb)


# STM Top Design
![2](https://github.com/user-attachments/assets/55b00f10-9ada-4752-b290-498a7b118b65)


# IR Data to ADC
![IR_Opamp_ADC](https://github.com/user-attachments/assets/6b6bdab5-6416-4f22-939e-ee5d79e15891)


# Diff Amp - simul
![Differential_Amplifier](https://github.com/user-attachments/assets/c38455e4-2926-44b4-a2bf-67905dbbce02)
![Differential_Amplifier_Simulation](https://github.com/user-attachments/assets/4185a00d-2a3b-4b4f-947b-e724224514e0)

# Comparator - simul
![MOS_Comparator](https://github.com/user-attachments/assets/7ecf94c5-38c4-4805-91a3-8d70697849d2)
![MOS_Comparator_Simulation](https://github.com/user-attachments/assets/a22b9d2c-5c23-4b1e-b71f-89e37f427d69)

# Harman - layout
![ONE CHIP](https://github.com/user-attachments/assets/f11b4164-08bc-4b2c-9eac-96f1196b5234)

# Virtuoso - QRC delay - 0.4021ps inverter delay
![QRC 적용 Simul Scheme](https://github.com/user-attachments/assets/4adcd030-fcda-4618-b3c3-6e37262e7050)

# Virtuoso - AMS
![Virtuoso AMS verilog-a](https://github.com/user-attachments/assets/e3a05e9d-5135-4f1b-acd5-20b63000095f)
