Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 23 15:36:46 2017
| Host         : PC-Kowalski running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file decode_control_sets_placed.rpt
| Design       : decode
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           35 |
| Yes          | No                    | No                     |              74 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             143 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+----------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+----------------------------+------------------+----------------+
|  CLK1/inst/clk_out | tx_i_2_n_0                 | tx_i_1_n_0                 |                1 |              1 |
|  CLK_IBUF_BUFG     | count[19]_i_1_n_0          |                            |                3 |              4 |
|  CLK_IBUF_BUFG     | SerialBuffer[5][3]_i_1_n_0 |                            |                2 |              4 |
|  CLK1/inst/clk_out |                            | SerialClk[6]_i_1_n_0       |                2 |              4 |
|  CLK1/inst/clk_out | SerialSend2                |                            |                2 |              4 |
|  CLK_IBUF_BUFG     | SerialBuffer               | SerialBuffer[4][4]_i_1_n_0 |                2 |              5 |
|  CLK1/inst/clk_out |                            |                            |                4 |              9 |
|  CLK1/inst/clk_out | SerialCount                |                            |                4 |             11 |
|  CLK_IBUF_BUFG     |                            |                            |               10 |             19 |
|  CLK_IBUF_BUFG     |                            | count[19]_i_1_n_0          |                6 |             20 |
|  CLK_IBUF_BUFG     | display_out[11]_i_1_n_0    |                            |               13 |             23 |
|  CLK_IBUF_BUFG     | SerialBuffer               |                            |               16 |             28 |
|  CLK_IBUF_BUFG     |                            | count1[35]_i_1_n_0         |               10 |             36 |
|  CLK_IBUF_BUFG     |                            | freh[0]_i_1_n_0            |                9 |             36 |
|  CLK_IBUF_BUFG     |                            | siginal_IBUF               |                8 |             36 |
|  CLK_IBUF_BUFG     | freh1                      | clear                      |               40 |            137 |
+--------------------+----------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     4 |
| 5      |                     1 |
| 9      |                     1 |
| 11     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


