"use strict";(self.webpackChunk=self.webpackChunk||[]).push([[22651],{28453:(e,t,n)=>{n.d(t,{R:()=>o,x:()=>d});var r=n(96540);const s={},i=r.createContext(s);function o(e){const t=r.useContext(i);return r.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function d(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:o(e.components),r.createElement(i.Provider,{value:t},e.children)}},67524:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>a,contentTitle:()=>d,default:()=>m,frontMatter:()=>o,metadata:()=>r,toc:()=>c});const r=JSON.parse('{"id":"elements/rdmaNic/intro","title":"rdmaNic","description":"The rdmaNic library provides a Network Interface Controller (NIC) model that integrates with memory models that use the SSTSimpleNetwork interface. The NIC provides a memory mapped I/O interface for the CPU to write commands to. The NIC is also a bus mastering device in that it can directly read and write memory. This model was developed to be used with Vanadis but the CPU interface is generic and can be driven by other CPU models.","source":"@site/../docs/elements/rdmaNic/intro.md","sourceDirName":"elements/rdmaNic","slug":"/elements/rdmaNic/intro","permalink":"/sst-docs/docs/elements/rdmaNic/intro","draft":false,"unlisted":false,"editUrl":"https://github.com/sstsimulator/sst-docs/edit/master/docs/../docs/elements/rdmaNic/intro.md","tags":[],"version":"current","lastUpdatedBy":"grvosku","lastUpdatedAt":1729787241000,"frontMatter":{"title":"rdmaNic"},"sidebar":"elements","previous":{"title":"prospero","permalink":"/sst-docs/docs/elements/prospero/intro"},"next":{"title":"samba","permalink":"/sst-docs/docs/elements/samba/intro"}}');var s=n(74848),i=n(28453);const o={title:"rdmaNic"},d=void 0,a={},c=[{value:"Required dependencies",id:"required-dependencies",level:3},{value:"Optional dependencies",id:"optional-dependencies",level:3}];function l(e){const t={a:"a",admonition:"admonition",br:"br",code:"code",em:"em",h3:"h3",p:"p",strong:"strong",...(0,i.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsxs)(t.p,{children:["The ",(0,s.jsx)(t.em,{children:"rdmaNic"})," library provides a Network Interface Controller (NIC) model that integrates with memory models that use the ",(0,s.jsxs)(t.a,{href:"../../core/iface/StandardMem/class",children:["SST",":StandardMem"]})," interface and with network models that use the ",(0,s.jsxs)(t.a,{href:"../../core/iface/SimpleNetwork/class",children:["SST",":SimpleNetwork"]})," interface. The NIC provides a memory mapped I/O interface for the CPU to write commands to. The NIC is also a bus mastering device in that it can directly read and write memory. This model was developed to be used with ",(0,s.jsx)(t.a,{href:"../vanadis/intro",children:"Vanadis"})," but the CPU interface is generic and can be driven by other CPU models."]}),"\n",(0,s.jsx)(t.admonition,{title:"At a Glance",type:"note",children:(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.strong,{children:"Source Code:"})," ",(0,s.jsx)(t.a,{href:"https://github.com/sstsimulator/sst-elements/tree/master/src/sst/elements/rdmaNic",children:"sst-elements/.../rdmaNic"})," \xa0",(0,s.jsx)(t.br,{}),"\n",(0,s.jsx)(t.strong,{children:"SST Name:"})," ",(0,s.jsx)(t.code,{children:"rdmaNic"})," \xa0",(0,s.jsx)(t.br,{}),"\n",(0,s.jsx)(t.strong,{children:"Maturity Level:"})," Early Development (1) \xa0",(0,s.jsx)(t.br,{}),"\n",(0,s.jsx)(t.strong,{children:"Development Path:"})," Active \xa0",(0,s.jsx)(t.br,{}),"\n",(0,s.jsx)(t.strong,{children:"Last Released:"})," SST 14.1"]})}),"\n",(0,s.jsx)(t.h3,{id:"required-dependencies",children:"Required dependencies"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.em,{children:"None"})}),"\n",(0,s.jsx)(t.h3,{id:"optional-dependencies",children:"Optional dependencies"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.em,{children:"None"})})]})}function m(e={}){const{wrapper:t}={...(0,i.R)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(l,{...e})}):l(e)}}}]);