Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Jun 19 17:12:30 2016
| Host         : ubuntu running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              65 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                     Enable Signal                    |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/sclk_i_1_n_0     | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                1 |              1 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/latch_i_1_n_0    | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                1 |              1 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/blank_i_1_n_0    | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                1 |              1 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 |                                                      |                                                                   |                2 |              2 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/rd_row           | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                1 |              4 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0 | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                2 |              4 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/a[0]_i_1_n_0     | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                1 |              4 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/r0_i_1_n_0       | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                3 |              6 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 | design_1_i/panel_test_0/inst/matrix/sclk_i_2_n_0     | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                3 |              7 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2 |                                                      | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |                6 |             24 |
|  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3 |                                                      | design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]_0 |               11 |             41 |
+-------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+


