Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Fri Jun 25 14:59:59 2021
| Host             : abc running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file neorv32_test_setup_power_routed.rpt -pb neorv32_test_setup_power_summary_routed.pb -rpx neorv32_test_setup_power_routed.rpx
| Design           : neorv32_test_setup
| Device           : xc7a50tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.123        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.050        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |        3 |       --- |             --- |
| Slice Logic    |     0.017 |    24551 |       --- |             --- |
|   LUT as Logic |     0.014 |    15637 |     32600 |           47.97 |
|   CARRY4       |     0.002 |     1283 |      8150 |           15.74 |
|   Register     |    <0.001 |     3258 |     65200 |            5.00 |
|   F7/F8 Muxes  |    <0.001 |      629 |     32600 |            1.93 |
|   Others       |     0.000 |      109 |       --- |             --- |
| Signals        |     0.019 |    21140 |       --- |             --- |
| Block RAM      |     0.004 |        9 |        75 |           12.00 |
| I/O            |    <0.001 |       12 |       210 |            5.71 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.123 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.050 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk_i  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| neorv32_test_setup                                               |     0.050 |
|   neorv32_top_inst                                               |     0.050 |
|     neorv32_boot_rom_inst_true.neorv32_boot_rom_inst             |    <0.001 |
|     neorv32_bus_keeper_inst                                      |    <0.001 |
|     neorv32_busswitch_inst                                       |    <0.001 |
|     neorv32_cfs_inst_true.neorv32_cfs_inst                       |    <0.001 |
|     neorv32_cpu_inst                                             |     0.030 |
|       neorv32_cpu_alu_inst                                       |     0.002 |
|       neorv32_cpu_bus_inst                                       |    <0.001 |
|       neorv32_cpu_control_inst                                   |     0.016 |
|       neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst |     0.002 |
|       neorv32_cpu_regfile_inst                                   |     0.009 |
|     neorv32_gpio_inst_true.neorv32_gpio_inst                     |    <0.001 |
|     neorv32_int_dmem_inst_true.neorv32_int_dmem_inst             |    <0.001 |
|     neorv32_int_imem_inst_true.neorv32_int_imem_inst             |    <0.001 |
|     neorv32_mtime_inst_true.neorv32_mtime_inst                   |     0.002 |
|     neorv32_sysinfo_inst                                         |    <0.001 |
|     neorv32_uart0_inst_true.neorv32_uart0_inst                   |    <0.001 |
|     neorv32_wdt_inst_true.neorv32_wdt_inst                       |    <0.001 |
|     sha_512_core_inst                                            |     0.016 |
+------------------------------------------------------------------+-----------+


