// Seed: 1087747931
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  genvar id_9;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    id_14,
    input wor id_3,
    input tri0 id_4,
    output logic id_5,
    input wire void id_6,
    input wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wand id_11,
    id_15,
    output uwire id_12
);
  reg id_16;
  for (id_17 = !id_4; id_4; id_5 = 1 == id_3 & id_6)
  always
    if (id_1) id_16 <= -1;
    else id_5 <= ~id_14;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_14
  );
endmodule
