INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/project_rx_sv/project_rx_sv.srcs/sources_1/imports/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/project_rx_sv/project_rx_sv.srcs/sim_1/new/tb_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/project_rx_sv/project_rx_sv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
