INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/project4/project4.srcs/sources_1/imports/chapter5_starters/sticky_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sticky_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/project4/project4.srcs/sim_1/imports/ROM-testbank/ROM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_rom_example'
