

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2'
================================================================
* Date:           Sat Dec 14 18:45:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft_opt2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524312|   524312|  5.243 ms|  5.243 ms|  524312|  524312|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_20_1_VITIS_LOOP_25_2  |   524310|   524310|        31|          8|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    235|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|     972|   1768|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    255|    -|
|Register         |        -|    -|    1321|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   14|    2293|   2354|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    6|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U2  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U3       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |fpext_32ns_64_2_no_dsp_1_U1            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |mul_8s_8s_8_1_1_U4                     |mul_8s_8s_8_1_1                     |        0|   0|    0|    41|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  14|  972|  1768|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2_cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2_sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                                 |        2|  0|   0|    0|   512|   64|     2|        16384|
    +--------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_235_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln20_fu_209_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln25_fu_282_p2       |         +|   0|  0|  14|           9|           1|
    |icmp_ln20_fu_203_p2      |      icmp|   0|  0|  13|          17|          18|
    |icmp_ln25_fu_221_p2      |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_287_p2         |      icmp|   0|  0|  11|           9|          10|
    |select_ln20_1_fu_309_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln20_2_fu_319_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln20_3_fu_241_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln20_fu_227_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 235|          75|          55|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |add15_fu_58                    |   9|          2|   64|        128|
    |add3224_fu_54                  |   9|          2|   64|        128|
    |ap_NS_fsm                      |  48|          9|    1|          9|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_add15_load    |   9|          2|   64|        128|
    |ap_sig_allocacmp_add3224_load  |   9|          2|   64|        128|
    |freq_idx_fu_66                 |   9|          2|    9|         18|
    |grp_fu_152_p0                  |  25|          5|   32|        160|
    |grp_fu_155_opcode              |  14|          3|    2|          6|
    |grp_fu_155_p0                  |  25|          5|   64|        320|
    |grp_fu_155_p1                  |  25|          5|   64|        320|
    |grp_fu_159_p0                  |  14|          3|   64|        192|
    |grp_fu_159_p1                  |  14|          3|   64|        192|
    |indvar_flatten_fu_70           |   9|          2|   17|         34|
    |time_idx_fu_62                 |   9|          2|    9|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 255|         53|  585|       1787|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add15_fu_58                          |  64|   0|   64|          0|
    |add3224_fu_54                        |  64|   0|   64|          0|
    |add_ln20_reg_379                     |  17|   0|   17|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |conv3_reg_461                        |  64|   0|   64|          0|
    |conv_reg_451                         |  64|   0|   64|          0|
    |cos_coefficients_table_load_reg_436  |  32|   0|   32|          0|
    |cos_val_reg_466                      |  64|   0|   64|          0|
    |freq_idx_fu_66                       |   9|   0|    9|          0|
    |icmp_ln20_reg_375                    |   1|   0|    1|          0|
    |icmp_ln25_reg_384                    |   1|   0|    1|          0|
    |ifzero_reg_476                       |   1|   0|    1|          0|
    |imag_input_load_reg_431              |  32|   0|   32|          0|
    |indvar_flatten_fu_70                 |  17|   0|   17|          0|
    |mul1_reg_485                         |  64|   0|   64|          0|
    |mul2_reg_490                         |  64|   0|   64|          0|
    |mul3_reg_495                         |  64|   0|   64|          0|
    |mul_reg_480                          |  64|   0|   64|          0|
    |real_input_load_reg_426              |  32|   0|   32|          0|
    |reg_163                              |  64|   0|   64|          0|
    |reg_169                              |  64|   0|   64|          0|
    |select_ln20_1_reg_500                |  64|   0|   64|          0|
    |select_ln20_2_reg_505                |  64|   0|   64|          0|
    |select_ln20_3_reg_395                |   9|   0|    9|          0|
    |select_ln20_reg_390                  |   9|   0|    9|          0|
    |sin_coefficients_table_load_reg_441  |  32|   0|   32|          0|
    |sin_val_reg_471                      |  64|   0|   64|          0|
    |table_idx_reg_401                    |   8|   0|    8|          0|
    |time_idx_fu_62                       |   9|   0|    9|          0|
    |zext_ln20_reg_510                    |   9|   0|   64|         55|
    |icmp_ln25_reg_384                    |  64|  32|    1|          0|
    |ifzero_reg_476                       |  64|  32|    1|          0|
    |select_ln20_3_reg_395                |  64|  32|    9|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1321|  96| 1195|         55|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2|  return value|
|real_input_address0  |  out|    8|   ap_memory|                                    real_input|         array|
|real_input_ce0       |  out|    1|   ap_memory|                                    real_input|         array|
|real_input_q0        |   in|   32|   ap_memory|                                    real_input|         array|
|imag_input_address0  |  out|    8|   ap_memory|                                    imag_input|         array|
|imag_input_ce0       |  out|    1|   ap_memory|                                    imag_input|         array|
|imag_input_q0        |   in|   32|   ap_memory|                                    imag_input|         array|
|freq_real_address0   |  out|    8|   ap_memory|                                     freq_real|         array|
|freq_real_ce0        |  out|    1|   ap_memory|                                     freq_real|         array|
|freq_real_we0        |  out|    1|   ap_memory|                                     freq_real|         array|
|freq_real_d0         |  out|   64|   ap_memory|                                     freq_real|         array|
|freq_imag_address0   |  out|    8|   ap_memory|                                     freq_imag|         array|
|freq_imag_ce0        |  out|    1|   ap_memory|                                     freq_imag|         array|
|freq_imag_we0        |  out|    1|   ap_memory|                                     freq_imag|         array|
|freq_imag_d0         |  out|   64|   ap_memory|                                     freq_imag|         array|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 8, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add3224 = alloca i32 1"   --->   Operation 34 'alloca' 'add3224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add15 = alloca i32 1"   --->   Operation 35 'alloca' 'add15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%time_idx = alloca i32 1"   --->   Operation 36 'alloca' 'time_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%freq_idx = alloca i32 1"   --->   Operation 37 'alloca' 'freq_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_input, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_input, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %freq_idx"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %time_idx"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %add15"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %add3224"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [dft.cpp:20]   --->   Operation 47 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.43ns)   --->   "%icmp_ln20 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [dft.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.10ns)   --->   "%add_ln20 = add i17 %indvar_flatten_load, i17 1" [dft.cpp:20]   --->   Operation 50 'add' 'add_ln20' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc33, void %for.inc49.preheader.exitStub" [dft.cpp:20]   --->   Operation 51 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%time_idx_load = load i9 %time_idx" [dft.cpp:25]   --->   Operation 52 'load' 'time_idx_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%freq_idx_load = load i9 %freq_idx" [dft.cpp:20]   --->   Operation 53 'load' 'freq_idx_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.66ns)   --->   "%icmp_ln25 = icmp_eq  i9 %time_idx_load, i9 256" [dft.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.96ns)   --->   "%select_ln20 = select i1 %icmp_ln25, i9 0, i9 %time_idx_load" [dft.cpp:20]   --->   Operation 55 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln20_1 = add i9 %freq_idx_load, i9 1" [dft.cpp:20]   --->   Operation 56 'add' 'add_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.96ns)   --->   "%select_ln20_3 = select i1 %icmp_ln25, i9 %add_ln20_1, i9 %freq_idx_load" [dft.cpp:20]   --->   Operation 57 'select' 'select_ln20_3' <Predicate = (!icmp_ln20)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i9 %select_ln20_3" [dft.cpp:20]   --->   Operation 58 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%time_idx_cast2 = zext i9 %select_ln20" [dft.cpp:20]   --->   Operation 59 'zext' 'time_idx_cast2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i9 %select_ln20" [dft.cpp:27]   --->   Operation 60 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (4.17ns)   --->   "%table_idx = mul i8 %trunc_ln27, i8 %trunc_ln20" [dft.cpp:27]   --->   Operation 61 'mul' 'table_idx' <Predicate = (!icmp_ln20)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%real_input_addr = getelementptr i32 %real_input, i64 0, i64 %time_idx_cast2" [dft.cpp:32]   --->   Operation 62 'getelementptr' 'real_input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%real_input_load = load i8 %real_input_addr" [dft.cpp:32]   --->   Operation 63 'load' 'real_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%imag_input_addr = getelementptr i32 %imag_input, i64 0, i64 %time_idx_cast2" [dft.cpp:33]   --->   Operation 64 'getelementptr' 'imag_input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%imag_input_load = load i8 %imag_input_addr" [dft.cpp:33]   --->   Operation 65 'load' 'imag_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %table_idx" [dft.cpp:28]   --->   Operation 66 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln28" [dft.cpp:28]   --->   Operation 67 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft.cpp:28]   --->   Operation 68 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln28" [dft.cpp:29]   --->   Operation 69 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft.cpp:29]   --->   Operation 70 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%real_input_load = load i8 %real_input_addr" [dft.cpp:32]   --->   Operation 71 'load' 'real_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%imag_input_load = load i8 %imag_input_addr" [dft.cpp:33]   --->   Operation 72 'load' 'imag_input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i8 %cos_coefficients_table_addr" [dft.cpp:28]   --->   Operation 73 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i8 %sin_coefficients_table_addr" [dft.cpp:29]   --->   Operation 74 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %real_input_load" [dft.cpp:32]   --->   Operation 75 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (4.43ns)   --->   "%conv = fpext i32 %bitcast_ln32" [dft.cpp:32]   --->   Operation 76 'fpext' 'conv' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.43>
ST_5 : Operation 77 [1/2] (4.43ns)   --->   "%conv = fpext i32 %bitcast_ln32" [dft.cpp:32]   --->   Operation 77 'fpext' 'conv' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %imag_input_load" [dft.cpp:33]   --->   Operation 78 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (4.43ns)   --->   "%conv3 = fpext i32 %bitcast_ln33" [dft.cpp:33]   --->   Operation 79 'fpext' 'conv3' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.43>
ST_6 : Operation 80 [2/2] (4.43ns)   --->   "%cos_val = fpext i32 %cos_coefficients_table_load" [dft.cpp:28]   --->   Operation 80 'fpext' 'cos_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 81 [1/2] (4.43ns)   --->   "%conv3 = fpext i32 %bitcast_ln33" [dft.cpp:33]   --->   Operation 81 'fpext' 'conv3' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.43>
ST_7 : Operation 82 [1/2] (4.43ns)   --->   "%cos_val = fpext i32 %cos_coefficients_table_load" [dft.cpp:28]   --->   Operation 82 'fpext' 'cos_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 83 [2/2] (4.43ns)   --->   "%sin_val = fpext i32 %sin_coefficients_table_load" [dft.cpp:29]   --->   Operation 83 'fpext' 'sin_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 84 [1/2] (4.43ns)   --->   "%sin_val = fpext i32 %sin_coefficients_table_load" [dft.cpp:29]   --->   Operation 84 'fpext' 'sin_val' <Predicate = (!icmp_ln20)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 85 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 85 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 86 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 86 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 87 'dmul' 'mul1' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln25 = add i9 %select_ln20, i9 1" [dft.cpp:25]   --->   Operation 88 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln25, i9 256" [dft.cpp:25]   --->   Operation 89 'icmp' 'ifzero' <Predicate = (!icmp_ln20)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft.cpp:25]   --->   Operation 90 'br' 'br_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln20 = store i17 %add_ln20, i17 %indvar_flatten" [dft.cpp:20]   --->   Operation 91 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_9 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln20 = store i9 %select_ln20_3, i9 %freq_idx" [dft.cpp:20]   --->   Operation 92 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_9 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln25 = store i9 %add_ln25, i9 %time_idx" [dft.cpp:25]   --->   Operation 93 'store' 'store_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 94 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 94 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 95 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 96 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 97 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 97 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 98 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 99 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [7/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 100 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 101 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 101 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 102 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 103 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 104 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 105 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 105 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 106 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 107 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 108 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 109 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %cos_val" [dft.cpp:32]   --->   Operation 109 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 110 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 111 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 112 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 113 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %conv3, i64 %sin_val" [dft.cpp:33]   --->   Operation 113 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 114 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 115 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 116 [7/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 116 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %conv, i64 %sin_val" [dft.cpp:34]   --->   Operation 117 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 118 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 119 [6/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 119 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %conv3, i64 %cos_val" [dft.cpp:35]   --->   Operation 120 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 121 [5/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 121 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [7/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 122 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 123 [4/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 123 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 124 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 125 [3/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 125 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 126 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 127 [2/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 127 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 128 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%add15_load = load i64 %add15" [dft.cpp:20]   --->   Operation 129 'load' 'add15_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (1.48ns)   --->   "%select_ln20_1 = select i1 %icmp_ln25, i64 0, i64 %add15_load" [dft.cpp:20]   --->   Operation 130 'select' 'select_ln20_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 131 [1/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:32]   --->   Operation 131 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 132 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 133 [7/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 133 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 134 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%add3224_load = load i64 %add3224" [dft.cpp:20]   --->   Operation 135 'load' 'add3224_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (1.48ns)   --->   "%select_ln20_2 = select i1 %icmp_ln25, i64 0, i64 %add3224_load" [dft.cpp:20]   --->   Operation 136 'select' 'select_ln20_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 137 [6/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 137 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:34]   --->   Operation 138 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 139 [5/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 139 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [7/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 140 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 141 [4/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 141 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [6/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 142 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 143 [3/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 143 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [5/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 144 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 145 [2/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 145 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [4/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 146 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 147 [1/7] (7.29ns)   --->   "%add = dadd i64 %select_ln20_1, i64 %sub" [dft.cpp:32]   --->   Operation 147 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [3/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 148 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i9 %select_ln20_3" [dft.cpp:20]   --->   Operation 149 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [2/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 150 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "%freq_real_addr = getelementptr i64 %freq_real, i64 0, i64 %zext_ln20" [dft.cpp:22]   --->   Operation 151 'getelementptr' 'freq_real_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln32 = store i64 %add, i8 %freq_real_addr" [dft.cpp:32]   --->   Operation 152 'store' 'store_ln32' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_30 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln32 = store i64 %add, i64 %add15" [dft.cpp:32]   --->   Operation 153 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_1_VITIS_LOOP_25_2_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft.cpp:10]   --->   Operation 157 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln20_2, i64 %add1" [dft.cpp:34]   --->   Operation 158 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%freq_imag_addr = getelementptr i64 %freq_imag, i64 0, i64 %zext_ln20" [dft.cpp:23]   --->   Operation 159 'getelementptr' 'freq_imag_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln34 = store i64 %add2, i8 %freq_imag_addr" [dft.cpp:34]   --->   Operation 160 'store' 'store_ln34' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 161 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %add2, i64 %add3224" [dft.cpp:34]   --->   Operation 162 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imag_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ freq_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ freq_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add3224                     (alloca           ) [ 011111111111111111111111111111111]
add15                       (alloca           ) [ 011111111111111111111111111111100]
time_idx                    (alloca           ) [ 011111111100000000000000000000000]
freq_idx                    (alloca           ) [ 011111111100000000000000000000000]
indvar_flatten              (alloca           ) [ 011111111100000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000]
indvar_flatten_load         (load             ) [ 000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln20                   (icmp             ) [ 011111111111111111111111100000000]
add_ln20                    (add              ) [ 010111111100000000000000000000000]
br_ln20                     (br               ) [ 000000000000000000000000000000000]
time_idx_load               (load             ) [ 000000000000000000000000000000000]
freq_idx_load               (load             ) [ 000000000000000000000000000000000]
icmp_ln25                   (icmp             ) [ 011111111111111111111111100000000]
select_ln20                 (select           ) [ 010111111100000000000000000000000]
add_ln20_1                  (add              ) [ 000000000000000000000000000000000]
select_ln20_3               (select           ) [ 011111111111111111111111111111100]
trunc_ln20                  (trunc            ) [ 000000000000000000000000000000000]
time_idx_cast2              (zext             ) [ 000000000000000000000000000000000]
trunc_ln27                  (trunc            ) [ 000000000000000000000000000000000]
table_idx                   (mul              ) [ 000100000000000000000000000000000]
real_input_addr             (getelementptr    ) [ 000100000000000000000000000000000]
imag_input_addr             (getelementptr    ) [ 000100000000000000000000000000000]
zext_ln28                   (zext             ) [ 000000000000000000000000000000000]
cos_coefficients_table_addr (getelementptr    ) [ 000010000000000000000000000000000]
sin_coefficients_table_addr (getelementptr    ) [ 000010000000000000000000000000000]
real_input_load             (load             ) [ 000010000000000000000000000000000]
imag_input_load             (load             ) [ 000011000000000000000000000000000]
cos_coefficients_table_load (load             ) [ 000001110000000000000000000000000]
sin_coefficients_table_load (load             ) [ 000001111000000000000000000000000]
bitcast_ln32                (bitcast          ) [ 000001000000000000000000000000000]
conv                        (fpext            ) [ 011111111111111110000000000000000]
bitcast_ln33                (bitcast          ) [ 000000100000000000000000000000000]
conv3                       (fpext            ) [ 011111111111111111000000000000000]
cos_val                     (fpext            ) [ 011111111111111111000000000000000]
sin_val                     (fpext            ) [ 011111111111111110000000000000000]
add_ln25                    (add              ) [ 000000000000000000000000000000000]
ifzero                      (icmp             ) [ 011111111011111111111111111111111]
br_ln25                     (br               ) [ 000000000000000000000000000000000]
store_ln20                  (store            ) [ 000000000000000000000000000000000]
store_ln20                  (store            ) [ 000000000000000000000000000000000]
store_ln25                  (store            ) [ 000000000000000000000000000000000]
mul                         (dmul             ) [ 011111111000000111111110000000000]
mul1                        (dmul             ) [ 011111101000000011111110000000000]
mul2                        (dmul             ) [ 011111111000000001111111100000000]
mul3                        (dmul             ) [ 001111111000000000111111100000000]
add15_load                  (load             ) [ 000000000000000000000000000000000]
select_ln20_1               (select           ) [ 011111011000000000000001111111000]
sub                         (dsub             ) [ 011111011000000000000001111111000]
add3224_load                (load             ) [ 000000000000000000000000000000000]
select_ln20_2               (select           ) [ 011111110000000000000000011111110]
add1                        (dadd             ) [ 011111110000000000000000011111110]
add                         (dadd             ) [ 000000100000000000000000000000100]
zext_ln20                   (zext             ) [ 000000011000000000000000000000011]
freq_real_addr              (getelementptr    ) [ 000000000000000000000000000000000]
store_ln32                  (store            ) [ 000000000000000000000000000000000]
store_ln32                  (store            ) [ 000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 000000000000000000000000000000000]
empty                       (speclooptripcount) [ 000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
specloopname_ln10           (specloopname     ) [ 000000000000000000000000000000000]
add2                        (dadd             ) [ 000000001000000000000000000000001]
freq_imag_addr              (getelementptr    ) [ 000000000000000000000000000000000]
store_ln34                  (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000]
store_ln34                  (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000]
ret_ln0                     (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="freq_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="freq_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_20_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="add3224_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add3224/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add15_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add15/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="time_idx_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="time_idx/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="freq_idx_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="freq_idx/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="real_input_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_input_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_input_load/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="imag_input_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_input_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imag_input_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cos_coefficients_table_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_coefficients_table_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_coefficients_table_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sin_coefficients_table_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_coefficients_table_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_coefficients_table_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="freq_real_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freq_real_addr/30 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln32_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/30 "/>
</bind>
</comp>

<comp id="139" class="1004" name="freq_imag_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="2"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freq_imag_addr/32 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln34_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/32 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/4 conv3/5 cos_val/6 sin_val/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="1"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/16 add1/18 add/23 add2/25 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="3"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/8 mul1/9 mul2/10 mul3/11 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1 add2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="17" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="9" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="1"/>
<pin id="202" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln20_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="0" index="1" bw="17" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln20_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="time_idx_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="time_idx_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="freq_idx_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="1"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="freq_idx_load/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln25_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln20_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln20_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln20_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_3/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln20_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="time_idx_cast2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="time_idx_cast2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln27_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="table_idx_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="table_idx/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln28_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln32_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bitcast_ln33_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="7"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ifzero_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln20_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="7"/>
<pin id="295" dir="0" index="1" bw="17" slack="8"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln20_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="7"/>
<pin id="299" dir="0" index="1" bw="9" slack="8"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln25_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="9" slack="8"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add15_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="21"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15_load/22 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln20_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="20"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="64" slack="0"/>
<pin id="313" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/22 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add3224_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="23"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add3224_load/24 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln20_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="22"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="64" slack="0"/>
<pin id="323" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/24 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln20_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="28"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/30 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln32_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="0" index="1" bw="64" slack="29"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/30 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln34_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="0" index="1" bw="64" slack="31"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/32 "/>
</bind>
</comp>

<comp id="340" class="1005" name="add3224_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add3224 "/>
</bind>
</comp>

<comp id="347" class="1005" name="add15_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add15 "/>
</bind>
</comp>

<comp id="354" class="1005" name="time_idx_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="time_idx "/>
</bind>
</comp>

<comp id="361" class="1005" name="freq_idx_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="freq_idx "/>
</bind>
</comp>

<comp id="368" class="1005" name="indvar_flatten_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln20_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln20_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="17" slack="7"/>
<pin id="381" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln25_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="20"/>
<pin id="386" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="390" class="1005" name="select_ln20_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="7"/>
<pin id="392" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="395" class="1005" name="select_ln20_3_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="7"/>
<pin id="397" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="select_ln20_3 "/>
</bind>
</comp>

<comp id="401" class="1005" name="table_idx_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_idx "/>
</bind>
</comp>

<comp id="406" class="1005" name="real_input_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_input_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="imag_input_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imag_input_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="cos_coefficients_table_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_addr "/>
</bind>
</comp>

<comp id="421" class="1005" name="sin_coefficients_table_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="real_input_load_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_input_load "/>
</bind>
</comp>

<comp id="431" class="1005" name="imag_input_load_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2"/>
<pin id="433" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imag_input_load "/>
</bind>
</comp>

<comp id="436" class="1005" name="cos_coefficients_table_load_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2"/>
<pin id="438" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_load "/>
</bind>
</comp>

<comp id="441" class="1005" name="sin_coefficients_table_load_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="3"/>
<pin id="443" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_load "/>
</bind>
</comp>

<comp id="446" class="1005" name="bitcast_ln32_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="451" class="1005" name="conv_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="3"/>
<pin id="453" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="456" class="1005" name="bitcast_ln33_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33 "/>
</bind>
</comp>

<comp id="461" class="1005" name="conv3_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="3"/>
<pin id="463" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="conv3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="cos_val_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cos_val "/>
</bind>
</comp>

<comp id="471" class="1005" name="sin_val_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sin_val "/>
</bind>
</comp>

<comp id="476" class="1005" name="ifzero_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="21"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="480" class="1005" name="mul_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="2"/>
<pin id="482" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="485" class="1005" name="mul1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="mul2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="2"/>
<pin id="492" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="mul3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln20_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="select_ln20_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="zext_ln20_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="2"/>
<pin id="512" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="172"><net_src comp="155" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="215" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="218" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="221" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="218" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="227" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="262"><net_src comp="227" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="249" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="305"><net_src comp="282" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="334"><net_src comp="163" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="169" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="54" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="350"><net_src comp="58" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="357"><net_src comp="62" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="364"><net_src comp="66" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="371"><net_src comp="70" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="378"><net_src comp="203" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="209" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="387"><net_src comp="221" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="393"><net_src comp="227" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="398"><net_src comp="241" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="404"><net_src comp="263" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="409"><net_src comp="74" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="414"><net_src comp="87" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="419"><net_src comp="100" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="424"><net_src comp="113" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="429"><net_src comp="81" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="434"><net_src comp="94" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="439"><net_src comp="107" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="444"><net_src comp="120" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="449"><net_src comp="274" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="454"><net_src comp="152" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="459"><net_src comp="278" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="464"><net_src comp="152" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="469"><net_src comp="152" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="474"><net_src comp="152" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="479"><net_src comp="287" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="159" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="488"><net_src comp="159" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="493"><net_src comp="159" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="498"><net_src comp="159" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="503"><net_src comp="309" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="508"><net_src comp="319" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="513"><net_src comp="326" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="139" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_input | {}
	Port: imag_input | {}
	Port: freq_real | {30 }
	Port: freq_imag | {32 }
	Port: cos_coefficients_table | {}
	Port: sin_coefficients_table | {}
 - Input state : 
	Port: dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2 : real_input | {2 3 }
	Port: dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2 : imag_input | {2 3 }
	Port: dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2 : cos_coefficients_table | {3 4 }
	Port: dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2 : sin_coefficients_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		icmp_ln25 : 1
		select_ln20 : 2
		add_ln20_1 : 1
		select_ln20_3 : 2
		trunc_ln20 : 3
		time_idx_cast2 : 3
		trunc_ln27 : 3
		table_idx : 4
		real_input_addr : 4
		real_input_load : 5
		imag_input_addr : 4
		imag_input_load : 5
	State 3
		cos_coefficients_table_addr : 1
		cos_coefficients_table_load : 2
		sin_coefficients_table_addr : 1
		sin_coefficients_table_load : 2
	State 4
		conv : 1
	State 5
		conv3 : 1
	State 6
	State 7
	State 8
	State 9
		ifzero : 1
		br_ln25 : 2
		store_ln25 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		select_ln20_1 : 1
	State 23
	State 24
		select_ln20_2 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		freq_real_addr : 1
		store_ln32 : 2
	State 31
	State 32
		store_ln34 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_155      |    3    |   630   |   1141  |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_159      |    11   |   342   |   586   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln20_fu_227  |    0    |    0    |    9    |
|  select  |  select_ln20_3_fu_241 |    0    |    0    |    9    |
|          |  select_ln20_1_fu_309 |    0    |    0    |    64   |
|          |  select_ln20_2_fu_319 |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln20_fu_209    |    0    |    0    |    24   |
|    add   |   add_ln20_1_fu_235   |    0    |    0    |    14   |
|          |    add_ln25_fu_282    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    table_idx_fu_263   |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln20_fu_203   |    0    |    0    |    13   |
|   icmp   |    icmp_ln25_fu_221   |    0    |    0    |    11   |
|          |     ifzero_fu_287     |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|   fpext  |       grp_fu_152      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln20_fu_249   |    0    |    0    |    0    |
|          |   trunc_ln27_fu_259   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | time_idx_cast2_fu_253 |    0    |    0    |    0    |
|   zext   |    zext_ln28_fu_269   |    0    |    0    |    0    |
|          |    zext_ln20_fu_326   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    14   |   972   |   2001  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           add15_reg_347           |   64   |
|          add3224_reg_340          |   64   |
|          add_ln20_reg_379         |   17   |
|        bitcast_ln32_reg_446       |   32   |
|        bitcast_ln33_reg_456       |   32   |
|           conv3_reg_461           |   64   |
|            conv_reg_451           |   64   |
|cos_coefficients_table_addr_reg_416|    8   |
|cos_coefficients_table_load_reg_436|   32   |
|          cos_val_reg_466          |   64   |
|          freq_idx_reg_361         |    9   |
|         icmp_ln20_reg_375         |    1   |
|         icmp_ln25_reg_384         |    1   |
|           ifzero_reg_476          |    1   |
|      imag_input_addr_reg_411      |    8   |
|      imag_input_load_reg_431      |   32   |
|       indvar_flatten_reg_368      |   17   |
|            mul1_reg_485           |   64   |
|            mul2_reg_490           |   64   |
|            mul3_reg_495           |   64   |
|            mul_reg_480            |   64   |
|      real_input_addr_reg_406      |    8   |
|      real_input_load_reg_426      |   32   |
|              reg_163              |   64   |
|              reg_169              |   64   |
|       select_ln20_1_reg_500       |   64   |
|       select_ln20_2_reg_505       |   64   |
|       select_ln20_3_reg_395       |    9   |
|        select_ln20_reg_390        |    9   |
|sin_coefficients_table_addr_reg_421|    8   |
|sin_coefficients_table_load_reg_441|   32   |
|          sin_val_reg_471          |   64   |
|         table_idx_reg_401         |    8   |
|          time_idx_reg_354         |    9   |
|         zext_ln20_reg_510         |   64   |
+-----------------------------------+--------+
|               Total               |  1265  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_152    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_155    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_155    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_159    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_159    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1024  || 15.2464 ||   125   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   972  |  2001  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   125  |
|  Register |    -   |    -   |  1265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   15   |  2237  |  2126  |
+-----------+--------+--------+--------+--------+
