{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 15:03:16 2010 " "Info: Processing started: Thu Apr 15 15:03:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pic8255 -c pic8255 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pic8255 -c pic8255 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic8255.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pic8255.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic8255 " "Info: Found entity 1: pic8255" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select4_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 select4_1 " "Info: Found entity 1: select4_1" {  } { { "select4_1.v" "" { Text "F:/interface/pic8255/select4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select4.v" { { "Info" "ISGN_ENTITY_NAME" "1 select4 " "Info: Found entity 1: select4" {  } { { "select4.v" "" { Text "F:/interface/pic8255/select4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout4.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout4 " "Info: Found entity 1: segout4" {  } { { "segout4.v" "" { Text "F:/interface/pic8255/segout4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8255_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8255_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8255_down " "Info: Found entity 1: 8255_down" {  } { { "8255_down.bdf" "" { Schematic "F:/interface/pic8255/8255_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select1 " "Info: Found entity 1: select1" {  } { { "select1.bdf" "" { Schematic "F:/interface/pic8255/select1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8255_down " "Info: Elaborating entity \"8255_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout4 segout4:inst1 " "Info: Elaborating entity \"segout4\" for hierarchy \"segout4:inst1\"" {  } { { "8255_down.bdf" "inst1" { Schematic "F:/interface/pic8255/8255_down.bdf" { { 304 616 776 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout4.v(21) " "Warning (10272): Verilog HDL Case Statement warning at segout4.v(21): case item overlaps with a previous case item" {  } { { "segout4.v" "" { Text "F:/interface/pic8255/segout4.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout4.v(22) " "Warning (10272): Verilog HDL Case Statement warning at segout4.v(22): case item overlaps with a previous case item" {  } { { "segout4.v" "" { Text "F:/interface/pic8255/segout4.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout4.v(23) " "Warning (10272): Verilog HDL Case Statement warning at segout4.v(23): case item overlaps with a previous case item" {  } { { "segout4.v" "" { Text "F:/interface/pic8255/segout4.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select4 select4:inst4 " "Info: Elaborating entity \"select4\" for hierarchy \"select4:inst4\"" {  } { { "8255_down.bdf" "inst4" { Schematic "F:/interface/pic8255/8255_down.bdf" { { 64 632 776 224 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 select4.v(18) " "Warning (10230): Verilog HDL assignment warning at select4.v(18): truncated value with size 32 to match size of target (2)" {  } { { "select4.v" "" { Text "F:/interface/pic8255/select4.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic8255 pic8255:inst " "Info: Elaborating entity \"pic8255\" for hierarchy \"pic8255:inst\"" {  } { { "8255_down.bdf" "inst" { Schematic "F:/interface/pic8255/8255_down.bdf" { { 96 304 472 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_Z pic8255.v(39) " "Warning (10036): Verilog HDL or VHDL warning at pic8255.v(39): object \"BUS_Z\" assigned a value but never read" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W pic8255.v(41) " "Warning (10036): Verilog HDL or VHDL warning at pic8255.v(41): object \"W\" assigned a value but never read" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(89) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(89): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(195) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(195): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(355) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(355): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(357) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(357): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(358) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(358): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(359) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(359): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(360) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(360): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(361) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(361): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(362) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(362): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PA_MODE pic8255.v(386) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(386): variable \"PA_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PA_IO pic8255.v(387) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(387): variable \"PA_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PA_R_IN pic8255.v(384) " "Warning (10240): Verilog HDL Always Construct warning at pic8255.v(384): inferring latch(es) for variable \"PA_R_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PB_MODE pic8255.v(393) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(393): variable \"PB_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PB_IO pic8255.v(394) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(394): variable \"PB_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 394 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PB_R_IN pic8255.v(391) " "Warning (10240): Verilog HDL Always Construct warning at pic8255.v(391): inferring latch(es) for variable \"PB_R_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PA_MODE pic8255.v(401) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(401): variable \"PA_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PB_MODE pic8255.v(401) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(401): variable \"PB_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCH_IO pic8255.v(402) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(402): variable \"PCH_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCL_IO pic8255.v(402) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(402): variable \"PCL_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCH_IO pic8255.v(407) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(407): variable \"PCH_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCL_IO pic8255.v(407) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(407): variable \"PCL_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCH_IO pic8255.v(412) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(412): variable \"PCH_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCL_IO pic8255.v(412) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(412): variable \"PCL_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_R_IN pic8255.v(399) " "Warning (10240): Verilog HDL Always Construct warning at pic8255.v(399): inferring latch(es) for variable \"PC_R_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[0\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[0\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[1\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[1\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[2\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[2\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[3\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[3\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[4\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[4\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[5\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[5\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[6\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[6\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R_IN\[7\] pic8255.v(399) " "Info (10041): Inferred latch for \"PC_R_IN\[7\]\" at pic8255.v(399)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[0\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[0\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[1\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[1\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[2\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[2\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[3\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[3\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[4\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[4\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[5\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[5\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[6\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[6\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PB_R_IN\[7\] pic8255.v(391) " "Info (10041): Inferred latch for \"PB_R_IN\[7\]\" at pic8255.v(391)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[0\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[0\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[1\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[1\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[2\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[2\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[3\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[3\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[4\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[4\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[5\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[5\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[6\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[6\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PA_R_IN\[7\] pic8255.v(384) " "Info (10041): Inferred latch for \"PA_R_IN\[7\]\" at pic8255.v(384)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select4_1 select4_1:inst3 " "Info: Elaborating entity \"select4_1\" for hierarchy \"select4_1:inst3\"" {  } { { "8255_down.bdf" "inst3" { Schematic "F:/interface/pic8255/8255_down.bdf" { { 320 24 168 448 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 select4_1.v(24) " "Warning (10230): Verilog HDL assignment warning at select4_1.v(24): truncated value with size 32 to match size of target (2)" {  } { { "select4_1.v" "" { Text "F:/interface/pic8255/select4_1.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux0\"" {  } { { "select4.v" "Mux0" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux1\"" {  } { { "select4.v" "Mux1" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux2\"" {  } { { "select4.v" "Mux2" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux3\"" {  } { { "select4.v" "Mux3" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux4\"" {  } { { "select4.v" "Mux4" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux5\"" {  } { { "select4.v" "Mux5" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux6\"" {  } { { "select4.v" "Mux6" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "select4:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"select4:inst4\|Mux7\"" {  } { { "select4.v" "Mux7" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "select4:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"select4:inst4\|lpm_mux:Mux0\"" {  } { { "select4.v" "" { Text "F:/interface/pic8255/select4.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "F:/interface/pic8255/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 31 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Allocated 176 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 15:03:18 2010 " "Info: Processing ended: Thu Apr 15 15:03:18 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
