
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/rain/.synopsys_dv_prefs.tcl
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
#set search_path {./../01_RTL 				# ~iclabta01/umc018/Synthesis/ 				# /usr/synthesis/libraries/syn/ }
#set synthetic_library {dw_foundation.sldb}
#set link_library {* dw_foundation.sldb standard.sldb slow.db}
#set target_library {slow.db}
source synopsys_dc.setup
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
1
#======================================================
#  Global Parameters
#======================================================
set DESIGN "PN"
PN
set hdlin_ff_always_sync_set_reset true
true
set CLK_period 10.0
10.0
#======================================================
#  Read RTL Code
#======================================================
analyze -library WORK -format verilog {/home/rain/FPGA/jacky/PN_grouped.v}
Running PRESTO HDLC
Compiling source file /home/rain/FPGA/jacky/PN_grouped.v
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:517: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:188: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:191: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:193: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:249: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:252: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:255: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:256: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:257: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:258: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:259: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:262: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:271: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:274: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:277: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:280: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:282: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:285: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:287: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:290: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:293: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:306: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:309: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:311: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:376: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:379: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:381: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:384: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:385: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:386: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:390: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:391: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:392: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:395: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:404: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:408: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:410: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:412: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:414: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:420: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:423: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:424: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:425: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:427: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:428: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:429: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:431: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:432: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:434: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:436: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:438: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:440: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:443: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:444: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:445: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:454: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:457: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:458: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:460: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:461: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:463: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:464: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:466: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:467: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:524: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:527: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:529: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:532: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:534: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:537: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:538: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:541: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:543: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:545: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:547: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:549: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:918: delay controls are ignored for synthesis. (VER-176)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:922: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:924: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:926: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:927: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:929: Nonblocking assignments and blocking delays in the same process; potential simulation or synthesis mismatch. (VER-140)
Presto compilation completed successfully.
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
elaborate PN -architecture verilog -library DEFAULT
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:369: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:460: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:464: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 199 in file
	'/home/rain/FPGA/jacky/PN_grouped.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'/home/rain/FPGA/jacky/PN_grouped.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           254            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 315 in file
	'/home/rain/FPGA/jacky/PN_grouped.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           319            |    auto/auto     |
|           322            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 374 in file
	'/home/rain/FPGA/jacky/PN_grouped.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |    auto/auto     |
|           389            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 472 in file
	'/home/rain/FPGA/jacky/PN_grouped.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           480            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine PN line 186 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  currentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 247 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    modeState_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    modeState_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 269 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strLen_cnt_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_buf_reg     | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 304 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stackCTR_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 374 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  buf_index_cnt_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 402 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| result_reversed_cnt_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine PN line 418 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 452 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    alu_buf2_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    alu_buf1_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PN line 472 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     alu_out_reg     | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine PN line 522 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   result_buf_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   result_buf_reg    | Flip-flop |  48   |  Y  | N  | N  | Y  | N  | N  | N  |
|   result_cnt_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      PN/146      |   16   |   16    |      4       |
|      PN/434      |   4    |   16    |      2       |
|      PN/436      |   4    |   16    |      2       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'PN'.
Information: Building the design 'LIFO'. (HDL-193)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:909: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/FPGA/jacky/PN_grouped.v:910: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine LIFO line 916 in file
		'/home/rain/FPGA/jacky/PN_grouped.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|       sp_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       sp_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     LIFO/913     |   16   |   16    |      4       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'two_stages_bitonic_sorter' instantiated from design 'PN' with
	the parameters "N=16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BE' instantiated from design 'two_stages_bitonic_sorter_N16' with
	the parameters "N=16". (HDL-193)
Presto compilation completed successfully.
1
current_design $DESIGN
Current design is 'PN'.
{PN}
#======================================================
#  Global Setting
#======================================================
set_wire_load_mode top
1
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CLK_period clk 
1
set_input_delay  [ expr $CLK_period*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CLK_period*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_load 0.05 [all_outputs]
1
#======================================================
#  Optimization
#======================================================
uniquify
Information: Uniquified 24 instances of design 'BE_N16'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 151 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'PN'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy stack before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv1_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv3_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv3_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv1_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/sort_lv1_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv3_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv3_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv3_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv3_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv2_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv2_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv2_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv2_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy bitonics_sorter/lv1_2 before Pass 1 (OPT-776)
Information: Ungrouping 26 of 27 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PN'
Information: Added key list 'DesignWare' to design 'PN'. (DDB-72)
Information: The register 'modeState_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'PN'.
Information: The register 'result_reversed_cnt_reg[3]' will be removed. (OPT-1207)
Information: The register 'result_reversed_cnt_reg[2]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'stack/memory_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stack/memory_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[12][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[13][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_buf_reg[15][3]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18   36781.0      0.00       0.0       0.4                           29761028.0000
    0:00:18   36781.0      0.00       0.0       0.4                           29761028.0000
    0:00:18   36781.0      0.00       0.0       0.4                           29761028.0000
    0:00:18   36745.3      0.00       0.0       0.4                           29774438.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:20   36556.9      0.00       0.0       0.4                           29518846.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   36550.1      0.00       0.0       0.4                           29143280.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:20   36551.8      0.00       0.0       0.0                           29144370.0000
    0:00:20   36551.8      0.00       0.0       0.0                           29144370.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   36551.8      0.00       0.0       0.0                           29144370.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   36366.8      0.00       0.0       0.0                           28345666.0000
    0:00:21   36147.8      0.00       0.0       0.0                           28278316.0000
    0:00:21   36147.8      0.00       0.0       0.0                           28278316.0000
    0:00:21   36147.8      0.00       0.0       0.0                           28278316.0000
    0:00:21   36159.7      0.00       0.0       0.0                           28254382.0000
    0:00:21   36154.6      0.00       0.0       0.0                           28194728.0000
    0:00:21   36154.6      0.00       0.0       0.0                           28194728.0000
    0:00:21   36154.6      0.00       0.0       0.0                           28194728.0000
    0:00:21   36154.6      0.00       0.0       0.0                           28194728.0000
    0:00:22   36120.7      0.00       0.0       0.0                           28212908.0000
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#======================================================
#  Output Reports 
#======================================================
check_design > Report/$DESIGN\.check
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/home/rain/FPGA/jacky/Netlist/PN_SYN.v'.
1
write_sdf -version 2.1 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf
Information: Writing timing information to file '/home/rain/FPGA/jacky/Netlist/PN_SYN.sdf'. (WT-3)
1
report_area
 
****************************************
Report : area
Design : PN
Version: N-2017.09-SP2
Date   : Mon Mar  6 10:12:45 2023
****************************************

Library(s) Used:

    slow (File: /usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db)

Number of ports:                           42
Number of nets:                          3131
Number of cells:                         2881
Number of combinational cells:           2406
Number of sequential cells:               475
Number of macros/black boxes:               0
Number of buf/inv:                        289
Number of references:                      75

Combinational area:              21132.629990
Buf/Inv area:                     1020.137386
Noncombinational area:           14988.041557
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 36120.671548
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PN
Version: N-2017.09-SP2
Date   : Mon Mar  6 10:12:45 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: result_buf_reg_3__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_buf_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_buf_reg_3__1_/CK (DFFSX1)         0.00       0.00 r
  result_buf_reg_3__1_/Q (DFFSX1)          0.45       0.45 r
  U3136/Y (NOR2BX1)                        0.16       0.61 r
  U2622/Y (OAI22XL)                        0.07       0.68 f
  U2621/Y (OAI21XL)                        0.11       0.79 r
  U3137/Y (NAND2BX1)                       0.08       0.87 f
  U2402/Y (AOI21XL)                        0.15       1.01 r
  U2488/Y (OAI22XL)                        0.09       1.10 f
  U2487/Y (OAI2BB1XL)                      0.12       1.23 r
  U2632/Y (AOI2BB2X1)                      0.08       1.31 f
  U2400/Y (OAI21XL)                        0.20       1.50 r
  U2485/Y (AOI2BB2X1)                      0.10       1.61 f
  U2408/Y (OAI21XL)                        0.29       1.89 r
  U2484/Y (AOI21X2)                        0.17       2.06 f
  U2560/Y (BUFX6)                          0.22       2.29 f
  U2422/Y (MX2X1)                          0.23       2.52 f
  U2758/Y (NAND2XL)                        0.12       2.64 r
  U2406/Y (NAND3XL)                        0.12       2.76 f
  U2398/Y (OR2X1)                          0.24       2.99 f
  U2404/Y (NOR2XL)                         0.15       3.15 r
  U2776/Y (INVXL)                          0.06       3.21 f
  U2544/Y (OAI21XL)                        0.20       3.40 r
  U3193/Y (AOI21X1)                        0.10       3.51 f
  U3194/Y (NAND2X2)                        0.11       3.62 r
  U2477/Y (BUFX12)                         0.16       3.77 r
  U2848/Y (MX2X1)                          0.26       4.03 r
  U2850/Y (INVXL)                          0.06       4.10 f
  U2649/Y (OAI2BB1XL)                      0.22       4.32 f
  U3203/CO (ACHCINX2)                      0.12       4.44 r
  U3205/CO (ACHCINX2)                      0.10       4.54 f
  U3206/CO (ACHCINX2)                      0.11       4.65 r
  U3208/CO (ACHCINX2)                      0.09       4.74 f
  U2858/Y (NAND2BX1)                       0.17       4.92 f
  U2526/Y (NAND3X1)                        0.13       5.05 r
  U2396/Y (NAND2X2)                        0.27       5.31 f
  U2577/Y (MX2X1)                          0.31       5.63 r
  U2424/Y (NAND2XL)                        0.12       5.75 f
  U2884/Y (NAND2XL)                        0.20       5.94 r
  U2722/Y (OAI22XL)                        0.21       6.16 f
  U3031/Y (OAI22XL)                        0.19       6.34 r
  U3277/Y (OAI21X1)                        0.12       6.46 f
  U3278/Y (OAI2BB1X1)                      0.10       6.57 r
  U3281/CO (ACHCINX2)                      0.09       6.65 f
  U3282/Y (AOI2BB1X2)                      0.19       6.85 f
  U2459/Y (OAI21X1)                        0.21       7.06 r
  U3288/Y (NAND2BX4)                       0.18       7.24 f
  U2429/Y (NOR2XL)                         0.26       7.50 r
  U3341/Y (NAND2XL)                        0.09       7.59 f
  U2731/Y (NAND2XL)                        0.14       7.73 r
  U2620/Y (INVXL)                          0.08       7.81 f
  U2456/Y (OAI21XL)                        0.22       8.03 r
  U2655/Y (AOI21XL)                        0.11       8.14 f
  U3356/Y (AOI2BB1X1)                      0.25       8.39 f
  U2453/Y (AOI2BB2X1)                      0.24       8.63 f
  U3360/CO (ACHCINX2)                      0.10       8.73 r
  U3071/Y (OAI2BB1X1)                      0.16       8.90 r
  U2503/Y (NAND3X1)                        0.08       8.98 f
  U2451/Y (NAND2X1)                        0.11       9.09 r
  U2431/Y (INVXL)                          0.06       9.15 f
  U3014/Y (AND2X2)                         0.22       9.37 f
  U2498/Y (INVX3)                          0.14       9.51 r
  U3092/Y (NOR2XL)                         0.07       9.57 f
  U2443/Y (AOI211XL)                       0.17       9.74 r
  U4211/Y (OAI21XL)                        0.09       9.83 f
  result_buf_reg_2__4_/D (DFFSX1)          0.00       9.83 f
  data arrival time                                   9.83

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  result_buf_reg_2__4_/CK (DFFSX1)         0.00      10.00 r
  library setup time                      -0.16       9.84
  data required time                                  9.84
  -----------------------------------------------------------
  data required time                                  9.84
  data arrival time                                  -9.83
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
#======================================================
#  Finish and Quit
#======================================================
exit

Thank you...
