[INFO :CM0023] Creating log file ../../../build/tests/YosysBigSimLm32/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[ERROR:PP0107] rtl/lm32_instruction_unit.v:196 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_config.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_icache.v:128 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_icache.v:129 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_icache.v:139 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_dtlb.v:89 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_dtlb.v:90 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_dcache.v:118 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_dcache.v:119 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_dcache.v:129 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_itlb.v:88 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_itlb.v:89 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[ERROR:PP0107] rtl/lm32_load_store_unit.v:159 Too many arguments (1) for macro "CLOG2",
               ./rtl/lm32_include.v:57 macro definition takes 0.

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/sim/tb_lm32_system.v:233 No timescale set for "testbench".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_mc_arithmetic.v:256 No timescale set for "lm32_mc_arithmetic".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_instruction_unit.v:276 No timescale set for "lm32_instruction_unit".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dp_ram.v:236 No timescale set for "lm32_dp_ram".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_multiplier.v:272 No timescale set for "lm32_multiplier".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_icache.v:285 No timescale set for "lm32_icache".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_interrupt.v:272 No timescale set for "lm32_interrupt".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dtlb.v:259 No timescale set for "lm32_dtlb".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_logic_op.v:272 No timescale set for "lm32_logic_op".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_debug.v:279 No timescale set for "lm32_debug".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dcache.v:280 No timescale set for "lm32_dcache".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_adder.v:272 No timescale set for "lm32_adder".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_decoder.v:282 No timescale set for "lm32_decoder".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_top.v:272 No timescale set for "lm32_top".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_itlb.v:258 No timescale set for "lm32_itlb".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_ram.v:277 No timescale set for "lm32_ram".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_addsub.v:271 No timescale set for "lm32_addsub".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_load_store_unit.v:285 No timescale set for "lm32_load_store_unit".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_cpu.v:315 No timescale set for "lm32_cpu".

[WARNI:PA0205] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_shifter.v:272 No timescale set for "lm32_shifter".

[INFO :CP0300] Compilation...

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_adder.v:272 Compile module "work@lm32_adder".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_addsub.v:271 Compile module "work@lm32_addsub".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_cpu.v:315 Compile module "work@lm32_cpu".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dcache.v:280 Compile module "work@lm32_dcache".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_debug.v:279 Compile module "work@lm32_debug".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_decoder.v:282 Compile module "work@lm32_decoder".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dp_ram.v:236 Compile module "work@lm32_dp_ram".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dtlb.v:259 Compile module "work@lm32_dtlb".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_icache.v:285 Compile module "work@lm32_icache".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_instruction_unit.v:276 Compile module "work@lm32_instruction_unit".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_interrupt.v:272 Compile module "work@lm32_interrupt".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_itlb.v:258 Compile module "work@lm32_itlb".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_load_store_unit.v:285 Compile module "work@lm32_load_store_unit".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_logic_op.v:272 Compile module "work@lm32_logic_op".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_mc_arithmetic.v:256 Compile module "work@lm32_mc_arithmetic".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_multiplier.v:272 Compile module "work@lm32_multiplier".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_ram.v:277 Compile module "work@lm32_ram".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_shifter.v:272 Compile module "work@lm32_shifter".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_top.v:272 Compile module "work@lm32_top".

[INFO :CP0303] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/sim/tb_lm32_system.v:233 Compile module "work@testbench".

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_adder.v:279 Implicit port type (wire) for "adder_result_x",
there are 1 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_addsub.v:278 Implicit port type (wire) for "Result",
there are 1 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_cpu.v:351 Implicit port type (wire) for "I_DAT_O",
there are 17 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dcache.v:300 Implicit port type (wire) for "stall_request",
there are 1 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_debug.v:306 Implicit port type (wire) for "bp_match",
there are 1 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_decoder.v:307 Implicit port type (wire) for "x_bypass_enable",
there are 28 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dp_ram.v:249 Implicit port type (wire) for "do_a",
there are 1 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dtlb.v:280 Implicit port type (wire) for "physical_load_store_address_m",
there are 5 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_icache.v:304 Implicit port type (wire) for "stall_request",
there are 2 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_instruction_unit.v:331 Implicit port type (wire) for "icache_stall_request",
there are 11 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_interrupt.v:292 Implicit port type (wire) for "interrupt_exception".

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_itlb.v:278 Implicit port type (wire) for "stall_request",
there are 2 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_load_store_unit.v:331 Implicit port type (wire) for "dcache_refill_request",
there are 8 more instances of this message.

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_mc_arithmetic.v:275 Implicit port type (wire) for "stall_request_x".

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_ram.v:289 Implicit port type (wire) for "read_data".

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_shifter.v:282 Implicit port type (wire) for "shifter_result_m".

[NOTE :CP0309] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_top.v:304 Implicit port type (wire) for "I_DAT_O",
there are 17 more instances of this message.

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/sim/tb_lm32_system.v:233 Top level module "work@testbench".

[NOTE :EL0503] ../../../build/tests/YosysBigSimLm32/slpp_unit/work/rtl/lm32_dp_ram.v:236 Top level module "work@lm32_dp_ram".

[NOTE :EL0504] Multiple top level modules in design.

[NOTE :EL0508] Nb Top level modules: 2.

[NOTE :EL0509] Max instance depth: 8.

[NOTE :EL0510] Nb instances: 27.

[NOTE :EL0511] Nb leaf instances: 10.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 20
[   NOTE] : 24

