
freertos-ethernet-edf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e20  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  08008020  08008020  00018020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008518  08008518  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  08008518  08008518  00018518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008520  08008520  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008520  08008520  00018520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008524  08008524  00018524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08008528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00020598  2000020c  08008734  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200207a4  08008734  000207a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cea0  00000000  00000000  0002023a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f5e  00000000  00000000  0003d0da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001568  00000000  00000000  00041038  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001380  00000000  00000000  000425a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000069ac  00000000  00000000  00043920  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000151a7  00000000  00000000  0004a2cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012fdbd  00000000  00000000  0005f473  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018f230  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fc0  00000000  00000000  0018f2ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000020c 	.word	0x2000020c
 800021c:	00000000 	.word	0x00000000
 8000220:	08008008 	.word	0x08008008

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000210 	.word	0x20000210
 800023c:	08008008 	.word	0x08008008

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <initEDFTasksStruct>:
}edfTasks = {NULL, 0};


/* initialisation of edfTasksStruct */
void initEDFTasksStruct( void )
{
 80005f0:	b4b0      	push	{r4, r5, r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
	for( int i = 0; i < SIZE_OF_EDF_TASKS_ARRAY; i++ )
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	e014      	b.n	8000626 <initEDFTasksStruct+0x36>
	{
		edfTasks.tasksArray[i] = edfTaskStructDefault;
 80005fc:	490e      	ldr	r1, [pc, #56]	; (8000638 <initEDFTasksStruct+0x48>)
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	4613      	mov	r3, r2
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	4413      	add	r3, r2
 8000606:	00db      	lsls	r3, r3, #3
 8000608:	440b      	add	r3, r1
 800060a:	4a0c      	ldr	r2, [pc, #48]	; (800063c <initEDFTasksStruct+0x4c>)
 800060c:	461c      	mov	r4, r3
 800060e:	4615      	mov	r5, r2
 8000610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000618:	e895 0003 	ldmia.w	r5, {r0, r1}
 800061c:	e884 0003 	stmia.w	r4, {r0, r1}
	for( int i = 0; i < SIZE_OF_EDF_TASKS_ARRAY; i++ )
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b02      	cmp	r3, #2
 800062a:	dde7      	ble.n	80005fc <initEDFTasksStruct+0xc>
	}
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	bcb0      	pop	{r4, r5, r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000228 	.word	0x20000228
 800063c:	20000000 	.word	0x20000000

08000640 <createEDFTask>:
						  const char* taskName,						// A descriptive name for the task
						  configSTACK_DEPTH_TYPE stackDepth,		// The number of words (not bytes!) to allocate for use as the task`s stack
						  void* pvParameters,						// A value that will passed into the created task as the task`s parameter
						  TickType_t capacity,						// Capacity or worst-case computation time
						  TickType_t period)						// Period of Task
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af02      	add	r7, sp, #8
 8000646:	60f8      	str	r0, [r7, #12]
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	603b      	str	r3, [r7, #0]
 800064c:	4613      	mov	r3, r2
 800064e:	80fb      	strh	r3, [r7, #6]
	unsigned int edfTaskNumber = edfTasks.numberOfEDFTasks;
 8000650:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <createEDFTask+0x80>)
 8000652:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000654:	617b      	str	r3, [r7, #20]
	BaseType_t xReturned = xTaskCreate( taskCode, taskName, stackDepth , NULL, EDF_DISABLED_PRIORITY, edfTasks.tasksArray[edfTaskNumber].taskHandle );
 8000656:	491a      	ldr	r1, [pc, #104]	; (80006c0 <createEDFTask+0x80>)
 8000658:	697a      	ldr	r2, [r7, #20]
 800065a:	4613      	mov	r3, r2
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	4413      	add	r3, r2
 8000660:	00db      	lsls	r3, r3, #3
 8000662:	440b      	add	r3, r1
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	88fa      	ldrh	r2, [r7, #6]
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2301      	movs	r3, #1
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2300      	movs	r3, #0
 8000670:	68b9      	ldr	r1, [r7, #8]
 8000672:	68f8      	ldr	r0, [r7, #12]
 8000674:	f003 fdc8 	bl	8004208 <xTaskCreate>
 8000678:	6138      	str	r0, [r7, #16]
	edfTasks.tasksArray[edfTaskNumber].taskName = taskName;
 800067a:	4911      	ldr	r1, [pc, #68]	; (80006c0 <createEDFTask+0x80>)
 800067c:	697a      	ldr	r2, [r7, #20]
 800067e:	4613      	mov	r3, r2
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	4413      	add	r3, r2
 8000684:	00db      	lsls	r3, r3, #3
 8000686:	440b      	add	r3, r1
 8000688:	3304      	adds	r3, #4
 800068a:	68ba      	ldr	r2, [r7, #8]
 800068c:	601a      	str	r2, [r3, #0]
	edfTasks.tasksArray[edfTaskNumber].capacity = capacity;
 800068e:	490c      	ldr	r1, [pc, #48]	; (80006c0 <createEDFTask+0x80>)
 8000690:	697a      	ldr	r2, [r7, #20]
 8000692:	4613      	mov	r3, r2
 8000694:	009b      	lsls	r3, r3, #2
 8000696:	4413      	add	r3, r2
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	440b      	add	r3, r1
 800069c:	3308      	adds	r3, #8
 800069e:	6a3a      	ldr	r2, [r7, #32]
 80006a0:	601a      	str	r2, [r3, #0]
	edfTasks.tasksArray[edfTaskNumber].period = period;
 80006a2:	4907      	ldr	r1, [pc, #28]	; (80006c0 <createEDFTask+0x80>)
 80006a4:	697a      	ldr	r2, [r7, #20]
 80006a6:	4613      	mov	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	4413      	add	r3, r2
 80006ac:	00db      	lsls	r3, r3, #3
 80006ae:	440b      	add	r3, r1
 80006b0:	330c      	adds	r3, #12
 80006b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006b4:	601a      	str	r2, [r3, #0]
	return xReturned;
 80006b6:	693b      	ldr	r3, [r7, #16]
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3718      	adds	r7, #24
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000228 	.word	0x20000228

080006c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b08a      	sub	sp, #40	; 0x28
 80006c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 0314 	add.w	r3, r7, #20
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006da:	4b30      	ldr	r3, [pc, #192]	; (800079c <MX_GPIO_Init+0xd8>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	4a2f      	ldr	r2, [pc, #188]	; (800079c <MX_GPIO_Init+0xd8>)
 80006e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
 80006e6:	4b2d      	ldr	r3, [pc, #180]	; (800079c <MX_GPIO_Init+0xd8>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006ee:	613b      	str	r3, [r7, #16]
 80006f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	4b2a      	ldr	r3, [pc, #168]	; (800079c <MX_GPIO_Init+0xd8>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a29      	ldr	r2, [pc, #164]	; (800079c <MX_GPIO_Init+0xd8>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b27      	ldr	r3, [pc, #156]	; (800079c <MX_GPIO_Init+0xd8>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800070a:	4b24      	ldr	r3, [pc, #144]	; (800079c <MX_GPIO_Init+0xd8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a23      	ldr	r2, [pc, #140]	; (800079c <MX_GPIO_Init+0xd8>)
 8000710:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b21      	ldr	r3, [pc, #132]	; (800079c <MX_GPIO_Init+0xd8>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000722:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_GPIO_Init+0xd8>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a1d      	ldr	r2, [pc, #116]	; (800079c <MX_GPIO_Init+0xd8>)
 8000728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_GPIO_Init+0xd8>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <MX_GPIO_Init+0xd8>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	4a17      	ldr	r2, [pc, #92]	; (800079c <MX_GPIO_Init+0xd8>)
 8000740:	f043 0304 	orr.w	r3, r3, #4
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <MX_GPIO_Init+0xd8>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f003 0304 	and.w	r3, r3, #4
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, LD_USER1_Pin|LD_USER2_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	f242 0120 	movw	r1, #8224	; 0x2020
 8000758:	4811      	ldr	r0, [pc, #68]	; (80007a0 <MX_GPIO_Init+0xdc>)
 800075a:	f000 fe1b 	bl	8001394 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PJPin PJPin */
  GPIO_InitStruct.Pin = LD_USER1_Pin|LD_USER2_Pin;
 800075e:	f242 0320 	movw	r3, #8224	; 0x2020
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2300      	movs	r3, #0
 800076e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	4619      	mov	r1, r3
 8000776:	480a      	ldr	r0, [pc, #40]	; (80007a0 <MX_GPIO_Init+0xdc>)
 8000778:	f000 fc62 	bl	8001040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 800077c:	2301      	movs	r3, #1
 800077e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000780:	2300      	movs	r3, #0
 8000782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	4619      	mov	r1, r3
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_GPIO_Init+0xe0>)
 8000790:	f000 fc56 	bl	8001040 <HAL_GPIO_Init>

}
 8000794:	bf00      	nop
 8000796:	3728      	adds	r7, #40	; 0x28
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40022400 	.word	0x40022400
 80007a4:	40020000 	.word	0x40020000

080007a8 <vAssertCalled>:
	*(pulNumber) = uxRand();
	return pdTRUE;
}

void vAssertCalled( uint32_t ulLine, const char *pcFile )
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
volatile unsigned long ul = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]

	( void ) pcFile;
	( void ) ulLine;

	taskENTER_CRITICAL();
 80007b6:	f005 fa4f 	bl	8005c58 <vPortEnterCritical>
	{
		/* Set ul to a non-zero value using the debugger to step out of this
		function. */
		while( ul == 0 )
 80007ba:	e000      	b.n	80007be <vAssertCalled+0x16>
		{
			__NOP();
 80007bc:	bf00      	nop
		while( ul == 0 )
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d0fb      	beq.n	80007bc <vAssertCalled+0x14>
		}
	}
	taskEXIT_CRITICAL();
 80007c4:	f005 fa74 	bl	8005cb0 <vPortExitCritical>
}
 80007c8:	bf00      	nop
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <debugPrintln>:
	/* enable interrupts */
	vPortExitCritical();
}

/* print string over usart1 with \r\n */
void debugPrintln(char _out[]){
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	/* disable interrupts */
	vPortEnterCritical();
 80007d8:	f005 fa3e 	bl	8005c58 <vPortEnterCritical>
	HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 10);
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff fd2f 	bl	8000240 <strlen>
 80007e2:	4603      	mov	r3, r0
 80007e4:	b29a      	uxth	r2, r3
 80007e6:	230a      	movs	r3, #10
 80007e8:	6879      	ldr	r1, [r7, #4]
 80007ea:	4809      	ldr	r0, [pc, #36]	; (8000810 <debugPrintln+0x40>)
 80007ec:	f002 fa5c 	bl	8002ca8 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80007f0:	f640 230d 	movw	r3, #2573	; 0xa0d
 80007f4:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart1, (uint8_t *) newline, 2, 10);
 80007f6:	f107 010c 	add.w	r1, r7, #12
 80007fa:	230a      	movs	r3, #10
 80007fc:	2202      	movs	r2, #2
 80007fe:	4804      	ldr	r0, [pc, #16]	; (8000810 <debugPrintln+0x40>)
 8000800:	f002 fa52 	bl	8002ca8 <HAL_UART_Transmit>
	/* enable interrupts */
	vPortExitCritical();
 8000804:	f005 fa54 	bl	8005cb0 <vPortExitCritical>
}
 8000808:	bf00      	nop
 800080a:	3710      	adds	r7, #16
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	200206dc 	.word	0x200206dc

08000814 <vApplicationMallocFailedHook>:
    }
}


void vApplicationMallocFailedHook(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
    Called if a call to pvPortMalloc() fails because there is insufficient
    free memory available in the FreeRTOS heap.  pvPortMalloc() is called
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	debugPrintln("Malloc Failed Hook called!!!");
 8000818:	4801      	ldr	r0, [pc, #4]	; (8000820 <vApplicationMallocFailedHook+0xc>)
 800081a:	f7ff ffd9 	bl	80007d0 <debugPrintln>
    for( ;; );
 800081e:	e7fe      	b.n	800081e <vApplicationMallocFailedHook+0xa>
 8000820:	08008090 	.word	0x08008090

08000824 <vApplicationStackOverflowHook>:
}


void vApplicationStackOverflowHook( TaskHandle_t xTask, char * pcTaskName )
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
    /* Run time stack overflow checking is performed if
    configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected.  pxCurrentTCB can be
    inspected in the debugger if the task name passed into this function is
    corrupt. */
    for( ;; );
 800082e:	e7fe      	b.n	800082e <vApplicationStackOverflowHook+0xa>

08000830 <vApplicationIdleHook>:
}

void vApplicationIdleHook(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
    Called if a call to pvPortMalloc() fails because there is insufficient
    free memory available in the FreeRTOS heap.  pvPortMalloc() is called
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
    for( ;; );
 8000834:	e7fe      	b.n	8000834 <vApplicationIdleHook+0x4>
	...

08000838 <printTick>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
TaskHandle_t* tickTestHandle = NULL;
void printTick( void* pvParameters )
{
 8000838:	b580      	push	{r7, lr}
 800083a:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 800083e:	af00      	add	r7, sp, #0
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	6018      	str	r0, [r3, #0]
	char buffer[1024];
    for( ;; )
    {
    	snprintf(buffer, sizeof(buffer), "Tick: %lu", xTaskGetTickCount());
 8000844:	f003 ff66 	bl	8004714 <xTaskGetTickCount>
 8000848:	4603      	mov	r3, r0
 800084a:	f107 0008 	add.w	r0, r7, #8
 800084e:	4a07      	ldr	r2, [pc, #28]	; (800086c <printTick+0x34>)
 8000850:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000854:	f006 f8da 	bl	8006a0c <sniprintf>
    	debugPrintln(buffer);
 8000858:	f107 0308 	add.w	r3, r7, #8
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ffb7 	bl	80007d0 <debugPrintln>
    	vTaskDelay( 10000 / portTICK_PERIOD_MS );
 8000862:	f242 7010 	movw	r0, #10000	; 0x2710
 8000866:	f003 fe27 	bl	80044b8 <vTaskDelay>
    	snprintf(buffer, sizeof(buffer), "Tick: %lu", xTaskGetTickCount());
 800086a:	e7eb      	b.n	8000844 <printTick+0xc>
 800086c:	080080b0 	.word	0x080080b0

08000870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000876:	f000 fad4 	bl	8000e22 <HAL_Init>
  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087a:	f000 f855 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087e:	f7ff ff21 	bl	80006c4 <MX_GPIO_Init>
  MX_RNG_Init();
 8000882:	f000 f8fb 	bl	8000a7c <MX_RNG_Init>
  MX_USART1_UART_Init();
 8000886:	f000 fa2f 	bl	8000ce8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  #if DEBUG_MODE
  	  debugPrintln("Main Hardware Init finished");
 800088a:	481e      	ldr	r0, [pc, #120]	; (8000904 <main+0x94>)
 800088c:	f7ff ffa0 	bl	80007d0 <debugPrintln>
  #endif
  /* create queue for sending data between receiving UDP task and fft task */
  receivedQueue= xQueueCreate( 1, (sizeof( float32_t * ) * TOTAL_SAMPLE_SIZE));
 8000890:	2200      	movs	r2, #0
 8000892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000896:	2001      	movs	r0, #1
 8000898:	f002 fff8 	bl	800388c <xQueueGenericCreate>
 800089c:	4602      	mov	r2, r0
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <main+0x98>)
 80008a0:	601a      	str	r2, [r3, #0]
  /* create queue for sending data between fft task and sending UDP task */
  sendQueue= xQueueCreate( 1, (sizeof( float32_t * ) * FFT_SIZE) );
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008a8:	2001      	movs	r0, #1
 80008aa:	f002 ffef 	bl	800388c <xQueueGenericCreate>
 80008ae:	4602      	mov	r2, r0
 80008b0:	4b16      	ldr	r3, [pc, #88]	; (800090c <main+0x9c>)
 80008b2:	601a      	str	r2, [r3, #0]
  /* check if queue pointers are NULL */
  if ( ( receivedQueue == NULL ) || ( sendQueue == NULL) )
 80008b4:	4b14      	ldr	r3, [pc, #80]	; (8000908 <main+0x98>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d003      	beq.n	80008c4 <main+0x54>
 80008bc:	4b13      	ldr	r3, [pc, #76]	; (800090c <main+0x9c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d108      	bne.n	80008d6 <main+0x66>
  {
	  #if DEBUG_MODE == 1
		  debugPrintln( "--------------------------------");
 80008c4:	4812      	ldr	r0, [pc, #72]	; (8000910 <main+0xa0>)
 80008c6:	f7ff ff83 	bl	80007d0 <debugPrintln>
		  debugPrintln( " ONE QUEUE IS NULL !!!! ");
 80008ca:	4812      	ldr	r0, [pc, #72]	; (8000914 <main+0xa4>)
 80008cc:	f7ff ff80 	bl	80007d0 <debugPrintln>
		  debugPrintln( "--------------------------------");
 80008d0:	480f      	ldr	r0, [pc, #60]	; (8000910 <main+0xa0>)
 80008d2:	f7ff ff7d 	bl	80007d0 <debugPrintln>
	  #endif
  }
  /* init Freertos + TCP module */
  #if DEBUG_MODE == 1
  debugPrintln("IP Init");
 80008d6:	4810      	ldr	r0, [pc, #64]	; (8000918 <main+0xa8>)
 80008d8:	f7ff ff7a 	bl	80007d0 <debugPrintln>
//                   ucNetMask,
//                   ucGatewayAddress,
//                   ucDNSServerAddress,
//                   ucMACAddress );
  /* start the freertos scheduler */
  initEDFTasksStruct();
 80008dc:	f7ff fe88 	bl	80005f0 <initEDFTasksStruct>
  createEDFTask(printTick, "printTick", (unsigned short ) 300, NULL, 5, 50);
 80008e0:	2332      	movs	r3, #50	; 0x32
 80008e2:	9301      	str	r3, [sp, #4]
 80008e4:	2305      	movs	r3, #5
 80008e6:	9300      	str	r3, [sp, #0]
 80008e8:	2300      	movs	r3, #0
 80008ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80008ee:	490b      	ldr	r1, [pc, #44]	; (800091c <main+0xac>)
 80008f0:	480b      	ldr	r0, [pc, #44]	; (8000920 <main+0xb0>)
 80008f2:	f7ff fea5 	bl	8000640 <createEDFTask>
  #if DEBUG_MODE
  	  debugPrintln("Start Scheduler");
 80008f6:	480b      	ldr	r0, [pc, #44]	; (8000924 <main+0xb4>)
 80008f8:	f7ff ff6a 	bl	80007d0 <debugPrintln>
  #endif
//  xTaskCreate( printTick, "printTick", ( unsigned short ) 500 , NULL, 5, tickTestHandle );
  vTaskStartScheduler();
 80008fc:	f003 fe0c 	bl	8004518 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000900:	e7fe      	b.n	8000900 <main+0x90>
 8000902:	bf00      	nop
 8000904:	080080bc 	.word	0x080080bc
 8000908:	200002a4 	.word	0x200002a4
 800090c:	200002a8 	.word	0x200002a8
 8000910:	080080d8 	.word	0x080080d8
 8000914:	080080fc 	.word	0x080080fc
 8000918:	08008118 	.word	0x08008118
 800091c:	08008120 	.word	0x08008120
 8000920:	08000839 	.word	0x08000839
 8000924:	0800812c 	.word	0x0800812c

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b0b8      	sub	sp, #224	; 0xe0
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000932:	2234      	movs	r2, #52	; 0x34
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f005 fb50 	bl	8005fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800094c:	f107 0308 	add.w	r3, r7, #8
 8000950:	2290      	movs	r2, #144	; 0x90
 8000952:	2100      	movs	r1, #0
 8000954:	4618      	mov	r0, r3
 8000956:	f005 fb41 	bl	8005fdc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800095a:	4b3a      	ldr	r3, [pc, #232]	; (8000a44 <SystemClock_Config+0x11c>)
 800095c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095e:	4a39      	ldr	r2, [pc, #228]	; (8000a44 <SystemClock_Config+0x11c>)
 8000960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000964:	6413      	str	r3, [r2, #64]	; 0x40
 8000966:	4b37      	ldr	r3, [pc, #220]	; (8000a44 <SystemClock_Config+0x11c>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000972:	4b35      	ldr	r3, [pc, #212]	; (8000a48 <SystemClock_Config+0x120>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a34      	ldr	r2, [pc, #208]	; (8000a48 <SystemClock_Config+0x120>)
 8000978:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800097c:	6013      	str	r3, [r2, #0]
 800097e:	4b32      	ldr	r3, [pc, #200]	; (8000a48 <SystemClock_Config+0x120>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800098a:	2301      	movs	r3, #1
 800098c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000990:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000994:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000998:	2302      	movs	r3, #2
 800099a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800099e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009a6:	2319      	movs	r3, #25
 80009a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 432;
 80009ac:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80009b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80009ba:	2309      	movs	r3, #9
 80009bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80009c4:	4618      	mov	r0, r3
 80009c6:	f000 fd4f 	bl	8001468 <HAL_RCC_OscConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80009d0:	f000 f850 	bl	8000a74 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009d4:	f000 fcf8 	bl	80013c8 <HAL_PWREx_EnableOverDrive>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80009de:	f000 f849 	bl	8000a74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009e2:	230f      	movs	r3, #15
 80009e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009e8:	2302      	movs	r3, #2
 80009ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a04:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000a08:	2107      	movs	r1, #7
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 ffda 	bl	80019c4 <HAL_RCC_ClockConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000a16:	f000 f82d 	bl	8000a74 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_CLK48;
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <SystemClock_Config+0x124>)
 8000a1c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a28:	f107 0308 	add.w	r3, r7, #8
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f001 f9cd 	bl	8001dcc <HAL_RCCEx_PeriphCLKConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0x114>
  {
    Error_Handler();
 8000a38:	f000 f81c 	bl	8000a74 <Error_Handler>
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	37e0      	adds	r7, #224	; 0xe0
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40007000 	.word	0x40007000
 8000a4c:	00200040 	.word	0x00200040

08000a50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a04      	ldr	r2, [pc, #16]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d101      	bne.n	8000a66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a62:	f000 f9eb 	bl	8000e3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40001000 	.word	0x40001000

08000a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <Error_Handler+0x6>

08000a7c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0

  hrng.Instance = RNG;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <MX_RNG_Init+0x20>)
 8000a82:	4a07      	ldr	r2, [pc, #28]	; (8000aa0 <MX_RNG_Init+0x24>)
 8000a84:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_RNG_Init+0x20>)
 8000a88:	f001 fdc6 	bl	8002618 <HAL_RNG_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000a92:	f7ff ffef 	bl	8000a74 <Error_Handler>
  }

}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	2002068c 	.word	0x2002068c
 8000aa0:	50060800 	.word	0x50060800

08000aa4 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <HAL_RNG_MspInit+0x44>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d113      	bne.n	8000ade <HAL_RNG_MspInit+0x3a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_RNG_MspInit+0x48>)
 8000ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aba:	4a0c      	ldr	r2, [pc, #48]	; (8000aec <HAL_RNG_MspInit+0x48>)
 8000abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ac0:	6353      	str	r3, [r2, #52]	; 0x34
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <HAL_RNG_MspInit+0x48>)
 8000ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]

    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2050      	movs	r0, #80	; 0x50
 8000ad4:	f000 fa8a 	bl	8000fec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8000ad8:	2050      	movs	r0, #80	; 0x50
 8000ada:	f000 faa3 	bl	8001024 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000ade:	bf00      	nop
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	50060800 	.word	0x50060800
 8000aec:	40023800 	.word	0x40023800

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <HAL_MspInit+0x44>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <HAL_MspInit+0x44>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	; 0x40
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <HAL_MspInit+0x44>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <HAL_MspInit+0x44>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	4a08      	ldr	r2, [pc, #32]	; (8000b34 <HAL_MspInit+0x44>)
 8000b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b18:	6453      	str	r3, [r2, #68]	; 0x44
 8000b1a:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_MspInit+0x44>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	; 0x30
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	2036      	movs	r0, #54	; 0x36
 8000b4e:	f000 fa4d 	bl	8000fec <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b52:	2036      	movs	r0, #54	; 0x36
 8000b54:	f000 fa66 	bl	8001024 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b58:	4b1f      	ldr	r3, [pc, #124]	; (8000bd8 <HAL_InitTick+0xa0>)
 8000b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5c:	4a1e      	ldr	r2, [pc, #120]	; (8000bd8 <HAL_InitTick+0xa0>)
 8000b5e:	f043 0310 	orr.w	r3, r3, #16
 8000b62:	6413      	str	r3, [r2, #64]	; 0x40
 8000b64:	4b1c      	ldr	r3, [pc, #112]	; (8000bd8 <HAL_InitTick+0xa0>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b68:	f003 0310 	and.w	r3, r3, #16
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b70:	f107 0210 	add.w	r2, r7, #16
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4611      	mov	r1, r2
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f001 f8f4 	bl	8001d68 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b80:	f001 f8ca 	bl	8001d18 <HAL_RCC_GetPCLK1Freq>
 8000b84:	4603      	mov	r3, r0
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b8c:	4a13      	ldr	r2, [pc, #76]	; (8000bdc <HAL_InitTick+0xa4>)
 8000b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b92:	0c9b      	lsrs	r3, r3, #18
 8000b94:	3b01      	subs	r3, #1
 8000b96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b98:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <HAL_InitTick+0xa8>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <HAL_InitTick+0xac>)
 8000b9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b9e:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <HAL_InitTick+0xa8>)
 8000ba0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ba4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_InitTick+0xa8>)
 8000ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000baa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_InitTick+0xa8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <HAL_InitTick+0xa8>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000bb8:	4809      	ldr	r0, [pc, #36]	; (8000be0 <HAL_InitTick+0xa8>)
 8000bba:	f001 fdc2 	bl	8002742 <HAL_TIM_Base_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d104      	bne.n	8000bce <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000bc4:	4806      	ldr	r0, [pc, #24]	; (8000be0 <HAL_InitTick+0xa8>)
 8000bc6:	f001 fdf1 	bl	80027ac <HAL_TIM_Base_Start_IT>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	e000      	b.n	8000bd0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3730      	adds	r7, #48	; 0x30
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	431bde83 	.word	0x431bde83
 8000be0:	2002069c 	.word	0x2002069c
 8000be4:	40001000 	.word	0x40001000

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <NMI_Handler+0x4>
	...

08000bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LD_USER1_GPIO_Port, LD_USER1_Pin, 1);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bfa:	4802      	ldr	r0, [pc, #8]	; (8000c04 <HardFault_Handler+0x14>)
 8000bfc:	f000 fbca 	bl	8001394 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <HardFault_Handler+0x10>
 8000c02:	bf00      	nop
 8000c04:	40022400 	.word	0x40022400

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <MemManage_Handler+0x4>

08000c0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c12:	e7fe      	b.n	8000c12 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c2c:	4802      	ldr	r0, [pc, #8]	; (8000c38 <TIM6_DAC_IRQHandler+0x10>)
 8000c2e:	f001 fde7 	bl	8002800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	2002069c 	.word	0x2002069c

08000c3c <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8000c40:	4802      	ldr	r0, [pc, #8]	; (8000c4c <RNG_IRQHandler+0x10>)
 8000c42:	f001 fd13 	bl	800266c <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	2002068c 	.word	0x2002068c

08000c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c58:	4a14      	ldr	r2, [pc, #80]	; (8000cac <_sbrk+0x5c>)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <_sbrk+0x60>)
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c64:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <_sbrk+0x64>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d102      	bne.n	8000c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <_sbrk+0x64>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	; (8000cb8 <_sbrk+0x68>)
 8000c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <_sbrk+0x64>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d207      	bcs.n	8000c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c80:	f005 f95e 	bl	8005f40 <__errno>
 8000c84:	4602      	mov	r2, r0
 8000c86:	230c      	movs	r3, #12
 8000c88:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8e:	e009      	b.n	8000ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <_sbrk+0x64>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	4a05      	ldr	r2, [pc, #20]	; (8000cb4 <_sbrk+0x64>)
 8000ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20080000 	.word	0x20080000
 8000cb0:	00000400 	.word	0x00000400
 8000cb4:	200002ac 	.word	0x200002ac
 8000cb8:	200207a8 	.word	0x200207a8

08000cbc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <SystemInit+0x28>)
 8000cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cc6:	4a07      	ldr	r2, [pc, #28]	; (8000ce4 <SystemInit+0x28>)
 8000cc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ccc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cd0:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <SystemInit+0x28>)
 8000cd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cd6:	609a      	str	r2, [r3, #8]
#endif
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000cec:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000cee:	4a15      	ldr	r2, [pc, #84]	; (8000d44 <MX_USART1_UART_Init+0x5c>)
 8000cf0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000cf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cf8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cfa:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d0e:	220c      	movs	r2, #12
 8000d10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d18:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d1e:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d24:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d2a:	4805      	ldr	r0, [pc, #20]	; (8000d40 <MX_USART1_UART_Init+0x58>)
 8000d2c:	f001 ff6e 	bl	8002c0c <HAL_UART_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d36:	f7ff fe9d 	bl	8000a74 <Error_Handler>
  }

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200206dc 	.word	0x200206dc
 8000d44:	40011000 	.word	0x40011000

08000d48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a17      	ldr	r2, [pc, #92]	; (8000dc4 <HAL_UART_MspInit+0x7c>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d128      	bne.n	8000dbc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d6a:	4b17      	ldr	r3, [pc, #92]	; (8000dc8 <HAL_UART_MspInit+0x80>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6e:	4a16      	ldr	r2, [pc, #88]	; (8000dc8 <HAL_UART_MspInit+0x80>)
 8000d70:	f043 0310 	orr.w	r3, r3, #16
 8000d74:	6453      	str	r3, [r2, #68]	; 0x44
 8000d76:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <HAL_UART_MspInit+0x80>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7a:	f003 0310 	and.w	r3, r3, #16
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <HAL_UART_MspInit+0x80>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a10      	ldr	r2, [pc, #64]	; (8000dc8 <HAL_UART_MspInit+0x80>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <HAL_UART_MspInit+0x80>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8000d9a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da8:	2303      	movs	r3, #3
 8000daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dac:	2307      	movs	r3, #7
 8000dae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	4805      	ldr	r0, [pc, #20]	; (8000dcc <HAL_UART_MspInit+0x84>)
 8000db8:	f000 f942 	bl	8001040 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000dbc:	bf00      	nop
 8000dbe:	3728      	adds	r7, #40	; 0x28
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40011000 	.word	0x40011000
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020000 	.word	0x40020000

08000dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000dd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000dd6:	e003      	b.n	8000de0 <LoopCopyDataInit>

08000dd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000dda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ddc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000dde:	3104      	adds	r1, #4

08000de0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000de0:	480b      	ldr	r0, [pc, #44]	; (8000e10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000de4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000de6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000de8:	d3f6      	bcc.n	8000dd8 <CopyDataInit>
  ldr  r2, =_sbss
 8000dea:	4a0b      	ldr	r2, [pc, #44]	; (8000e18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000dec:	e002      	b.n	8000df4 <LoopFillZerobss>

08000dee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000dee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000df0:	f842 3b04 	str.w	r3, [r2], #4

08000df4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000df6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000df8:	d3f9      	bcc.n	8000dee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dfa:	f7ff ff5f 	bl	8000cbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dfe:	f005 f8a5 	bl	8005f4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e02:	f7ff fd35 	bl	8000870 <main>
  bx  lr    
 8000e06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e08:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000e0c:	08008528 	.word	0x08008528
  ldr  r0, =_sdata
 8000e10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e14:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 8000e18:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 8000e1c:	200207a4 	.word	0x200207a4

08000e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC_IRQHandler>

08000e22 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e26:	2003      	movs	r0, #3
 8000e28:	f000 f8d5 	bl	8000fd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f7ff fe83 	bl	8000b38 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000e32:	f7ff fe5d 	bl	8000af0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000e36:	2300      	movs	r3, #0
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <HAL_IncTick+0x20>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_IncTick+0x24>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <HAL_IncTick+0x24>)
 8000e4e:	6013      	str	r3, [r2, #0]
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000030 	.word	0x20000030
 8000e60:	2002075c 	.word	0x2002075c

08000e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return uwTick;
 8000e68:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <HAL_GetTick+0x14>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	2002075c 	.word	0x2002075c

08000e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <__NVIC_SetPriorityGrouping+0x40>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e98:	4013      	ands	r3, r2
 8000e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eaa:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <__NVIC_SetPriorityGrouping+0x40>)
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	60d3      	str	r3, [r2, #12]
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00
 8000ec0:	05fa0000 	.word	0x05fa0000

08000ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec8:	4b04      	ldr	r3, [pc, #16]	; (8000edc <__NVIC_GetPriorityGrouping+0x18>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	0a1b      	lsrs	r3, r3, #8
 8000ece:	f003 0307 	and.w	r3, r3, #7
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	db0b      	blt.n	8000f0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	f003 021f 	and.w	r2, r3, #31
 8000ef8:	4907      	ldr	r1, [pc, #28]	; (8000f18 <__NVIC_EnableIRQ+0x38>)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	095b      	lsrs	r3, r3, #5
 8000f00:	2001      	movs	r0, #1
 8000f02:	fa00 f202 	lsl.w	r2, r0, r2
 8000f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000e100 	.word	0xe000e100

08000f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	6039      	str	r1, [r7, #0]
 8000f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db0a      	blt.n	8000f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	490c      	ldr	r1, [pc, #48]	; (8000f68 <__NVIC_SetPriority+0x4c>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	0112      	lsls	r2, r2, #4
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	440b      	add	r3, r1
 8000f40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f44:	e00a      	b.n	8000f5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4908      	ldr	r1, [pc, #32]	; (8000f6c <__NVIC_SetPriority+0x50>)
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	3b04      	subs	r3, #4
 8000f54:	0112      	lsls	r2, r2, #4
 8000f56:	b2d2      	uxtb	r2, r2
 8000f58:	440b      	add	r3, r1
 8000f5a:	761a      	strb	r2, [r3, #24]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	e000e100 	.word	0xe000e100
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	; 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	f1c3 0307 	rsb	r3, r3, #7
 8000f8a:	2b04      	cmp	r3, #4
 8000f8c:	bf28      	it	cs
 8000f8e:	2304      	movcs	r3, #4
 8000f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	3304      	adds	r3, #4
 8000f96:	2b06      	cmp	r3, #6
 8000f98:	d902      	bls.n	8000fa0 <NVIC_EncodePriority+0x30>
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	3b03      	subs	r3, #3
 8000f9e:	e000      	b.n	8000fa2 <NVIC_EncodePriority+0x32>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43da      	mvns	r2, r3
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	401a      	ands	r2, r3
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc2:	43d9      	mvns	r1, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc8:	4313      	orrs	r3, r2
         );
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3724      	adds	r7, #36	; 0x24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b082      	sub	sp, #8
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff ff4c 	bl	8000e7c <__NVIC_SetPriorityGrouping>
}
 8000fe4:	bf00      	nop
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ffe:	f7ff ff61 	bl	8000ec4 <__NVIC_GetPriorityGrouping>
 8001002:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	68b9      	ldr	r1, [r7, #8]
 8001008:	6978      	ldr	r0, [r7, #20]
 800100a:	f7ff ffb1 	bl	8000f70 <NVIC_EncodePriority>
 800100e:	4602      	mov	r2, r0
 8001010:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001014:	4611      	mov	r1, r2
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff ff80 	bl	8000f1c <__NVIC_SetPriority>
}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff54 	bl	8000ee0 <__NVIC_EnableIRQ>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001040:	b480      	push	{r7}
 8001042:	b089      	sub	sp, #36	; 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
 800105e:	e175      	b.n	800134c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001060:	2201      	movs	r2, #1
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	697a      	ldr	r2, [r7, #20]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	429a      	cmp	r2, r3
 800107a:	f040 8164 	bne.w	8001346 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d00b      	beq.n	800109e <HAL_GPIO_Init+0x5e>
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b02      	cmp	r3, #2
 800108c:	d007      	beq.n	800109e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001092:	2b11      	cmp	r3, #17
 8001094:	d003      	beq.n	800109e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	2b12      	cmp	r3, #18
 800109c:	d130      	bne.n	8001100 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	2203      	movs	r2, #3
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010d4:	2201      	movs	r2, #1
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	43db      	mvns	r3, r3
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	4013      	ands	r3, r2
 80010e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	091b      	lsrs	r3, r3, #4
 80010ea:	f003 0201 	and.w	r2, r3, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	2203      	movs	r2, #3
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d003      	beq.n	8001140 <HAL_GPIO_Init+0x100>
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2b12      	cmp	r3, #18
 800113e:	d123      	bne.n	8001188 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	08da      	lsrs	r2, r3, #3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3208      	adds	r2, #8
 8001148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	220f      	movs	r2, #15
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	691a      	ldr	r2, [r3, #16]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	08da      	lsrs	r2, r3, #3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	3208      	adds	r2, #8
 8001182:	69b9      	ldr	r1, [r7, #24]
 8001184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2203      	movs	r2, #3
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4013      	ands	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0203 	and.w	r2, r3, #3
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 80be 	beq.w	8001346 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ca:	4b65      	ldr	r3, [pc, #404]	; (8001360 <HAL_GPIO_Init+0x320>)
 80011cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ce:	4a64      	ldr	r2, [pc, #400]	; (8001360 <HAL_GPIO_Init+0x320>)
 80011d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d4:	6453      	str	r3, [r2, #68]	; 0x44
 80011d6:	4b62      	ldr	r3, [pc, #392]	; (8001360 <HAL_GPIO_Init+0x320>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80011e2:	4a60      	ldr	r2, [pc, #384]	; (8001364 <HAL_GPIO_Init+0x324>)
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	3302      	adds	r3, #2
 80011ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	220f      	movs	r2, #15
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4013      	ands	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a57      	ldr	r2, [pc, #348]	; (8001368 <HAL_GPIO_Init+0x328>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d037      	beq.n	800127e <HAL_GPIO_Init+0x23e>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a56      	ldr	r2, [pc, #344]	; (800136c <HAL_GPIO_Init+0x32c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d031      	beq.n	800127a <HAL_GPIO_Init+0x23a>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a55      	ldr	r2, [pc, #340]	; (8001370 <HAL_GPIO_Init+0x330>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d02b      	beq.n	8001276 <HAL_GPIO_Init+0x236>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a54      	ldr	r2, [pc, #336]	; (8001374 <HAL_GPIO_Init+0x334>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d025      	beq.n	8001272 <HAL_GPIO_Init+0x232>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a53      	ldr	r2, [pc, #332]	; (8001378 <HAL_GPIO_Init+0x338>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d01f      	beq.n	800126e <HAL_GPIO_Init+0x22e>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a52      	ldr	r2, [pc, #328]	; (800137c <HAL_GPIO_Init+0x33c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d019      	beq.n	800126a <HAL_GPIO_Init+0x22a>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a51      	ldr	r2, [pc, #324]	; (8001380 <HAL_GPIO_Init+0x340>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d013      	beq.n	8001266 <HAL_GPIO_Init+0x226>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a50      	ldr	r2, [pc, #320]	; (8001384 <HAL_GPIO_Init+0x344>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d00d      	beq.n	8001262 <HAL_GPIO_Init+0x222>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4f      	ldr	r2, [pc, #316]	; (8001388 <HAL_GPIO_Init+0x348>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d007      	beq.n	800125e <HAL_GPIO_Init+0x21e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4e      	ldr	r2, [pc, #312]	; (800138c <HAL_GPIO_Init+0x34c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d101      	bne.n	800125a <HAL_GPIO_Init+0x21a>
 8001256:	2309      	movs	r3, #9
 8001258:	e012      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800125a:	230a      	movs	r3, #10
 800125c:	e010      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800125e:	2308      	movs	r3, #8
 8001260:	e00e      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001262:	2307      	movs	r3, #7
 8001264:	e00c      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001266:	2306      	movs	r3, #6
 8001268:	e00a      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800126a:	2305      	movs	r3, #5
 800126c:	e008      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800126e:	2304      	movs	r3, #4
 8001270:	e006      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001272:	2303      	movs	r3, #3
 8001274:	e004      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001276:	2302      	movs	r3, #2
 8001278:	e002      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800127e:	2300      	movs	r3, #0
 8001280:	69fa      	ldr	r2, [r7, #28]
 8001282:	f002 0203 	and.w	r2, r2, #3
 8001286:	0092      	lsls	r2, r2, #2
 8001288:	4093      	lsls	r3, r2
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001290:	4934      	ldr	r1, [pc, #208]	; (8001364 <HAL_GPIO_Init+0x324>)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	089b      	lsrs	r3, r3, #2
 8001296:	3302      	adds	r3, #2
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800129e:	4b3c      	ldr	r3, [pc, #240]	; (8001390 <HAL_GPIO_Init+0x350>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	43db      	mvns	r3, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4013      	ands	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012c2:	4a33      	ldr	r2, [pc, #204]	; (8001390 <HAL_GPIO_Init+0x350>)
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012c8:	4b31      	ldr	r3, [pc, #196]	; (8001390 <HAL_GPIO_Init+0x350>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	43db      	mvns	r3, r3
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4013      	ands	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ec:	4a28      	ldr	r2, [pc, #160]	; (8001390 <HAL_GPIO_Init+0x350>)
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012f2:	4b27      	ldr	r3, [pc, #156]	; (8001390 <HAL_GPIO_Init+0x350>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4313      	orrs	r3, r2
 8001314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001316:	4a1e      	ldr	r2, [pc, #120]	; (8001390 <HAL_GPIO_Init+0x350>)
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <HAL_GPIO_Init+0x350>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	43db      	mvns	r3, r3
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4013      	ands	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	4313      	orrs	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001340:	4a13      	ldr	r2, [pc, #76]	; (8001390 <HAL_GPIO_Init+0x350>)
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3301      	adds	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	2b0f      	cmp	r3, #15
 8001350:	f67f ae86 	bls.w	8001060 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001354:	bf00      	nop
 8001356:	3724      	adds	r7, #36	; 0x24
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	40023800 	.word	0x40023800
 8001364:	40013800 	.word	0x40013800
 8001368:	40020000 	.word	0x40020000
 800136c:	40020400 	.word	0x40020400
 8001370:	40020800 	.word	0x40020800
 8001374:	40020c00 	.word	0x40020c00
 8001378:	40021000 	.word	0x40021000
 800137c:	40021400 	.word	0x40021400
 8001380:	40021800 	.word	0x40021800
 8001384:	40021c00 	.word	0x40021c00
 8001388:	40022000 	.word	0x40022000
 800138c:	40022400 	.word	0x40022400
 8001390:	40013c00 	.word	0x40013c00

08001394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	807b      	strh	r3, [r7, #2]
 80013a0:	4613      	mov	r3, r2
 80013a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a4:	787b      	ldrb	r3, [r7, #1]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013aa:	887a      	ldrh	r2, [r7, #2]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80013b0:	e003      	b.n	80013ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80013b2:	887b      	ldrh	r3, [r7, #2]
 80013b4:	041a      	lsls	r2, r3, #16
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	619a      	str	r2, [r3, #24]
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	4b23      	ldr	r3, [pc, #140]	; (8001460 <HAL_PWREx_EnableOverDrive+0x98>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	4a22      	ldr	r2, [pc, #136]	; (8001460 <HAL_PWREx_EnableOverDrive+0x98>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013dc:	6413      	str	r3, [r2, #64]	; 0x40
 80013de:	4b20      	ldr	r3, [pc, #128]	; (8001460 <HAL_PWREx_EnableOverDrive+0x98>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80013ea:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a1d      	ldr	r2, [pc, #116]	; (8001464 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013f6:	f7ff fd35 	bl	8000e64 <HAL_GetTick>
 80013fa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013fc:	e009      	b.n	8001412 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80013fe:	f7ff fd31 	bl	8000e64 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800140c:	d901      	bls.n	8001412 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e022      	b.n	8001458 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001412:	4b14      	ldr	r3, [pc, #80]	; (8001464 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800141a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800141e:	d1ee      	bne.n	80013fe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001426:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800142c:	f7ff fd1a 	bl	8000e64 <HAL_GetTick>
 8001430:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001432:	e009      	b.n	8001448 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001434:	f7ff fd16 	bl	8000e64 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001442:	d901      	bls.n	8001448 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e007      	b.n	8001458 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001448:	4b06      	ldr	r3, [pc, #24]	; (8001464 <HAL_PWREx_EnableOverDrive+0x9c>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001450:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001454:	d1ee      	bne.n	8001434 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40023800 	.word	0x40023800
 8001464:	40007000 	.word	0x40007000

08001468 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001470:	2300      	movs	r3, #0
 8001472:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e29b      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	2b00      	cmp	r3, #0
 8001488:	f000 8087 	beq.w	800159a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800148c:	4b96      	ldr	r3, [pc, #600]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	f003 030c 	and.w	r3, r3, #12
 8001494:	2b04      	cmp	r3, #4
 8001496:	d00c      	beq.n	80014b2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001498:	4b93      	ldr	r3, [pc, #588]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f003 030c 	and.w	r3, r3, #12
 80014a0:	2b08      	cmp	r3, #8
 80014a2:	d112      	bne.n	80014ca <HAL_RCC_OscConfig+0x62>
 80014a4:	4b90      	ldr	r3, [pc, #576]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014b0:	d10b      	bne.n	80014ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b2:	4b8d      	ldr	r3, [pc, #564]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d06c      	beq.n	8001598 <HAL_RCC_OscConfig+0x130>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d168      	bne.n	8001598 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e275      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014d2:	d106      	bne.n	80014e2 <HAL_RCC_OscConfig+0x7a>
 80014d4:	4b84      	ldr	r3, [pc, #528]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a83      	ldr	r2, [pc, #524]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014de:	6013      	str	r3, [r2, #0]
 80014e0:	e02e      	b.n	8001540 <HAL_RCC_OscConfig+0xd8>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d10c      	bne.n	8001504 <HAL_RCC_OscConfig+0x9c>
 80014ea:	4b7f      	ldr	r3, [pc, #508]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a7e      	ldr	r2, [pc, #504]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	4b7c      	ldr	r3, [pc, #496]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a7b      	ldr	r2, [pc, #492]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80014fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	e01d      	b.n	8001540 <HAL_RCC_OscConfig+0xd8>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0xc0>
 800150e:	4b76      	ldr	r3, [pc, #472]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a75      	ldr	r2, [pc, #468]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	4b73      	ldr	r3, [pc, #460]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a72      	ldr	r2, [pc, #456]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	e00b      	b.n	8001540 <HAL_RCC_OscConfig+0xd8>
 8001528:	4b6f      	ldr	r3, [pc, #444]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a6e      	ldr	r2, [pc, #440]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800152e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	4b6c      	ldr	r3, [pc, #432]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a6b      	ldr	r2, [pc, #428]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800153a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800153e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d013      	beq.n	8001570 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001548:	f7ff fc8c 	bl	8000e64 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001550:	f7ff fc88 	bl	8000e64 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b64      	cmp	r3, #100	; 0x64
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e229      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001562:	4b61      	ldr	r3, [pc, #388]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0f0      	beq.n	8001550 <HAL_RCC_OscConfig+0xe8>
 800156e:	e014      	b.n	800159a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001570:	f7ff fc78 	bl	8000e64 <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fc74 	bl	8000e64 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e215      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158a:	4b57      	ldr	r3, [pc, #348]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f0      	bne.n	8001578 <HAL_RCC_OscConfig+0x110>
 8001596:	e000      	b.n	800159a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d069      	beq.n	800167a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015a6:	4b50      	ldr	r3, [pc, #320]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d00b      	beq.n	80015ca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b2:	4b4d      	ldr	r3, [pc, #308]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 030c 	and.w	r3, r3, #12
 80015ba:	2b08      	cmp	r3, #8
 80015bc:	d11c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x190>
 80015be:	4b4a      	ldr	r3, [pc, #296]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d116      	bne.n	80015f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ca:	4b47      	ldr	r3, [pc, #284]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <HAL_RCC_OscConfig+0x17a>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d001      	beq.n	80015e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e1e9      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e2:	4b41      	ldr	r3, [pc, #260]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	493d      	ldr	r1, [pc, #244]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f6:	e040      	b.n	800167a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d023      	beq.n	8001648 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001600:	4b39      	ldr	r3, [pc, #228]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a38      	ldr	r2, [pc, #224]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160c:	f7ff fc2a 	bl	8000e64 <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001614:	f7ff fc26 	bl	8000e64 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e1c7      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001626:	4b30      	ldr	r3, [pc, #192]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d0f0      	beq.n	8001614 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001632:	4b2d      	ldr	r3, [pc, #180]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	4929      	ldr	r1, [pc, #164]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001642:	4313      	orrs	r3, r2
 8001644:	600b      	str	r3, [r1, #0]
 8001646:	e018      	b.n	800167a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001648:	4b27      	ldr	r3, [pc, #156]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a26      	ldr	r2, [pc, #152]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 800164e:	f023 0301 	bic.w	r3, r3, #1
 8001652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001654:	f7ff fc06 	bl	8000e64 <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165c:	f7ff fc02 	bl	8000e64 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e1a3      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0308 	and.w	r3, r3, #8
 8001682:	2b00      	cmp	r3, #0
 8001684:	d038      	beq.n	80016f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	695b      	ldr	r3, [r3, #20]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d019      	beq.n	80016c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001692:	4a15      	ldr	r2, [pc, #84]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800169a:	f7ff fbe3 	bl	8000e64 <HAL_GetTick>
 800169e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a2:	f7ff fbdf 	bl	8000e64 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e180      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80016b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016b8:	f003 0302 	and.w	r3, r3, #2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d0f0      	beq.n	80016a2 <HAL_RCC_OscConfig+0x23a>
 80016c0:	e01a      	b.n	80016f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80016c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016c6:	4a08      	ldr	r2, [pc, #32]	; (80016e8 <HAL_RCC_OscConfig+0x280>)
 80016c8:	f023 0301 	bic.w	r3, r3, #1
 80016cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ce:	f7ff fbc9 	bl	8000e64 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d4:	e00a      	b.n	80016ec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d6:	f7ff fbc5 	bl	8000e64 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d903      	bls.n	80016ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e166      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
 80016e8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ec:	4b92      	ldr	r3, [pc, #584]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80016ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1ee      	bne.n	80016d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	f000 80a4 	beq.w	800184e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001706:	4b8c      	ldr	r3, [pc, #560]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10d      	bne.n	800172e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	4b89      	ldr	r3, [pc, #548]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	4a88      	ldr	r2, [pc, #544]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	6413      	str	r3, [r2, #64]	; 0x40
 800171e:	4b86      	ldr	r3, [pc, #536]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172a:	2301      	movs	r3, #1
 800172c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800172e:	4b83      	ldr	r3, [pc, #524]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001736:	2b00      	cmp	r3, #0
 8001738:	d118      	bne.n	800176c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800173a:	4b80      	ldr	r3, [pc, #512]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a7f      	ldr	r2, [pc, #508]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001746:	f7ff fb8d 	bl	8000e64 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800174e:	f7ff fb89 	bl	8000e64 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b64      	cmp	r3, #100	; 0x64
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e12a      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001760:	4b76      	ldr	r3, [pc, #472]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d106      	bne.n	8001782 <HAL_RCC_OscConfig+0x31a>
 8001774:	4b70      	ldr	r3, [pc, #448]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001778:	4a6f      	ldr	r2, [pc, #444]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6713      	str	r3, [r2, #112]	; 0x70
 8001780:	e02d      	b.n	80017de <HAL_RCC_OscConfig+0x376>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10c      	bne.n	80017a4 <HAL_RCC_OscConfig+0x33c>
 800178a:	4b6b      	ldr	r3, [pc, #428]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800178c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800178e:	4a6a      	ldr	r2, [pc, #424]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	6713      	str	r3, [r2, #112]	; 0x70
 8001796:	4b68      	ldr	r3, [pc, #416]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800179a:	4a67      	ldr	r2, [pc, #412]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800179c:	f023 0304 	bic.w	r3, r3, #4
 80017a0:	6713      	str	r3, [r2, #112]	; 0x70
 80017a2:	e01c      	b.n	80017de <HAL_RCC_OscConfig+0x376>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	2b05      	cmp	r3, #5
 80017aa:	d10c      	bne.n	80017c6 <HAL_RCC_OscConfig+0x35e>
 80017ac:	4b62      	ldr	r3, [pc, #392]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017b0:	4a61      	ldr	r2, [pc, #388]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017b2:	f043 0304 	orr.w	r3, r3, #4
 80017b6:	6713      	str	r3, [r2, #112]	; 0x70
 80017b8:	4b5f      	ldr	r3, [pc, #380]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017bc:	4a5e      	ldr	r2, [pc, #376]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	6713      	str	r3, [r2, #112]	; 0x70
 80017c4:	e00b      	b.n	80017de <HAL_RCC_OscConfig+0x376>
 80017c6:	4b5c      	ldr	r3, [pc, #368]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ca:	4a5b      	ldr	r2, [pc, #364]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017cc:	f023 0301 	bic.w	r3, r3, #1
 80017d0:	6713      	str	r3, [r2, #112]	; 0x70
 80017d2:	4b59      	ldr	r3, [pc, #356]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d6:	4a58      	ldr	r2, [pc, #352]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017d8:	f023 0304 	bic.w	r3, r3, #4
 80017dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d015      	beq.n	8001812 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e6:	f7ff fb3d 	bl	8000e64 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ec:	e00a      	b.n	8001804 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ee:	f7ff fb39 	bl	8000e64 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e0d8      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001804:	4b4c      	ldr	r3, [pc, #304]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0ee      	beq.n	80017ee <HAL_RCC_OscConfig+0x386>
 8001810:	e014      	b.n	800183c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001812:	f7ff fb27 	bl	8000e64 <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001818:	e00a      	b.n	8001830 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181a:	f7ff fb23 	bl	8000e64 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	f241 3288 	movw	r2, #5000	; 0x1388
 8001828:	4293      	cmp	r3, r2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e0c2      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001830:	4b41      	ldr	r3, [pc, #260]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1ee      	bne.n	800181a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800183c:	7dfb      	ldrb	r3, [r7, #23]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d105      	bne.n	800184e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001842:	4b3d      	ldr	r3, [pc, #244]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001846:	4a3c      	ldr	r2, [pc, #240]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001848:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800184c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 80ae 	beq.w	80019b4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001858:	4b37      	ldr	r3, [pc, #220]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f003 030c 	and.w	r3, r3, #12
 8001860:	2b08      	cmp	r3, #8
 8001862:	d06d      	beq.n	8001940 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	2b02      	cmp	r3, #2
 800186a:	d14b      	bne.n	8001904 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800186c:	4b32      	ldr	r3, [pc, #200]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a31      	ldr	r2, [pc, #196]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001872:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001878:	f7ff faf4 	bl	8000e64 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001880:	f7ff faf0 	bl	8000e64 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e091      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001892:	4b29      	ldr	r3, [pc, #164]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f0      	bne.n	8001880 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69da      	ldr	r2, [r3, #28]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ac:	019b      	lsls	r3, r3, #6
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b4:	085b      	lsrs	r3, r3, #1
 80018b6:	3b01      	subs	r3, #1
 80018b8:	041b      	lsls	r3, r3, #16
 80018ba:	431a      	orrs	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c0:	061b      	lsls	r3, r3, #24
 80018c2:	431a      	orrs	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	071b      	lsls	r3, r3, #28
 80018ca:	491b      	ldr	r1, [pc, #108]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a18      	ldr	r2, [pc, #96]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018dc:	f7ff fac2 	bl	8000e64 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e4:	f7ff fabe 	bl	8000e64 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e05f      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x47c>
 8001902:	e057      	b.n	80019b4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800190a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800190e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001910:	f7ff faa8 	bl	8000e64 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001918:	f7ff faa4 	bl	8000e64 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e045      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800192a:	4b03      	ldr	r3, [pc, #12]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f0      	bne.n	8001918 <HAL_RCC_OscConfig+0x4b0>
 8001936:	e03d      	b.n	80019b4 <HAL_RCC_OscConfig+0x54c>
 8001938:	40023800 	.word	0x40023800
 800193c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001940:	4b1f      	ldr	r3, [pc, #124]	; (80019c0 <HAL_RCC_OscConfig+0x558>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d030      	beq.n	80019b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001958:	429a      	cmp	r2, r3
 800195a:	d129      	bne.n	80019b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001966:	429a      	cmp	r2, r3
 8001968:	d122      	bne.n	80019b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001970:	4013      	ands	r3, r2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001976:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001978:	4293      	cmp	r3, r2
 800197a:	d119      	bne.n	80019b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001986:	085b      	lsrs	r3, r3, #1
 8001988:	3b01      	subs	r3, #1
 800198a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800198c:	429a      	cmp	r2, r3
 800198e:	d10f      	bne.n	80019b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800199c:	429a      	cmp	r2, r3
 800199e:	d107      	bne.n	80019b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d001      	beq.n	80019b4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e000      	b.n	80019b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800

080019c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e0d0      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019dc:	4b6a      	ldr	r3, [pc, #424]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d910      	bls.n	8001a0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ea:	4b67      	ldr	r3, [pc, #412]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f023 020f 	bic.w	r2, r3, #15
 80019f2:	4965      	ldr	r1, [pc, #404]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fa:	4b63      	ldr	r3, [pc, #396]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d001      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e0b8      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a24:	4b59      	ldr	r3, [pc, #356]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4a58      	ldr	r2, [pc, #352]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a3c:	4b53      	ldr	r3, [pc, #332]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4a52      	ldr	r2, [pc, #328]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a48:	4b50      	ldr	r3, [pc, #320]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	494d      	ldr	r1, [pc, #308]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d040      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d107      	bne.n	8001a7e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6e:	4b47      	ldr	r3, [pc, #284]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d115      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e07f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d107      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a86:	4b41      	ldr	r3, [pc, #260]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d109      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e073      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a96:	4b3d      	ldr	r3, [pc, #244]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e06b      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aa6:	4b39      	ldr	r3, [pc, #228]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f023 0203 	bic.w	r2, r3, #3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	4936      	ldr	r1, [pc, #216]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ab8:	f7ff f9d4 	bl	8000e64 <HAL_GetTick>
 8001abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001abe:	e00a      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac0:	f7ff f9d0 	bl	8000e64 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e053      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad6:	4b2d      	ldr	r3, [pc, #180]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 020c 	and.w	r2, r3, #12
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d1eb      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b27      	ldr	r3, [pc, #156]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 030f 	and.w	r3, r3, #15
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d210      	bcs.n	8001b18 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b24      	ldr	r3, [pc, #144]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f023 020f 	bic.w	r2, r3, #15
 8001afe:	4922      	ldr	r1, [pc, #136]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b20      	ldr	r3, [pc, #128]	; (8001b88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e032      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d008      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	4916      	ldr	r1, [pc, #88]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0308 	and.w	r3, r3, #8
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d009      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b42:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	490e      	ldr	r1, [pc, #56]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b56:	f000 f821 	bl	8001b9c <HAL_RCC_GetSysClockFreq>
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	4b0b      	ldr	r3, [pc, #44]	; (8001b8c <HAL_RCC_ClockConfig+0x1c8>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	091b      	lsrs	r3, r3, #4
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <HAL_RCC_ClockConfig+0x1cc>)
 8001b68:	5cd3      	ldrb	r3, [r2, r3]
 8001b6a:	fa21 f303 	lsr.w	r3, r1, r3
 8001b6e:	4a09      	ldr	r2, [pc, #36]	; (8001b94 <HAL_RCC_ClockConfig+0x1d0>)
 8001b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b72:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <HAL_RCC_ClockConfig+0x1d4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe ffde 	bl	8000b38 <HAL_InitTick>

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40023c00 	.word	0x40023c00
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	08008240 	.word	0x08008240
 8001b94:	20000028 	.word	0x20000028
 8001b98:	2000002c 	.word	0x2000002c

08001b9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	2300      	movs	r3, #0
 8001bac:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bb2:	4b50      	ldr	r3, [pc, #320]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 030c 	and.w	r3, r3, #12
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d007      	beq.n	8001bce <HAL_RCC_GetSysClockFreq+0x32>
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d008      	beq.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x38>
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f040 808d 	bne.w	8001ce2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bc8:	4b4b      	ldr	r3, [pc, #300]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001bca:	60bb      	str	r3, [r7, #8]
      break;
 8001bcc:	e08c      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bce:	4b4b      	ldr	r3, [pc, #300]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x160>)
 8001bd0:	60bb      	str	r3, [r7, #8]
      break;
 8001bd2:	e089      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bd4:	4b47      	ldr	r3, [pc, #284]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bdc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001bde:	4b45      	ldr	r3, [pc, #276]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d023      	beq.n	8001c32 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bea:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	099b      	lsrs	r3, r3, #6
 8001bf0:	f04f 0400 	mov.w	r4, #0
 8001bf4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	ea03 0501 	and.w	r5, r3, r1
 8001c00:	ea04 0602 	and.w	r6, r4, r2
 8001c04:	4a3d      	ldr	r2, [pc, #244]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x160>)
 8001c06:	fb02 f106 	mul.w	r1, r2, r6
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	fb02 f205 	mul.w	r2, r2, r5
 8001c10:	440a      	add	r2, r1
 8001c12:	493a      	ldr	r1, [pc, #232]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x160>)
 8001c14:	fba5 0101 	umull	r0, r1, r5, r1
 8001c18:	1853      	adds	r3, r2, r1
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f04f 0400 	mov.w	r4, #0
 8001c22:	461a      	mov	r2, r3
 8001c24:	4623      	mov	r3, r4
 8001c26:	f7fe fb63 	bl	80002f0 <__aeabi_uldivmod>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	460c      	mov	r4, r1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	e049      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c32:	4b30      	ldr	r3, [pc, #192]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	099b      	lsrs	r3, r3, #6
 8001c38:	f04f 0400 	mov.w	r4, #0
 8001c3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	ea03 0501 	and.w	r5, r3, r1
 8001c48:	ea04 0602 	and.w	r6, r4, r2
 8001c4c:	4629      	mov	r1, r5
 8001c4e:	4632      	mov	r2, r6
 8001c50:	f04f 0300 	mov.w	r3, #0
 8001c54:	f04f 0400 	mov.w	r4, #0
 8001c58:	0154      	lsls	r4, r2, #5
 8001c5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c5e:	014b      	lsls	r3, r1, #5
 8001c60:	4619      	mov	r1, r3
 8001c62:	4622      	mov	r2, r4
 8001c64:	1b49      	subs	r1, r1, r5
 8001c66:	eb62 0206 	sbc.w	r2, r2, r6
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	f04f 0400 	mov.w	r4, #0
 8001c72:	0194      	lsls	r4, r2, #6
 8001c74:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c78:	018b      	lsls	r3, r1, #6
 8001c7a:	1a5b      	subs	r3, r3, r1
 8001c7c:	eb64 0402 	sbc.w	r4, r4, r2
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	00e2      	lsls	r2, r4, #3
 8001c8a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c8e:	00d9      	lsls	r1, r3, #3
 8001c90:	460b      	mov	r3, r1
 8001c92:	4614      	mov	r4, r2
 8001c94:	195b      	adds	r3, r3, r5
 8001c96:	eb44 0406 	adc.w	r4, r4, r6
 8001c9a:	f04f 0100 	mov.w	r1, #0
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	02a2      	lsls	r2, r4, #10
 8001ca4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001ca8:	0299      	lsls	r1, r3, #10
 8001caa:	460b      	mov	r3, r1
 8001cac:	4614      	mov	r4, r2
 8001cae:	4618      	mov	r0, r3
 8001cb0:	4621      	mov	r1, r4
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f04f 0400 	mov.w	r4, #0
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4623      	mov	r3, r4
 8001cbc:	f7fe fb18 	bl	80002f0 <__aeabi_uldivmod>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	460c      	mov	r4, r1
 8001cc4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	0c1b      	lsrs	r3, r3, #16
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cde:	60bb      	str	r3, [r7, #8]
      break;
 8001ce0:	e002      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001ce4:	60bb      	str	r3, [r7, #8]
      break;
 8001ce6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ce8:	68bb      	ldr	r3, [r7, #8]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	00f42400 	.word	0x00f42400
 8001cfc:	017d7840 	.word	0x017d7840

08001d00 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d06:	681b      	ldr	r3, [r3, #0]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000028 	.word	0x20000028

08001d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d1c:	f7ff fff0 	bl	8001d00 <HAL_RCC_GetHCLKFreq>
 8001d20:	4601      	mov	r1, r0
 8001d22:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	0a9b      	lsrs	r3, r3, #10
 8001d28:	f003 0307 	and.w	r3, r3, #7
 8001d2c:	4a03      	ldr	r2, [pc, #12]	; (8001d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d2e:	5cd3      	ldrb	r3, [r2, r3]
 8001d30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	08008250 	.word	0x08008250

08001d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d44:	f7ff ffdc 	bl	8001d00 <HAL_RCC_GetHCLKFreq>
 8001d48:	4601      	mov	r1, r0
 8001d4a:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	0b5b      	lsrs	r3, r3, #13
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	4a03      	ldr	r2, [pc, #12]	; (8001d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d56:	5cd3      	ldrb	r3, [r2, r3]
 8001d58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40023800 	.word	0x40023800
 8001d64:	08008250 	.word	0x08008250

08001d68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	220f      	movs	r2, #15
 8001d76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 0203 	and.w	r2, r3, #3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d84:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001d9c:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	08db      	lsrs	r3, r3, #3
 8001da2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001daa:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <HAL_RCC_GetClockConfig+0x60>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 020f 	and.w	r2, r3, #15
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	601a      	str	r2, [r3, #0]
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40023c00 	.word	0x40023c00

08001dcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b088      	sub	sp, #32
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d012      	beq.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001df4:	4b69      	ldr	r3, [pc, #420]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	4a68      	ldr	r2, [pc, #416]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dfa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001dfe:	6093      	str	r3, [r2, #8]
 8001e00:	4b66      	ldr	r3, [pc, #408]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e08:	4964      	ldr	r1, [pc, #400]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001e16:	2301      	movs	r3, #1
 8001e18:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d017      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e26:	4b5d      	ldr	r3, [pc, #372]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e34:	4959      	ldr	r1, [pc, #356]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e44:	d101      	bne.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e46:	2301      	movs	r3, #1
 8001e48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001e52:	2301      	movs	r3, #1
 8001e54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d017      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001e62:	4b4e      	ldr	r3, [pc, #312]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e70:	494a      	ldr	r1, [pc, #296]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e80:	d101      	bne.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001e82:	2301      	movs	r3, #1
 8001e84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0320 	and.w	r3, r3, #32
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 808b 	beq.w	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eb0:	4b3a      	ldr	r3, [pc, #232]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	4a39      	ldr	r2, [pc, #228]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eba:	6413      	str	r3, [r2, #64]	; 0x40
 8001ebc:	4b37      	ldr	r3, [pc, #220]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ec8:	4b35      	ldr	r3, [pc, #212]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a34      	ldr	r2, [pc, #208]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ed4:	f7fe ffc6 	bl	8000e64 <HAL_GetTick>
 8001ed8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001edc:	f7fe ffc2 	bl	8000e64 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b64      	cmp	r3, #100	; 0x64
 8001ee8:	d901      	bls.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e38d      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001eee:	4b2c      	ldr	r3, [pc, #176]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001efa:	4b28      	ldr	r3, [pc, #160]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f02:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d035      	beq.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d02e      	beq.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f18:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f20:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f22:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f26:	4a1d      	ldr	r2, [pc, #116]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f2e:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f32:	4a1a      	ldr	r2, [pc, #104]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f38:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f3a:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f40:	4b16      	ldr	r3, [pc, #88]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d114      	bne.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4c:	f7fe ff8a 	bl	8000e64 <HAL_GetTick>
 8001f50:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f52:	e00a      	b.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f54:	f7fe ff86 	bl	8000e64 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e34f      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0ee      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f82:	d111      	bne.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001f84:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001f92:	400b      	ands	r3, r1
 8001f94:	4901      	ldr	r1, [pc, #4]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	608b      	str	r3, [r1, #8]
 8001f9a:	e00b      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000
 8001fa4:	0ffffcff 	.word	0x0ffffcff
 8001fa8:	4bb3      	ldr	r3, [pc, #716]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	4ab2      	ldr	r2, [pc, #712]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001fb2:	6093      	str	r3, [r2, #8]
 8001fb4:	4bb0      	ldr	r3, [pc, #704]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc0:	49ad      	ldr	r1, [pc, #692]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0310 	and.w	r3, r3, #16
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d010      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001fd2:	4ba9      	ldr	r3, [pc, #676]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fd8:	4aa7      	ldr	r2, [pc, #668]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fde:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001fe2:	4ba5      	ldr	r3, [pc, #660]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fe4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fec:	49a2      	ldr	r1, [pc, #648]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d00a      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002000:	4b9d      	ldr	r3, [pc, #628]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002006:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800200e:	499a      	ldr	r1, [pc, #616]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002010:	4313      	orrs	r3, r2
 8002012:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00a      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002022:	4b95      	ldr	r3, [pc, #596]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002028:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002030:	4991      	ldr	r1, [pc, #580]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002032:	4313      	orrs	r3, r2
 8002034:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00a      	beq.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002044:	4b8c      	ldr	r3, [pc, #560]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800204a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002052:	4989      	ldr	r1, [pc, #548]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002054:	4313      	orrs	r3, r2
 8002056:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00a      	beq.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002066:	4b84      	ldr	r3, [pc, #528]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800206c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002074:	4980      	ldr	r1, [pc, #512]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002076:	4313      	orrs	r3, r2
 8002078:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00a      	beq.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002088:	4b7b      	ldr	r3, [pc, #492]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800208a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800208e:	f023 0203 	bic.w	r2, r3, #3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002096:	4978      	ldr	r1, [pc, #480]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002098:	4313      	orrs	r3, r2
 800209a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d00a      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020aa:	4b73      	ldr	r3, [pc, #460]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b0:	f023 020c 	bic.w	r2, r3, #12
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b8:	496f      	ldr	r1, [pc, #444]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00a      	beq.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020cc:	4b6a      	ldr	r3, [pc, #424]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020da:	4967      	ldr	r1, [pc, #412]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00a      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020ee:	4b62      	ldr	r3, [pc, #392]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020fc:	495e      	ldr	r1, [pc, #376]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80020fe:	4313      	orrs	r3, r2
 8002100:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00a      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002110:	4b59      	ldr	r3, [pc, #356]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002116:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	4956      	ldr	r1, [pc, #344]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002120:	4313      	orrs	r3, r2
 8002122:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00a      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002132:	4b51      	ldr	r3, [pc, #324]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002138:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002140:	494d      	ldr	r1, [pc, #308]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002142:	4313      	orrs	r3, r2
 8002144:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d00a      	beq.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002154:	4b48      	ldr	r3, [pc, #288]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800215a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002162:	4945      	ldr	r1, [pc, #276]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002164:	4313      	orrs	r3, r2
 8002166:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d00a      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002176:	4b40      	ldr	r3, [pc, #256]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800217c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002184:	493c      	ldr	r1, [pc, #240]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002186:	4313      	orrs	r3, r2
 8002188:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00a      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002198:	4b37      	ldr	r3, [pc, #220]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800219a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800219e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021a6:	4934      	ldr	r1, [pc, #208]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d011      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80021ba:	4b2f      	ldr	r3, [pc, #188]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021c8:	492b      	ldr	r1, [pc, #172]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021d8:	d101      	bne.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80021da:	2301      	movs	r3, #1
 80021dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80021ea:	2301      	movs	r3, #1
 80021ec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00a      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021fa:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80021fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002200:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002208:	491b      	ldr	r1, [pc, #108]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800220a:	4313      	orrs	r3, r2
 800220c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00b      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800221c:	4b16      	ldr	r3, [pc, #88]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800221e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002222:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800222c:	4912      	ldr	r1, [pc, #72]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800222e:	4313      	orrs	r3, r2
 8002230:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00b      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002240:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002246:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002250:	4909      	ldr	r1, [pc, #36]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00f      	beq.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002266:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800226a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002274:	e002      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002276:	bf00      	nop
 8002278:	40023800 	.word	0x40023800
 800227c:	4985      	ldr	r1, [pc, #532]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800227e:	4313      	orrs	r3, r2
 8002280:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d00b      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002290:	4b80      	ldr	r3, [pc, #512]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002292:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002296:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022a0:	497c      	ldr	r1, [pc, #496]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d005      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022b6:	f040 80d6 	bne.w	8002466 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80022ba:	4b76      	ldr	r3, [pc, #472]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a75      	ldr	r2, [pc, #468]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022c0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80022c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022c6:	f7fe fdcd 	bl	8000e64 <HAL_GetTick>
 80022ca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80022cc:	e008      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80022ce:	f7fe fdc9 	bl	8000e64 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b64      	cmp	r3, #100	; 0x64
 80022da:	d901      	bls.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e194      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80022e0:	4b6c      	ldr	r3, [pc, #432]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f0      	bne.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d021      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x570>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d11d      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002300:	4b64      	ldr	r3, [pc, #400]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002302:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002306:	0c1b      	lsrs	r3, r3, #16
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800230e:	4b61      	ldr	r3, [pc, #388]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002310:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002314:	0e1b      	lsrs	r3, r3, #24
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	019a      	lsls	r2, r3, #6
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	041b      	lsls	r3, r3, #16
 8002326:	431a      	orrs	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	061b      	lsls	r3, r3, #24
 800232c:	431a      	orrs	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	071b      	lsls	r3, r3, #28
 8002334:	4957      	ldr	r1, [pc, #348]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d004      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002350:	d00a      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800235a:	2b00      	cmp	r3, #0
 800235c:	d02e      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002366:	d129      	bne.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002368:	4b4a      	ldr	r3, [pc, #296]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800236a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800236e:	0c1b      	lsrs	r3, r3, #16
 8002370:	f003 0303 	and.w	r3, r3, #3
 8002374:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002376:	4b47      	ldr	r3, [pc, #284]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800237c:	0f1b      	lsrs	r3, r3, #28
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	019a      	lsls	r2, r3, #6
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	041b      	lsls	r3, r3, #16
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	061b      	lsls	r3, r3, #24
 8002396:	431a      	orrs	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	071b      	lsls	r3, r3, #28
 800239c:	493d      	ldr	r1, [pc, #244]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023a4:	4b3b      	ldr	r3, [pc, #236]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023aa:	f023 021f 	bic.w	r2, r3, #31
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	3b01      	subs	r3, #1
 80023b4:	4937      	ldr	r1, [pc, #220]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d01d      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80023c8:	4b32      	ldr	r3, [pc, #200]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023ce:	0e1b      	lsrs	r3, r3, #24
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023d6:	4b2f      	ldr	r3, [pc, #188]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023dc:	0f1b      	lsrs	r3, r3, #28
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	019a      	lsls	r2, r3, #6
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	041b      	lsls	r3, r3, #16
 80023f0:	431a      	orrs	r2, r3
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	061b      	lsls	r3, r3, #24
 80023f6:	431a      	orrs	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	071b      	lsls	r3, r3, #28
 80023fc:	4925      	ldr	r1, [pc, #148]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d011      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	019a      	lsls	r2, r3, #6
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	041b      	lsls	r3, r3, #16
 800241c:	431a      	orrs	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	061b      	lsls	r3, r3, #24
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	071b      	lsls	r3, r3, #28
 800242c:	4919      	ldr	r1, [pc, #100]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800242e:	4313      	orrs	r3, r2
 8002430:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002434:	4b17      	ldr	r3, [pc, #92]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a16      	ldr	r2, [pc, #88]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800243a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800243e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002440:	f7fe fd10 	bl	8000e64 <HAL_GetTick>
 8002444:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002446:	e008      	b.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002448:	f7fe fd0c 	bl	8000e64 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b64      	cmp	r3, #100	; 0x64
 8002454:	d901      	bls.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e0d7      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800245a:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	2b01      	cmp	r3, #1
 800246a:	f040 80cd 	bne.w	8002608 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002474:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002478:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800247a:	f7fe fcf3 	bl	8000e64 <HAL_GetTick>
 800247e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002480:	e00a      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002482:	f7fe fcef 	bl	8000e64 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b64      	cmp	r3, #100	; 0x64
 800248e:	d903      	bls.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e0ba      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8002494:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002498:	4b5e      	ldr	r3, [pc, #376]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024a4:	d0ed      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d009      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d02e      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d12a      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80024ce:	4b51      	ldr	r3, [pc, #324]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80024d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d4:	0c1b      	lsrs	r3, r3, #16
 80024d6:	f003 0303 	and.w	r3, r3, #3
 80024da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80024dc:	4b4d      	ldr	r3, [pc, #308]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80024de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e2:	0f1b      	lsrs	r3, r3, #28
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	019a      	lsls	r2, r3, #6
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	041b      	lsls	r3, r3, #16
 80024f4:	431a      	orrs	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	061b      	lsls	r3, r3, #24
 80024fc:	431a      	orrs	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	071b      	lsls	r3, r3, #28
 8002502:	4944      	ldr	r1, [pc, #272]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002504:	4313      	orrs	r3, r2
 8002506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800250a:	4b42      	ldr	r3, [pc, #264]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800250c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002510:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002518:	3b01      	subs	r3, #1
 800251a:	021b      	lsls	r3, r3, #8
 800251c:	493d      	ldr	r1, [pc, #244]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800251e:	4313      	orrs	r3, r2
 8002520:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d022      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002534:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002538:	d11d      	bne.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800253a:	4b36      	ldr	r3, [pc, #216]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002540:	0e1b      	lsrs	r3, r3, #24
 8002542:	f003 030f 	and.w	r3, r3, #15
 8002546:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002548:	4b32      	ldr	r3, [pc, #200]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254e:	0f1b      	lsrs	r3, r3, #28
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	019a      	lsls	r2, r3, #6
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a1b      	ldr	r3, [r3, #32]
 8002560:	041b      	lsls	r3, r3, #16
 8002562:	431a      	orrs	r2, r3
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	061b      	lsls	r3, r3, #24
 8002568:	431a      	orrs	r2, r3
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	071b      	lsls	r3, r3, #28
 800256e:	4929      	ldr	r1, [pc, #164]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d028      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002582:	4b24      	ldr	r3, [pc, #144]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002588:	0e1b      	lsrs	r3, r3, #24
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002590:	4b20      	ldr	r3, [pc, #128]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002596:	0c1b      	lsrs	r3, r3, #16
 8002598:	f003 0303 	and.w	r3, r3, #3
 800259c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	019a      	lsls	r2, r3, #6
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	041b      	lsls	r3, r3, #16
 80025a8:	431a      	orrs	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	061b      	lsls	r3, r3, #24
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	071b      	lsls	r3, r3, #28
 80025b6:	4917      	ldr	r1, [pc, #92]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80025be:	4b15      	ldr	r3, [pc, #84]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025cc:	4911      	ldr	r1, [pc, #68]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80025d4:	4b0f      	ldr	r3, [pc, #60]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a0e      	ldr	r2, [pc, #56]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025e0:	f7fe fc40 	bl	8000e64 <HAL_GetTick>
 80025e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80025e8:	f7fe fc3c 	bl	8000e64 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b64      	cmp	r3, #100	; 0x64
 80025f4:	d901      	bls.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e007      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80025fa:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002602:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002606:	d1ef      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3720      	adds	r7, #32
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40023800 	.word	0x40023800

08002618 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e01c      	b.n	8002664 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	795b      	ldrb	r3, [r3, #5]
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b00      	cmp	r3, #0
 8002632:	d105      	bne.n	8002640 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe fa32 	bl	8000aa4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 0204 	orr.w	r2, r2, #4
 8002654:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]

  /* RNG clock error interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 0320 	and.w	r3, r3, #32
 8002682:	2b20      	cmp	r3, #32
 8002684:	d105      	bne.n	8002692 <HAL_RNG_IRQHandler+0x26>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2210      	movs	r2, #16
 800268a:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 800268c:	2301      	movs	r3, #1
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	e00b      	b.n	80026aa <HAL_RNG_IRQHandler+0x3e>
  }
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800269c:	2b40      	cmp	r3, #64	; 0x40
 800269e:	d104      	bne.n	80026aa <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2208      	movs	r2, #8
 80026a4:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80026a6:	2301      	movs	r3, #1
 80026a8:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d10a      	bne.n	80026c6 <HAL_RNG_IRQHandler+0x5a>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2204      	movs	r2, #4
 80026b4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 f839 	bl	800272e <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f06f 0260 	mvn.w	r2, #96	; 0x60
 80026c4:	605a      	str	r2, [r3, #4]
  }

  /* Check RNG data ready interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d11d      	bne.n	8002710 <HAL_RNG_IRQHandler+0xa4>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0208 	bic.w	r2, r2, #8
 80026e2:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689a      	ldr	r2, [r3, #8]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	795b      	ldrb	r3, [r3, #5]
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d00b      	beq.n	8002710 <HAL_RNG_IRQHandler+0xa4>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	4619      	mov	r1, r3
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f804 	bl	8002718 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8002710:	bf00      	nop
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e01d      	b.n	8002790 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d106      	bne.n	800276e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f815 	bl	8002798 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2202      	movs	r2, #2
 8002772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	3304      	adds	r3, #4
 800277e:	4619      	mov	r1, r3
 8002780:	4610      	mov	r0, r2
 8002782:	f000 f985 	bl	8002a90 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f042 0201 	orr.w	r2, r2, #1
 80027c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <HAL_TIM_Base_Start_IT+0x50>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b06      	cmp	r3, #6
 80027d4:	d00b      	beq.n	80027ee <HAL_TIM_Base_Start_IT+0x42>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027dc:	d007      	beq.n	80027ee <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f042 0201 	orr.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	00010007 	.word	0x00010007

08002800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b02      	cmp	r3, #2
 8002814:	d122      	bne.n	800285c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b02      	cmp	r3, #2
 8002822:	d11b      	bne.n	800285c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f06f 0202 	mvn.w	r2, #2
 800282c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f905 	bl	8002a52 <HAL_TIM_IC_CaptureCallback>
 8002848:	e005      	b.n	8002856 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f8f7 	bl	8002a3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f908 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b04      	cmp	r3, #4
 8002868:	d122      	bne.n	80028b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b04      	cmp	r3, #4
 8002876:	d11b      	bne.n	80028b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f06f 0204 	mvn.w	r2, #4
 8002880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2202      	movs	r2, #2
 8002886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f8db 	bl	8002a52 <HAL_TIM_IC_CaptureCallback>
 800289c:	e005      	b.n	80028aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 f8cd 	bl	8002a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f000 f8de 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b08      	cmp	r3, #8
 80028bc:	d122      	bne.n	8002904 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d11b      	bne.n	8002904 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f06f 0208 	mvn.w	r2, #8
 80028d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2204      	movs	r2, #4
 80028da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f8b1 	bl	8002a52 <HAL_TIM_IC_CaptureCallback>
 80028f0:	e005      	b.n	80028fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f8a3 	bl	8002a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 f8b4 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	f003 0310 	and.w	r3, r3, #16
 800290e:	2b10      	cmp	r3, #16
 8002910:	d122      	bne.n	8002958 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0310 	and.w	r3, r3, #16
 800291c:	2b10      	cmp	r3, #16
 800291e:	d11b      	bne.n	8002958 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0210 	mvn.w	r2, #16
 8002928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2208      	movs	r2, #8
 800292e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f887 	bl	8002a52 <HAL_TIM_IC_CaptureCallback>
 8002944:	e005      	b.n	8002952 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f879 	bl	8002a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f000 f88a 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b01      	cmp	r3, #1
 8002964:	d10e      	bne.n	8002984 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	d107      	bne.n	8002984 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0201 	mvn.w	r2, #1
 800297c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7fe f866 	bl	8000a50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800298e:	2b80      	cmp	r3, #128	; 0x80
 8002990:	d10e      	bne.n	80029b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299c:	2b80      	cmp	r3, #128	; 0x80
 800299e:	d107      	bne.n	80029b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f91a 	bl	8002be4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029be:	d10e      	bne.n	80029de <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ca:	2b80      	cmp	r3, #128	; 0x80
 80029cc:	d107      	bne.n	80029de <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80029d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f90d 	bl	8002bf8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e8:	2b40      	cmp	r3, #64	; 0x40
 80029ea:	d10e      	bne.n	8002a0a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f6:	2b40      	cmp	r3, #64	; 0x40
 80029f8:	d107      	bne.n	8002a0a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f838 	bl	8002a7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	f003 0320 	and.w	r3, r3, #32
 8002a14:	2b20      	cmp	r3, #32
 8002a16:	d10e      	bne.n	8002a36 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d107      	bne.n	8002a36 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f06f 0220 	mvn.w	r2, #32
 8002a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f8cd 	bl	8002bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
	...

08002a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a40      	ldr	r2, [pc, #256]	; (8002ba4 <TIM_Base_SetConfig+0x114>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d013      	beq.n	8002ad0 <TIM_Base_SetConfig+0x40>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aae:	d00f      	beq.n	8002ad0 <TIM_Base_SetConfig+0x40>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a3d      	ldr	r2, [pc, #244]	; (8002ba8 <TIM_Base_SetConfig+0x118>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d00b      	beq.n	8002ad0 <TIM_Base_SetConfig+0x40>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a3c      	ldr	r2, [pc, #240]	; (8002bac <TIM_Base_SetConfig+0x11c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d007      	beq.n	8002ad0 <TIM_Base_SetConfig+0x40>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a3b      	ldr	r2, [pc, #236]	; (8002bb0 <TIM_Base_SetConfig+0x120>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d003      	beq.n	8002ad0 <TIM_Base_SetConfig+0x40>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a3a      	ldr	r2, [pc, #232]	; (8002bb4 <TIM_Base_SetConfig+0x124>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d108      	bne.n	8002ae2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ad6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a2f      	ldr	r2, [pc, #188]	; (8002ba4 <TIM_Base_SetConfig+0x114>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d02b      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af0:	d027      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a2c      	ldr	r2, [pc, #176]	; (8002ba8 <TIM_Base_SetConfig+0x118>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d023      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a2b      	ldr	r2, [pc, #172]	; (8002bac <TIM_Base_SetConfig+0x11c>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d01f      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a2a      	ldr	r2, [pc, #168]	; (8002bb0 <TIM_Base_SetConfig+0x120>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01b      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a29      	ldr	r2, [pc, #164]	; (8002bb4 <TIM_Base_SetConfig+0x124>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d017      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a28      	ldr	r2, [pc, #160]	; (8002bb8 <TIM_Base_SetConfig+0x128>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d013      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a27      	ldr	r2, [pc, #156]	; (8002bbc <TIM_Base_SetConfig+0x12c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00f      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a26      	ldr	r2, [pc, #152]	; (8002bc0 <TIM_Base_SetConfig+0x130>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d00b      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a25      	ldr	r2, [pc, #148]	; (8002bc4 <TIM_Base_SetConfig+0x134>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d007      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a24      	ldr	r2, [pc, #144]	; (8002bc8 <TIM_Base_SetConfig+0x138>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d003      	beq.n	8002b42 <TIM_Base_SetConfig+0xb2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a23      	ldr	r2, [pc, #140]	; (8002bcc <TIM_Base_SetConfig+0x13c>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d108      	bne.n	8002b54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68fa      	ldr	r2, [r7, #12]
 8002b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ba4 <TIM_Base_SetConfig+0x114>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d003      	beq.n	8002b88 <TIM_Base_SetConfig+0xf8>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a0c      	ldr	r2, [pc, #48]	; (8002bb4 <TIM_Base_SetConfig+0x124>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d103      	bne.n	8002b90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	615a      	str	r2, [r3, #20]
}
 8002b96:	bf00      	nop
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40010000 	.word	0x40010000
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40000800 	.word	0x40000800
 8002bb0:	40000c00 	.word	0x40000c00
 8002bb4:	40010400 	.word	0x40010400
 8002bb8:	40014000 	.word	0x40014000
 8002bbc:	40014400 	.word	0x40014400
 8002bc0:	40014800 	.word	0x40014800
 8002bc4:	40001800 	.word	0x40001800
 8002bc8:	40001c00 	.word	0x40001c00
 8002bcc:	40002000 	.word	0x40002000

08002bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e040      	b.n	8002ca0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fe f88a 	bl	8000d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	; 0x24
 8002c38:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f8be 	bl	8002dcc <UART_SetConfig>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d101      	bne.n	8002c5a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e022      	b.n	8002ca0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d002      	beq.n	8002c68 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 fb5c 	bl	8003320 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fbe3 	bl	8003464 <UART_CheckIdleState>
 8002c9e:	4603      	mov	r3, r0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	; 0x28
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	603b      	str	r3, [r7, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cbc:	2b20      	cmp	r3, #32
 8002cbe:	d17f      	bne.n	8002dc0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <HAL_UART_Transmit+0x24>
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e078      	b.n	8002dc2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_UART_Transmit+0x36>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e071      	b.n	8002dc2 <HAL_UART_Transmit+0x11a>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2221      	movs	r2, #33	; 0x21
 8002cf0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002cf2:	f7fe f8b7 	bl	8000e64 <HAL_GetTick>
 8002cf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	88fa      	ldrh	r2, [r7, #6]
 8002cfc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	88fa      	ldrh	r2, [r7, #6]
 8002d04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d10:	d108      	bne.n	8002d24 <HAL_UART_Transmit+0x7c>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d104      	bne.n	8002d24 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	61bb      	str	r3, [r7, #24]
 8002d22:	e003      	b.n	8002d2c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002d34:	e02c      	b.n	8002d90 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2180      	movs	r1, #128	; 0x80
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fbd4 	bl	80034ee <UART_WaitOnFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e038      	b.n	8002dc2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10b      	bne.n	8002d6e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	881b      	ldrh	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d64:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	3302      	adds	r3, #2
 8002d6a:	61bb      	str	r3, [r7, #24]
 8002d6c:	e007      	b.n	8002d7e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	781a      	ldrb	r2, [r3, #0]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1cc      	bne.n	8002d36 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	2200      	movs	r2, #0
 8002da4:	2140      	movs	r1, #64	; 0x40
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 fba1 	bl	80034ee <UART_WaitOnFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e005      	b.n	8002dc2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2220      	movs	r2, #32
 8002dba:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	e000      	b.n	8002dc2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002dc0:	2302      	movs	r3, #2
  }
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3720      	adds	r7, #32
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	431a      	orrs	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	431a      	orrs	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	69db      	ldr	r3, [r3, #28]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	4bb1      	ldr	r3, [pc, #708]	; (80030c0 <UART_SetConfig+0x2f4>)
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6812      	ldr	r2, [r2, #0]
 8002e02:	6939      	ldr	r1, [r7, #16]
 8002e04:	430b      	orrs	r3, r1
 8002e06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a9f      	ldr	r2, [pc, #636]	; (80030c4 <UART_SetConfig+0x2f8>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d121      	bne.n	8002e90 <UART_SetConfig+0xc4>
 8002e4c:	4b9e      	ldr	r3, [pc, #632]	; (80030c8 <UART_SetConfig+0x2fc>)
 8002e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d816      	bhi.n	8002e88 <UART_SetConfig+0xbc>
 8002e5a:	a201      	add	r2, pc, #4	; (adr r2, 8002e60 <UART_SetConfig+0x94>)
 8002e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e60:	08002e71 	.word	0x08002e71
 8002e64:	08002e7d 	.word	0x08002e7d
 8002e68:	08002e77 	.word	0x08002e77
 8002e6c:	08002e83 	.word	0x08002e83
 8002e70:	2301      	movs	r3, #1
 8002e72:	77fb      	strb	r3, [r7, #31]
 8002e74:	e151      	b.n	800311a <UART_SetConfig+0x34e>
 8002e76:	2302      	movs	r3, #2
 8002e78:	77fb      	strb	r3, [r7, #31]
 8002e7a:	e14e      	b.n	800311a <UART_SetConfig+0x34e>
 8002e7c:	2304      	movs	r3, #4
 8002e7e:	77fb      	strb	r3, [r7, #31]
 8002e80:	e14b      	b.n	800311a <UART_SetConfig+0x34e>
 8002e82:	2308      	movs	r3, #8
 8002e84:	77fb      	strb	r3, [r7, #31]
 8002e86:	e148      	b.n	800311a <UART_SetConfig+0x34e>
 8002e88:	2310      	movs	r3, #16
 8002e8a:	77fb      	strb	r3, [r7, #31]
 8002e8c:	bf00      	nop
 8002e8e:	e144      	b.n	800311a <UART_SetConfig+0x34e>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a8d      	ldr	r2, [pc, #564]	; (80030cc <UART_SetConfig+0x300>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d134      	bne.n	8002f04 <UART_SetConfig+0x138>
 8002e9a:	4b8b      	ldr	r3, [pc, #556]	; (80030c8 <UART_SetConfig+0x2fc>)
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea0:	f003 030c 	and.w	r3, r3, #12
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d829      	bhi.n	8002efc <UART_SetConfig+0x130>
 8002ea8:	a201      	add	r2, pc, #4	; (adr r2, 8002eb0 <UART_SetConfig+0xe4>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002ee5 	.word	0x08002ee5
 8002eb4:	08002efd 	.word	0x08002efd
 8002eb8:	08002efd 	.word	0x08002efd
 8002ebc:	08002efd 	.word	0x08002efd
 8002ec0:	08002ef1 	.word	0x08002ef1
 8002ec4:	08002efd 	.word	0x08002efd
 8002ec8:	08002efd 	.word	0x08002efd
 8002ecc:	08002efd 	.word	0x08002efd
 8002ed0:	08002eeb 	.word	0x08002eeb
 8002ed4:	08002efd 	.word	0x08002efd
 8002ed8:	08002efd 	.word	0x08002efd
 8002edc:	08002efd 	.word	0x08002efd
 8002ee0:	08002ef7 	.word	0x08002ef7
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	77fb      	strb	r3, [r7, #31]
 8002ee8:	e117      	b.n	800311a <UART_SetConfig+0x34e>
 8002eea:	2302      	movs	r3, #2
 8002eec:	77fb      	strb	r3, [r7, #31]
 8002eee:	e114      	b.n	800311a <UART_SetConfig+0x34e>
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	77fb      	strb	r3, [r7, #31]
 8002ef4:	e111      	b.n	800311a <UART_SetConfig+0x34e>
 8002ef6:	2308      	movs	r3, #8
 8002ef8:	77fb      	strb	r3, [r7, #31]
 8002efa:	e10e      	b.n	800311a <UART_SetConfig+0x34e>
 8002efc:	2310      	movs	r3, #16
 8002efe:	77fb      	strb	r3, [r7, #31]
 8002f00:	bf00      	nop
 8002f02:	e10a      	b.n	800311a <UART_SetConfig+0x34e>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a71      	ldr	r2, [pc, #452]	; (80030d0 <UART_SetConfig+0x304>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d120      	bne.n	8002f50 <UART_SetConfig+0x184>
 8002f0e:	4b6e      	ldr	r3, [pc, #440]	; (80030c8 <UART_SetConfig+0x2fc>)
 8002f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002f18:	2b10      	cmp	r3, #16
 8002f1a:	d00f      	beq.n	8002f3c <UART_SetConfig+0x170>
 8002f1c:	2b10      	cmp	r3, #16
 8002f1e:	d802      	bhi.n	8002f26 <UART_SetConfig+0x15a>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <UART_SetConfig+0x164>
 8002f24:	e010      	b.n	8002f48 <UART_SetConfig+0x17c>
 8002f26:	2b20      	cmp	r3, #32
 8002f28:	d005      	beq.n	8002f36 <UART_SetConfig+0x16a>
 8002f2a:	2b30      	cmp	r3, #48	; 0x30
 8002f2c:	d009      	beq.n	8002f42 <UART_SetConfig+0x176>
 8002f2e:	e00b      	b.n	8002f48 <UART_SetConfig+0x17c>
 8002f30:	2300      	movs	r3, #0
 8002f32:	77fb      	strb	r3, [r7, #31]
 8002f34:	e0f1      	b.n	800311a <UART_SetConfig+0x34e>
 8002f36:	2302      	movs	r3, #2
 8002f38:	77fb      	strb	r3, [r7, #31]
 8002f3a:	e0ee      	b.n	800311a <UART_SetConfig+0x34e>
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	77fb      	strb	r3, [r7, #31]
 8002f40:	e0eb      	b.n	800311a <UART_SetConfig+0x34e>
 8002f42:	2308      	movs	r3, #8
 8002f44:	77fb      	strb	r3, [r7, #31]
 8002f46:	e0e8      	b.n	800311a <UART_SetConfig+0x34e>
 8002f48:	2310      	movs	r3, #16
 8002f4a:	77fb      	strb	r3, [r7, #31]
 8002f4c:	bf00      	nop
 8002f4e:	e0e4      	b.n	800311a <UART_SetConfig+0x34e>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a5f      	ldr	r2, [pc, #380]	; (80030d4 <UART_SetConfig+0x308>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d120      	bne.n	8002f9c <UART_SetConfig+0x1d0>
 8002f5a:	4b5b      	ldr	r3, [pc, #364]	; (80030c8 <UART_SetConfig+0x2fc>)
 8002f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f60:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002f64:	2b40      	cmp	r3, #64	; 0x40
 8002f66:	d00f      	beq.n	8002f88 <UART_SetConfig+0x1bc>
 8002f68:	2b40      	cmp	r3, #64	; 0x40
 8002f6a:	d802      	bhi.n	8002f72 <UART_SetConfig+0x1a6>
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <UART_SetConfig+0x1b0>
 8002f70:	e010      	b.n	8002f94 <UART_SetConfig+0x1c8>
 8002f72:	2b80      	cmp	r3, #128	; 0x80
 8002f74:	d005      	beq.n	8002f82 <UART_SetConfig+0x1b6>
 8002f76:	2bc0      	cmp	r3, #192	; 0xc0
 8002f78:	d009      	beq.n	8002f8e <UART_SetConfig+0x1c2>
 8002f7a:	e00b      	b.n	8002f94 <UART_SetConfig+0x1c8>
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	77fb      	strb	r3, [r7, #31]
 8002f80:	e0cb      	b.n	800311a <UART_SetConfig+0x34e>
 8002f82:	2302      	movs	r3, #2
 8002f84:	77fb      	strb	r3, [r7, #31]
 8002f86:	e0c8      	b.n	800311a <UART_SetConfig+0x34e>
 8002f88:	2304      	movs	r3, #4
 8002f8a:	77fb      	strb	r3, [r7, #31]
 8002f8c:	e0c5      	b.n	800311a <UART_SetConfig+0x34e>
 8002f8e:	2308      	movs	r3, #8
 8002f90:	77fb      	strb	r3, [r7, #31]
 8002f92:	e0c2      	b.n	800311a <UART_SetConfig+0x34e>
 8002f94:	2310      	movs	r3, #16
 8002f96:	77fb      	strb	r3, [r7, #31]
 8002f98:	bf00      	nop
 8002f9a:	e0be      	b.n	800311a <UART_SetConfig+0x34e>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a4d      	ldr	r2, [pc, #308]	; (80030d8 <UART_SetConfig+0x30c>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d124      	bne.n	8002ff0 <UART_SetConfig+0x224>
 8002fa6:	4b48      	ldr	r3, [pc, #288]	; (80030c8 <UART_SetConfig+0x2fc>)
 8002fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fb4:	d012      	beq.n	8002fdc <UART_SetConfig+0x210>
 8002fb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fba:	d802      	bhi.n	8002fc2 <UART_SetConfig+0x1f6>
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d007      	beq.n	8002fd0 <UART_SetConfig+0x204>
 8002fc0:	e012      	b.n	8002fe8 <UART_SetConfig+0x21c>
 8002fc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fc6:	d006      	beq.n	8002fd6 <UART_SetConfig+0x20a>
 8002fc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fcc:	d009      	beq.n	8002fe2 <UART_SetConfig+0x216>
 8002fce:	e00b      	b.n	8002fe8 <UART_SetConfig+0x21c>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	77fb      	strb	r3, [r7, #31]
 8002fd4:	e0a1      	b.n	800311a <UART_SetConfig+0x34e>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	77fb      	strb	r3, [r7, #31]
 8002fda:	e09e      	b.n	800311a <UART_SetConfig+0x34e>
 8002fdc:	2304      	movs	r3, #4
 8002fde:	77fb      	strb	r3, [r7, #31]
 8002fe0:	e09b      	b.n	800311a <UART_SetConfig+0x34e>
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	77fb      	strb	r3, [r7, #31]
 8002fe6:	e098      	b.n	800311a <UART_SetConfig+0x34e>
 8002fe8:	2310      	movs	r3, #16
 8002fea:	77fb      	strb	r3, [r7, #31]
 8002fec:	bf00      	nop
 8002fee:	e094      	b.n	800311a <UART_SetConfig+0x34e>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a39      	ldr	r2, [pc, #228]	; (80030dc <UART_SetConfig+0x310>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d124      	bne.n	8003044 <UART_SetConfig+0x278>
 8002ffa:	4b33      	ldr	r3, [pc, #204]	; (80030c8 <UART_SetConfig+0x2fc>)
 8002ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003000:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003008:	d012      	beq.n	8003030 <UART_SetConfig+0x264>
 800300a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800300e:	d802      	bhi.n	8003016 <UART_SetConfig+0x24a>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d007      	beq.n	8003024 <UART_SetConfig+0x258>
 8003014:	e012      	b.n	800303c <UART_SetConfig+0x270>
 8003016:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800301a:	d006      	beq.n	800302a <UART_SetConfig+0x25e>
 800301c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003020:	d009      	beq.n	8003036 <UART_SetConfig+0x26a>
 8003022:	e00b      	b.n	800303c <UART_SetConfig+0x270>
 8003024:	2301      	movs	r3, #1
 8003026:	77fb      	strb	r3, [r7, #31]
 8003028:	e077      	b.n	800311a <UART_SetConfig+0x34e>
 800302a:	2302      	movs	r3, #2
 800302c:	77fb      	strb	r3, [r7, #31]
 800302e:	e074      	b.n	800311a <UART_SetConfig+0x34e>
 8003030:	2304      	movs	r3, #4
 8003032:	77fb      	strb	r3, [r7, #31]
 8003034:	e071      	b.n	800311a <UART_SetConfig+0x34e>
 8003036:	2308      	movs	r3, #8
 8003038:	77fb      	strb	r3, [r7, #31]
 800303a:	e06e      	b.n	800311a <UART_SetConfig+0x34e>
 800303c:	2310      	movs	r3, #16
 800303e:	77fb      	strb	r3, [r7, #31]
 8003040:	bf00      	nop
 8003042:	e06a      	b.n	800311a <UART_SetConfig+0x34e>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a25      	ldr	r2, [pc, #148]	; (80030e0 <UART_SetConfig+0x314>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d124      	bne.n	8003098 <UART_SetConfig+0x2cc>
 800304e:	4b1e      	ldr	r3, [pc, #120]	; (80030c8 <UART_SetConfig+0x2fc>)
 8003050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003054:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800305c:	d012      	beq.n	8003084 <UART_SetConfig+0x2b8>
 800305e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003062:	d802      	bhi.n	800306a <UART_SetConfig+0x29e>
 8003064:	2b00      	cmp	r3, #0
 8003066:	d007      	beq.n	8003078 <UART_SetConfig+0x2ac>
 8003068:	e012      	b.n	8003090 <UART_SetConfig+0x2c4>
 800306a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800306e:	d006      	beq.n	800307e <UART_SetConfig+0x2b2>
 8003070:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003074:	d009      	beq.n	800308a <UART_SetConfig+0x2be>
 8003076:	e00b      	b.n	8003090 <UART_SetConfig+0x2c4>
 8003078:	2300      	movs	r3, #0
 800307a:	77fb      	strb	r3, [r7, #31]
 800307c:	e04d      	b.n	800311a <UART_SetConfig+0x34e>
 800307e:	2302      	movs	r3, #2
 8003080:	77fb      	strb	r3, [r7, #31]
 8003082:	e04a      	b.n	800311a <UART_SetConfig+0x34e>
 8003084:	2304      	movs	r3, #4
 8003086:	77fb      	strb	r3, [r7, #31]
 8003088:	e047      	b.n	800311a <UART_SetConfig+0x34e>
 800308a:	2308      	movs	r3, #8
 800308c:	77fb      	strb	r3, [r7, #31]
 800308e:	e044      	b.n	800311a <UART_SetConfig+0x34e>
 8003090:	2310      	movs	r3, #16
 8003092:	77fb      	strb	r3, [r7, #31]
 8003094:	bf00      	nop
 8003096:	e040      	b.n	800311a <UART_SetConfig+0x34e>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a11      	ldr	r2, [pc, #68]	; (80030e4 <UART_SetConfig+0x318>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d139      	bne.n	8003116 <UART_SetConfig+0x34a>
 80030a2:	4b09      	ldr	r3, [pc, #36]	; (80030c8 <UART_SetConfig+0x2fc>)
 80030a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030b0:	d027      	beq.n	8003102 <UART_SetConfig+0x336>
 80030b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030b6:	d817      	bhi.n	80030e8 <UART_SetConfig+0x31c>
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01c      	beq.n	80030f6 <UART_SetConfig+0x32a>
 80030bc:	e027      	b.n	800310e <UART_SetConfig+0x342>
 80030be:	bf00      	nop
 80030c0:	efff69f3 	.word	0xefff69f3
 80030c4:	40011000 	.word	0x40011000
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40004400 	.word	0x40004400
 80030d0:	40004800 	.word	0x40004800
 80030d4:	40004c00 	.word	0x40004c00
 80030d8:	40005000 	.word	0x40005000
 80030dc:	40011400 	.word	0x40011400
 80030e0:	40007800 	.word	0x40007800
 80030e4:	40007c00 	.word	0x40007c00
 80030e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ec:	d006      	beq.n	80030fc <UART_SetConfig+0x330>
 80030ee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80030f2:	d009      	beq.n	8003108 <UART_SetConfig+0x33c>
 80030f4:	e00b      	b.n	800310e <UART_SetConfig+0x342>
 80030f6:	2300      	movs	r3, #0
 80030f8:	77fb      	strb	r3, [r7, #31]
 80030fa:	e00e      	b.n	800311a <UART_SetConfig+0x34e>
 80030fc:	2302      	movs	r3, #2
 80030fe:	77fb      	strb	r3, [r7, #31]
 8003100:	e00b      	b.n	800311a <UART_SetConfig+0x34e>
 8003102:	2304      	movs	r3, #4
 8003104:	77fb      	strb	r3, [r7, #31]
 8003106:	e008      	b.n	800311a <UART_SetConfig+0x34e>
 8003108:	2308      	movs	r3, #8
 800310a:	77fb      	strb	r3, [r7, #31]
 800310c:	e005      	b.n	800311a <UART_SetConfig+0x34e>
 800310e:	2310      	movs	r3, #16
 8003110:	77fb      	strb	r3, [r7, #31]
 8003112:	bf00      	nop
 8003114:	e001      	b.n	800311a <UART_SetConfig+0x34e>
 8003116:	2310      	movs	r3, #16
 8003118:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003122:	d17f      	bne.n	8003224 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8003124:	7ffb      	ldrb	r3, [r7, #31]
 8003126:	2b08      	cmp	r3, #8
 8003128:	d85c      	bhi.n	80031e4 <UART_SetConfig+0x418>
 800312a:	a201      	add	r2, pc, #4	; (adr r2, 8003130 <UART_SetConfig+0x364>)
 800312c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003130:	08003155 	.word	0x08003155
 8003134:	08003175 	.word	0x08003175
 8003138:	08003195 	.word	0x08003195
 800313c:	080031e5 	.word	0x080031e5
 8003140:	080031ad 	.word	0x080031ad
 8003144:	080031e5 	.word	0x080031e5
 8003148:	080031e5 	.word	0x080031e5
 800314c:	080031e5 	.word	0x080031e5
 8003150:	080031cd 	.word	0x080031cd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003154:	f7fe fde0 	bl	8001d18 <HAL_RCC_GetPCLK1Freq>
 8003158:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	005a      	lsls	r2, r3, #1
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	085b      	lsrs	r3, r3, #1
 8003164:	441a      	add	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	fbb2 f3f3 	udiv	r3, r2, r3
 800316e:	b29b      	uxth	r3, r3
 8003170:	61bb      	str	r3, [r7, #24]
        break;
 8003172:	e03a      	b.n	80031ea <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003174:	f7fe fde4 	bl	8001d40 <HAL_RCC_GetPCLK2Freq>
 8003178:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	005a      	lsls	r2, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	085b      	lsrs	r3, r3, #1
 8003184:	441a      	add	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	fbb2 f3f3 	udiv	r3, r2, r3
 800318e:	b29b      	uxth	r3, r3
 8003190:	61bb      	str	r3, [r7, #24]
        break;
 8003192:	e02a      	b.n	80031ea <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	085a      	lsrs	r2, r3, #1
 800319a:	4b5f      	ldr	r3, [pc, #380]	; (8003318 <UART_SetConfig+0x54c>)
 800319c:	4413      	add	r3, r2
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6852      	ldr	r2, [r2, #4]
 80031a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	61bb      	str	r3, [r7, #24]
        break;
 80031aa:	e01e      	b.n	80031ea <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031ac:	f7fe fcf6 	bl	8001b9c <HAL_RCC_GetSysClockFreq>
 80031b0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	005a      	lsls	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	085b      	lsrs	r3, r3, #1
 80031bc:	441a      	add	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	61bb      	str	r3, [r7, #24]
        break;
 80031ca:	e00e      	b.n	80031ea <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	085b      	lsrs	r3, r3, #1
 80031d2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	fbb2 f3f3 	udiv	r3, r2, r3
 80031de:	b29b      	uxth	r3, r3
 80031e0:	61bb      	str	r3, [r7, #24]
        break;
 80031e2:	e002      	b.n	80031ea <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	75fb      	strb	r3, [r7, #23]
        break;
 80031e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	2b0f      	cmp	r3, #15
 80031ee:	d916      	bls.n	800321e <UART_SetConfig+0x452>
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f6:	d212      	bcs.n	800321e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	f023 030f 	bic.w	r3, r3, #15
 8003200:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	b29b      	uxth	r3, r3
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	b29a      	uxth	r2, r3
 800320e:	897b      	ldrh	r3, [r7, #10]
 8003210:	4313      	orrs	r3, r2
 8003212:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	897a      	ldrh	r2, [r7, #10]
 800321a:	60da      	str	r2, [r3, #12]
 800321c:	e070      	b.n	8003300 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	75fb      	strb	r3, [r7, #23]
 8003222:	e06d      	b.n	8003300 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8003224:	7ffb      	ldrb	r3, [r7, #31]
 8003226:	2b08      	cmp	r3, #8
 8003228:	d859      	bhi.n	80032de <UART_SetConfig+0x512>
 800322a:	a201      	add	r2, pc, #4	; (adr r2, 8003230 <UART_SetConfig+0x464>)
 800322c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003230:	08003255 	.word	0x08003255
 8003234:	08003273 	.word	0x08003273
 8003238:	08003291 	.word	0x08003291
 800323c:	080032df 	.word	0x080032df
 8003240:	080032a9 	.word	0x080032a9
 8003244:	080032df 	.word	0x080032df
 8003248:	080032df 	.word	0x080032df
 800324c:	080032df 	.word	0x080032df
 8003250:	080032c7 	.word	0x080032c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003254:	f7fe fd60 	bl	8001d18 <HAL_RCC_GetPCLK1Freq>
 8003258:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	085a      	lsrs	r2, r3, #1
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	441a      	add	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	b29b      	uxth	r3, r3
 800326e:	61bb      	str	r3, [r7, #24]
        break;
 8003270:	e038      	b.n	80032e4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003272:	f7fe fd65 	bl	8001d40 <HAL_RCC_GetPCLK2Freq>
 8003276:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	085a      	lsrs	r2, r3, #1
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	441a      	add	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	fbb2 f3f3 	udiv	r3, r2, r3
 800328a:	b29b      	uxth	r3, r3
 800328c:	61bb      	str	r3, [r7, #24]
        break;
 800328e:	e029      	b.n	80032e4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	085a      	lsrs	r2, r3, #1
 8003296:	4b21      	ldr	r3, [pc, #132]	; (800331c <UART_SetConfig+0x550>)
 8003298:	4413      	add	r3, r2
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	6852      	ldr	r2, [r2, #4]
 800329e:	fbb3 f3f2 	udiv	r3, r3, r2
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	61bb      	str	r3, [r7, #24]
        break;
 80032a6:	e01d      	b.n	80032e4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032a8:	f7fe fc78 	bl	8001b9c <HAL_RCC_GetSysClockFreq>
 80032ac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	085a      	lsrs	r2, r3, #1
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	441a      	add	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	61bb      	str	r3, [r7, #24]
        break;
 80032c4:	e00e      	b.n	80032e4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	085b      	lsrs	r3, r3, #1
 80032cc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d8:	b29b      	uxth	r3, r3
 80032da:	61bb      	str	r3, [r7, #24]
        break;
 80032dc:	e002      	b.n	80032e4 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	75fb      	strb	r3, [r7, #23]
        break;
 80032e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	2b0f      	cmp	r3, #15
 80032e8:	d908      	bls.n	80032fc <UART_SetConfig+0x530>
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f0:	d204      	bcs.n	80032fc <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	60da      	str	r2, [r3, #12]
 80032fa:	e001      	b.n	8003300 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800330c:	7dfb      	ldrb	r3, [r7, #23]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3720      	adds	r7, #32
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	01e84800 	.word	0x01e84800
 800331c:	00f42400 	.word	0x00f42400

08003320 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00a      	beq.n	800336c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00a      	beq.n	800338e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003392:	f003 0308 	and.w	r3, r3, #8
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00a      	beq.n	80033b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b4:	f003 0310 	and.w	r3, r3, #16
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	430a      	orrs	r2, r1
 80033f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d01a      	beq.n	8003436 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800341e:	d10a      	bne.n	8003436 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	605a      	str	r2, [r3, #4]
  }
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af02      	add	r7, sp, #8
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003472:	f7fd fcf7 	bl	8000e64 <HAL_GetTick>
 8003476:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b08      	cmp	r3, #8
 8003484:	d10e      	bne.n	80034a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003486:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f82a 	bl	80034ee <UART_WaitOnFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e020      	b.n	80034e6 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d10e      	bne.n	80034d0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f814 	bl	80034ee <UART_WaitOnFlagUntilTimeout>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e00a      	b.n	80034e6 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2220      	movs	r2, #32
 80034d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2220      	movs	r2, #32
 80034da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b084      	sub	sp, #16
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	60f8      	str	r0, [r7, #12]
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	603b      	str	r3, [r7, #0]
 80034fa:	4613      	mov	r3, r2
 80034fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034fe:	e05d      	b.n	80035bc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003506:	d059      	beq.n	80035bc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003508:	f7fd fcac 	bl	8000e64 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	429a      	cmp	r2, r3
 8003516:	d302      	bcc.n	800351e <UART_WaitOnFlagUntilTimeout+0x30>
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d11b      	bne.n	8003556 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800352c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 0201 	bic.w	r2, r2, #1
 800353c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2220      	movs	r2, #32
 8003542:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2220      	movs	r2, #32
 8003548:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e042      	b.n	80035dc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b00      	cmp	r3, #0
 8003562:	d02b      	beq.n	80035bc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800356e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003572:	d123      	bne.n	80035bc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800357c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800358c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0201 	bic.w	r2, r2, #1
 800359c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2220      	movs	r2, #32
 80035a2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2220      	movs	r2, #32
 80035a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2220      	movs	r2, #32
 80035ae:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e00f      	b.n	80035dc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	69da      	ldr	r2, [r3, #28]
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	4013      	ands	r3, r2
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	bf0c      	ite	eq
 80035cc:	2301      	moveq	r3, #1
 80035ce:	2300      	movne	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	461a      	mov	r2, r3
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d092      	beq.n	8003500 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_ETH_IRQHandler>:

/*#define ETH_DMA_ALL_INTS		ETH_DMA_IT_RBU | ETH_DMA_FLAG_T | ETH_DMA_FLAG_AIS */

        #define INT_MASK    ( ( uint32_t ) ~( ETH_DMA_IT_TBU ) )
        void HAL_ETH_IRQHandler( ETH_HandleTypeDef * heth )
        {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
            uint32_t dmasr;

            dmasr = heth->Instance->DMASR & ETH_DMA_ALL_INTS;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	f241 0314 	movw	r3, #4116	; 0x1014
 80035f4:	4413      	add	r3, r2
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b12      	ldr	r3, [pc, #72]	; (8003644 <HAL_ETH_IRQHandler+0x60>)
 80035fa:	4013      	ands	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]
            heth->Instance->DMASR = dmasr;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	f241 0314 	movw	r3, #4116	; 0x1014
 8003606:	4413      	add	r3, r2
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	601a      	str	r2, [r3, #0]

            /* Frame received */
            if( ( dmasr & ( ETH_DMA_FLAG_R | ETH_DMA_IT_RBU ) ) != 0 )
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_ETH_IRQHandler+0x38>
            {
                /* Receive complete callback */
                HAL_ETH_RxCpltCallback( heth );
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f002 fc2c 	bl	8005e74 <HAL_ETH_RxCpltCallback>
            }

            /* Frame transmitted */
            if( ( dmasr & ( ETH_DMA_FLAG_T ) ) != 0 )
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d002      	beq.n	800362c <HAL_ETH_IRQHandler+0x48>
            {
                /* Transfer complete callback */
                HAL_ETH_TxCpltCallback( heth );
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f002 fc52 	bl	8005ed0 <HAL_ETH_TxCpltCallback>
            }

            /* ETH DMA Error */
            if( ( dmasr & ( ETH_DMA_FLAG_AIS ) ) != 0 )
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <HAL_ETH_IRQHandler+0x58>
            {
                /* Ethernet Error callback */
                HAL_ETH_ErrorCallback( heth );
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f806 	bl	8003648 <HAL_ETH_ErrorCallback>
            }
        }
 800363c:	bf00      	nop
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	3801e7fb 	.word	0x3801e7fb

08003648 <HAL_ETH_ErrorCallback>:
 * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval None
 */
        __weak void HAL_ETH_ErrorCallback( ETH_HandleTypeDef * heth )
        {
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
            /* NOTE : This function Should not be modified, when the callback is needed,
             * the HAL_ETH_TxCpltCallback could be implemented in the user file
             */
            ( void ) heth;
        }
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f103 0208 	add.w	r2, r3, #8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f04f 32ff 	mov.w	r2, #4294967295
 8003674:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f103 0208 	add.w	r2, r3, #8
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f103 0208 	add.w	r2, r3, #8
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80036b6:	b480      	push	{r7}
 80036b8:	b085      	sub	sp, #20
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
 80036be:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	1c5a      	adds	r2, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	601a      	str	r2, [r3, #0]
}
 80036f2:	bf00      	nop
 80036f4:	3714      	adds	r7, #20
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80036fe:	b480      	push	{r7}
 8003700:	b085      	sub	sp, #20
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003714:	d103      	bne.n	800371e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	e00c      	b.n	8003738 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3308      	adds	r3, #8
 8003722:	60fb      	str	r3, [r7, #12]
 8003724:	e002      	b.n	800372c <vListInsert+0x2e>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	429a      	cmp	r2, r3
 8003736:	d2f6      	bcs.n	8003726 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	601a      	str	r2, [r3, #0]
}
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6892      	ldr	r2, [r2, #8]
 8003786:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6852      	ldr	r2, [r2, #4]
 8003790:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	429a      	cmp	r2, r3
 800379a:	d103      	bne.n	80037a4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	1e5a      	subs	r2, r3, #1
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d104      	bne.n	80037e2 <xQueueGenericReset+0x1e>
 80037d8:	492a      	ldr	r1, [pc, #168]	; (8003884 <xQueueGenericReset+0xc0>)
 80037da:	f240 100d 	movw	r0, #269	; 0x10d
 80037de:	f7fc ffe3 	bl	80007a8 <vAssertCalled>

    taskENTER_CRITICAL();
 80037e2:	f002 fa39 	bl	8005c58 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ee:	68f9      	ldr	r1, [r7, #12]
 80037f0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80037f2:	fb01 f303 	mul.w	r3, r1, r3
 80037f6:	441a      	add	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003812:	3b01      	subs	r3, #1
 8003814:	68f9      	ldr	r1, [r7, #12]
 8003816:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003818:	fb01 f303 	mul.w	r3, r1, r3
 800381c:	441a      	add	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	22ff      	movs	r2, #255	; 0xff
 8003826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	22ff      	movs	r2, #255	; 0xff
 800382e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d114      	bne.n	8003862 <xQueueGenericReset+0x9e>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01a      	beq.n	8003876 <xQueueGenericReset+0xb2>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	3310      	adds	r3, #16
 8003844:	4618      	mov	r0, r3
 8003846:	f001 f8f5 	bl	8004a34 <xTaskRemoveFromEventList>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d012      	beq.n	8003876 <xQueueGenericReset+0xb2>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8003850:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <xQueueGenericReset+0xc4>)
 8003852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	f3bf 8f4f 	dsb	sy
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	e009      	b.n	8003876 <xQueueGenericReset+0xb2>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	3310      	adds	r3, #16
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff fef8 	bl	800365c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	3324      	adds	r3, #36	; 0x24
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff fef3 	bl	800365c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8003876:	f002 fa1b 	bl	8005cb0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800387a:	2301      	movs	r3, #1
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	0800813c 	.word	0x0800813c
 8003888:	e000ed04 	.word	0xe000ed04

0800388c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800388c:	b580      	push	{r7, lr}
 800388e:	b08a      	sub	sp, #40	; 0x28
 8003890:	af02      	add	r7, sp, #8
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	4613      	mov	r3, r2
 8003898:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d104      	bne.n	80038aa <xQueueGenericCreate+0x1e>
 80038a0:	491c      	ldr	r1, [pc, #112]	; (8003914 <xQueueGenericCreate+0x88>)
 80038a2:	f44f 70c3 	mov.w	r0, #390	; 0x186
 80038a6:	f7fc ff7f 	bl	80007a8 <vAssertCalled>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	fb02 f303 	mul.w	r3, r2, r3
 80038b2:	61fb      	str	r3, [r7, #28]

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d006      	beq.n	80038c8 <xQueueGenericCreate+0x3c>
 80038ba:	69fa      	ldr	r2, [r7, #28]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d101      	bne.n	80038cc <xQueueGenericCreate+0x40>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <xQueueGenericCreate+0x42>
 80038cc:	2300      	movs	r3, #0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d104      	bne.n	80038dc <xQueueGenericCreate+0x50>
 80038d2:	4910      	ldr	r1, [pc, #64]	; (8003914 <xQueueGenericCreate+0x88>)
 80038d4:	f44f 70c7 	mov.w	r0, #398	; 0x18e
 80038d8:	f7fc ff66 	bl	80007a8 <vAssertCalled>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	3354      	adds	r3, #84	; 0x54
 80038e0:	4618      	mov	r0, r3
 80038e2:	f001 fedd 	bl	80056a0 <pvPortMalloc>
 80038e6:	61b8      	str	r0, [r7, #24]

        if( pxNewQueue != NULL )
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00d      	beq.n	800390a <xQueueGenericCreate+0x7e>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	617b      	str	r3, [r7, #20]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3354      	adds	r3, #84	; 0x54
 80038f6:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80038f8:	79fa      	ldrb	r2, [r7, #7]
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	4613      	mov	r3, r2
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	68b9      	ldr	r1, [r7, #8]
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 f807 	bl	8003918 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800390a:	69bb      	ldr	r3, [r7, #24]
    }
 800390c:	4618      	mov	r0, r3
 800390e:	3720      	adds	r7, #32
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	0800813c 	.word	0x0800813c

08003918 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d103      	bne.n	8003934 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	e002      	b.n	800393a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003946:	2101      	movs	r1, #1
 8003948:	69b8      	ldr	r0, [r7, #24]
 800394a:	f7ff ff3b 	bl	80037c4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	78fa      	ldrb	r2, [r7, #3]
 8003952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        }
    #endif /* configUSE_TRACE_FACILITY */

    #if ( configUSE_QUEUE_SETS == 1 )
        {
            pxNewQueue->pxQueueSetContainer = NULL;
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	2200      	movs	r2, #0
 800395a:	649a      	str	r2, [r3, #72]	; 0x48
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800395c:	bf00      	nop
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08a      	sub	sp, #40	; 0x28
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
 8003970:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003972:	2300      	movs	r3, #0
 8003974:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 800397a:	6a3b      	ldr	r3, [r7, #32]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d104      	bne.n	800398a <xQueueGenericSend+0x26>
 8003980:	4978      	ldr	r1, [pc, #480]	; (8003b64 <xQueueGenericSend+0x200>)
 8003982:	f240 3009 	movw	r0, #777	; 0x309
 8003986:	f7fc ff0f 	bl	80007a8 <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d103      	bne.n	8003998 <xQueueGenericSend+0x34>
 8003990:	6a3b      	ldr	r3, [r7, #32]
 8003992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <xQueueGenericSend+0x38>
 8003998:	2301      	movs	r3, #1
 800399a:	e000      	b.n	800399e <xQueueGenericSend+0x3a>
 800399c:	2300      	movs	r3, #0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d104      	bne.n	80039ac <xQueueGenericSend+0x48>
 80039a2:	4970      	ldr	r1, [pc, #448]	; (8003b64 <xQueueGenericSend+0x200>)
 80039a4:	f240 300a 	movw	r0, #778	; 0x30a
 80039a8:	f7fc fefe 	bl	80007a8 <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d103      	bne.n	80039ba <xQueueGenericSend+0x56>
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <xQueueGenericSend+0x5a>
 80039ba:	2301      	movs	r3, #1
 80039bc:	e000      	b.n	80039c0 <xQueueGenericSend+0x5c>
 80039be:	2300      	movs	r3, #0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d104      	bne.n	80039ce <xQueueGenericSend+0x6a>
 80039c4:	4967      	ldr	r1, [pc, #412]	; (8003b64 <xQueueGenericSend+0x200>)
 80039c6:	f240 300b 	movw	r0, #779	; 0x30b
 80039ca:	f7fc feed 	bl	80007a8 <vAssertCalled>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039ce:	f001 f9c5 	bl	8004d5c <xTaskGetSchedulerState>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d102      	bne.n	80039de <xQueueGenericSend+0x7a>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <xQueueGenericSend+0x7e>
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <xQueueGenericSend+0x80>
 80039e2:	2300      	movs	r3, #0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d104      	bne.n	80039f2 <xQueueGenericSend+0x8e>
 80039e8:	495e      	ldr	r1, [pc, #376]	; (8003b64 <xQueueGenericSend+0x200>)
 80039ea:	f240 300e 	movw	r0, #782	; 0x30e
 80039ee:	f7fc fedb 	bl	80007a8 <vAssertCalled>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80039f2:	f002 f931 	bl	8005c58 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d302      	bcc.n	8003a08 <xQueueGenericSend+0xa4>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d145      	bne.n	8003a94 <xQueueGenericSend+0x130>
            {
                traceQUEUE_SEND( pxQueue );

                #if ( configUSE_QUEUE_SETS == 1 )
                    {
                        const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0c:	61fb      	str	r3, [r7, #28]

                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	68b9      	ldr	r1, [r7, #8]
 8003a12:	6a38      	ldr	r0, [r7, #32]
 8003a14:	f000 fa26 	bl	8003e64 <prvCopyDataToQueue>
 8003a18:	61b8      	str	r0, [r7, #24]

                        if( pxQueue->pxQueueSetContainer != NULL )
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d014      	beq.n	8003a4c <xQueueGenericSend+0xe8>
                        {
                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d102      	bne.n	8003a2e <xQueueGenericSend+0xca>
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d12e      	bne.n	8003a8c <xQueueGenericSend+0x128>
                                /* Do not notify the queue set as an existing item
                                 * was overwritten in the queue so the number of items
                                 * in the queue has not changed. */
                                mtCOVERAGE_TEST_MARKER();
                            }
                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003a2e:	6a38      	ldr	r0, [r7, #32]
 8003a30:	f000 fb92 	bl	8004158 <prvNotifyQueueSetContainer>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d028      	beq.n	8003a8c <xQueueGenericSend+0x128>
                            {
                                /* The queue is a member of a queue set, and posting
                                 * to the queue set caused a higher priority task to
                                 * unblock. A context switch is required. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003a3a:	4b4b      	ldr	r3, [pc, #300]	; (8003b68 <xQueueGenericSend+0x204>)
 8003a3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	f3bf 8f4f 	dsb	sy
 8003a46:	f3bf 8f6f 	isb	sy
 8003a4a:	e01f      	b.n	8003a8c <xQueueGenericSend+0x128>
                        }
                        else
                        {
                            /* If there was a task waiting for data to arrive on the
                             * queue then unblock it now. */
                            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a4c:	6a3b      	ldr	r3, [r7, #32]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d010      	beq.n	8003a76 <xQueueGenericSend+0x112>
                            {
                                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	3324      	adds	r3, #36	; 0x24
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f000 ffeb 	bl	8004a34 <xTaskRemoveFromEventList>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d013      	beq.n	8003a8c <xQueueGenericSend+0x128>
                                {
                                    /* The unblocked task has a priority higher than
                                     * our own so yield immediately.  Yes it is ok to
                                     * do this from within the critical section - the
                                     * kernel takes care of that. */
                                    queueYIELD_IF_USING_PREEMPTION();
 8003a64:	4b40      	ldr	r3, [pc, #256]	; (8003b68 <xQueueGenericSend+0x204>)
 8003a66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	f3bf 8f6f 	isb	sy
 8003a74:	e00a      	b.n	8003a8c <xQueueGenericSend+0x128>
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }
                            }
                            else if( xYieldRequired != pdFALSE )
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d007      	beq.n	8003a8c <xQueueGenericSend+0x128>
                            {
                                /* This path is a special case that will only get
                                 * executed if the task was holding multiple mutexes
                                 * and the mutexes were given back in an order that is
                                 * different to that in which they were taken. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003a7c:	4b3a      	ldr	r3, [pc, #232]	; (8003b68 <xQueueGenericSend+0x204>)
 8003a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	f3bf 8f4f 	dsb	sy
 8003a88:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003a8c:	f002 f910 	bl	8005cb0 <vPortExitCritical>
                return pdPASS;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e063      	b.n	8003b5c <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d103      	bne.n	8003aa2 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003a9a:	f002 f909 	bl	8005cb0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	e05c      	b.n	8003b5c <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d106      	bne.n	8003ab6 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003aa8:	f107 0310 	add.w	r3, r7, #16
 8003aac:	4618      	mov	r0, r3
 8003aae:	f001 f81f 	bl	8004af0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003ab6:	f002 f8fb 	bl	8005cb0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003aba:	f000 fd85 	bl	80045c8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003abe:	f002 f8cb 	bl	8005c58 <vPortEnterCritical>
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ac8:	b25b      	sxtb	r3, r3
 8003aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ace:	d103      	bne.n	8003ad8 <xQueueGenericSend+0x174>
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ade:	b25b      	sxtb	r3, r3
 8003ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae4:	d103      	bne.n	8003aee <xQueueGenericSend+0x18a>
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003aee:	f002 f8df 	bl	8005cb0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003af2:	1d3a      	adds	r2, r7, #4
 8003af4:	f107 0310 	add.w	r3, r7, #16
 8003af8:	4611      	mov	r1, r2
 8003afa:	4618      	mov	r0, r3
 8003afc:	f001 f80e 	bl	8004b1c <xTaskCheckForTimeOut>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d124      	bne.n	8003b50 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003b06:	6a38      	ldr	r0, [r7, #32]
 8003b08:	f000 fab1 	bl	800406e <prvIsQueueFull>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d018      	beq.n	8003b44 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	3310      	adds	r3, #16
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	4611      	mov	r1, r2
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 ff42 	bl	80049a4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003b20:	6a38      	ldr	r0, [r7, #32]
 8003b22:	f000 fa2f 	bl	8003f84 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003b26:	f000 fd5d 	bl	80045e4 <xTaskResumeAll>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f47f af60 	bne.w	80039f2 <xQueueGenericSend+0x8e>
                {
                    portYIELD_WITHIN_API();
 8003b32:	4b0d      	ldr	r3, [pc, #52]	; (8003b68 <xQueueGenericSend+0x204>)
 8003b34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	f3bf 8f6f 	isb	sy
 8003b42:	e756      	b.n	80039f2 <xQueueGenericSend+0x8e>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003b44:	6a38      	ldr	r0, [r7, #32]
 8003b46:	f000 fa1d 	bl	8003f84 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003b4a:	f000 fd4b 	bl	80045e4 <xTaskResumeAll>
 8003b4e:	e750      	b.n	80039f2 <xQueueGenericSend+0x8e>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003b50:	6a38      	ldr	r0, [r7, #32]
 8003b52:	f000 fa17 	bl	8003f84 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003b56:	f000 fd45 	bl	80045e4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003b5a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3728      	adds	r7, #40	; 0x28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	0800813c 	.word	0x0800813c
 8003b68:	e000ed04 	.word	0xe000ed04

08003b6c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08c      	sub	sp, #48	; 0x30
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
 8003b78:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 8003b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d104      	bne.n	8003b8e <xQueueGenericSendFromISR+0x22>
 8003b84:	494e      	ldr	r1, [pc, #312]	; (8003cc0 <xQueueGenericSendFromISR+0x154>)
 8003b86:	f240 30dd 	movw	r0, #989	; 0x3dd
 8003b8a:	f7fc fe0d 	bl	80007a8 <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d103      	bne.n	8003b9c <xQueueGenericSendFromISR+0x30>
 8003b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <xQueueGenericSendFromISR+0x34>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e000      	b.n	8003ba2 <xQueueGenericSendFromISR+0x36>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d104      	bne.n	8003bb0 <xQueueGenericSendFromISR+0x44>
 8003ba6:	4946      	ldr	r1, [pc, #280]	; (8003cc0 <xQueueGenericSendFromISR+0x154>)
 8003ba8:	f240 30de 	movw	r0, #990	; 0x3de
 8003bac:	f7fc fdfc 	bl	80007a8 <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d103      	bne.n	8003bbe <xQueueGenericSendFromISR+0x52>
 8003bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <xQueueGenericSendFromISR+0x56>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e000      	b.n	8003bc4 <xQueueGenericSendFromISR+0x58>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d104      	bne.n	8003bd2 <xQueueGenericSendFromISR+0x66>
 8003bc8:	493d      	ldr	r1, [pc, #244]	; (8003cc0 <xQueueGenericSendFromISR+0x154>)
 8003bca:	f240 30df 	movw	r0, #991	; 0x3df
 8003bce:	f7fc fdeb 	bl	80007a8 <vAssertCalled>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003bd2:	f002 f91b 	bl	8005e0c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003bd6:	f3ef 8211 	mrs	r2, BASEPRI
 8003bda:	f04f 0340 	mov.w	r3, #64	; 0x40
 8003bde:	b672      	cpsid	i
 8003be0:	f383 8811 	msr	BASEPRI, r3
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	f3bf 8f4f 	dsb	sy
 8003bec:	b662      	cpsie	i
 8003bee:	61ba      	str	r2, [r7, #24]
 8003bf0:	617b      	str	r3, [r7, #20]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8003bf2:	69bb      	ldr	r3, [r7, #24]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d302      	bcc.n	8003c08 <xQueueGenericSendFromISR+0x9c>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d14f      	bne.n	8003ca8 <xQueueGenericSendFromISR+0x13c>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c16:	61fb      	str	r3, [r7, #28]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	68b9      	ldr	r1, [r7, #8]
 8003c1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c1e:	f000 f921 	bl	8003e64 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003c22:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2a:	d129      	bne.n	8003c80 <xQueueGenericSendFromISR+0x114>
            {
                #if ( configUSE_QUEUE_SETS == 1 )
                    {
                        if( pxQueue->pxQueueSetContainer != NULL )
 8003c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d012      	beq.n	8003c5a <xQueueGenericSendFromISR+0xee>
                        {
                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d102      	bne.n	8003c40 <xQueueGenericSendFromISR+0xd4>
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d130      	bne.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                                /* Do not notify the queue set as an existing item
                                 * was overwritten in the queue so the number of items
                                 * in the queue has not changed. */
                                mtCOVERAGE_TEST_MARKER();
                            }
                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003c40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c42:	f000 fa89 	bl	8004158 <prvNotifyQueueSetContainer>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d02a      	beq.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                            {
                                /* The queue is a member of a queue set, and posting
                                 * to the queue set caused a higher priority task to
                                 * unblock.  A context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d027      	beq.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	e023      	b.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else
                        {
                            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d01f      	beq.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                            {
                                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c64:	3324      	adds	r3, #36	; 0x24
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 fee4 	bl	8004a34 <xTaskRemoveFromEventList>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d017      	beq.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                                {
                                    /* The task waiting has a higher priority so
                                     *  record that a context switch is required. */
                                    if( pxHigherPriorityTaskWoken != NULL )
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d014      	beq.n	8003ca2 <xQueueGenericSendFromISR+0x136>
                                    {
                                        *pxHigherPriorityTaskWoken = pdTRUE;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	e010      	b.n	8003ca2 <xQueueGenericSendFromISR+0x136>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003c80:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003c84:	2b7f      	cmp	r3, #127	; 0x7f
 8003c86:	d104      	bne.n	8003c92 <xQueueGenericSendFromISR+0x126>
 8003c88:	490d      	ldr	r1, [pc, #52]	; (8003cc0 <xQueueGenericSendFromISR+0x154>)
 8003c8a:	f44f 608d 	mov.w	r0, #1128	; 0x468
 8003c8e:	f7fc fd8b 	bl	80007a8 <vAssertCalled>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003c92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c96:	3301      	adds	r3, #1
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	b25a      	sxtb	r2, r3
 8003c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
        {
 8003ca6:	e001      	b.n	8003cac <xQueueGenericSendFromISR+0x140>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3730      	adds	r7, #48	; 0x30
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	0800813c 	.word	0x0800813c

08003cc4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b08a      	sub	sp, #40	; 0x28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003cd8:	6a3b      	ldr	r3, [r7, #32]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d104      	bne.n	8003ce8 <xQueueReceive+0x24>
 8003cde:	495f      	ldr	r1, [pc, #380]	; (8003e5c <xQueueReceive+0x198>)
 8003ce0:	f240 502c 	movw	r0, #1324	; 0x52c
 8003ce4:	f7fc fd60 	bl	80007a8 <vAssertCalled>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d103      	bne.n	8003cf6 <xQueueReceive+0x32>
 8003cee:	6a3b      	ldr	r3, [r7, #32]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <xQueueReceive+0x36>
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <xQueueReceive+0x38>
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d104      	bne.n	8003d0a <xQueueReceive+0x46>
 8003d00:	4956      	ldr	r1, [pc, #344]	; (8003e5c <xQueueReceive+0x198>)
 8003d02:	f44f 60a6 	mov.w	r0, #1328	; 0x530
 8003d06:	f7fc fd4f 	bl	80007a8 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d0a:	f001 f827 	bl	8004d5c <xTaskGetSchedulerState>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d102      	bne.n	8003d1a <xQueueReceive+0x56>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <xQueueReceive+0x5a>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e000      	b.n	8003d20 <xQueueReceive+0x5c>
 8003d1e:	2300      	movs	r3, #0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d104      	bne.n	8003d2e <xQueueReceive+0x6a>
 8003d24:	494d      	ldr	r1, [pc, #308]	; (8003e5c <xQueueReceive+0x198>)
 8003d26:	f240 5035 	movw	r0, #1333	; 0x535
 8003d2a:	f7fc fd3d 	bl	80007a8 <vAssertCalled>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003d2e:	f001 ff93 	bl	8005c58 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d36:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d01f      	beq.n	8003d7e <xQueueReceive+0xba>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003d3e:	68b9      	ldr	r1, [r7, #8]
 8003d40:	6a38      	ldr	r0, [r7, #32]
 8003d42:	f000 f8f9 	bl	8003f38 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	1e5a      	subs	r2, r3, #1
 8003d4a:	6a3b      	ldr	r3, [r7, #32]
 8003d4c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d4e:	6a3b      	ldr	r3, [r7, #32]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00f      	beq.n	8003d76 <xQueueReceive+0xb2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	3310      	adds	r3, #16
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 fe6a 	bl	8004a34 <xTaskRemoveFromEventList>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d007      	beq.n	8003d76 <xQueueReceive+0xb2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003d66:	4b3e      	ldr	r3, [pc, #248]	; (8003e60 <xQueueReceive+0x19c>)
 8003d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003d76:	f001 ff9b 	bl	8005cb0 <vPortExitCritical>
                return pdPASS;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e069      	b.n	8003e52 <xQueueReceive+0x18e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d103      	bne.n	8003d8c <xQueueReceive+0xc8>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003d84:	f001 ff94 	bl	8005cb0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	e062      	b.n	8003e52 <xQueueReceive+0x18e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d106      	bne.n	8003da0 <xQueueReceive+0xdc>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003d92:	f107 0314 	add.w	r3, r7, #20
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 feaa 	bl	8004af0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003da0:	f001 ff86 	bl	8005cb0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003da4:	f000 fc10 	bl	80045c8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003da8:	f001 ff56 	bl	8005c58 <vPortEnterCritical>
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003db2:	b25b      	sxtb	r3, r3
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d103      	bne.n	8003dc2 <xQueueReceive+0xfe>
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dc2:	6a3b      	ldr	r3, [r7, #32]
 8003dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dce:	d103      	bne.n	8003dd8 <xQueueReceive+0x114>
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003dd8:	f001 ff6a 	bl	8005cb0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ddc:	1d3a      	adds	r2, r7, #4
 8003dde:	f107 0314 	add.w	r3, r7, #20
 8003de2:	4611      	mov	r1, r2
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 fe99 	bl	8004b1c <xTaskCheckForTimeOut>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d123      	bne.n	8003e38 <xQueueReceive+0x174>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003df0:	6a38      	ldr	r0, [r7, #32]
 8003df2:	f000 f926 	bl	8004042 <prvIsQueueEmpty>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d017      	beq.n	8003e2c <xQueueReceive+0x168>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	3324      	adds	r3, #36	; 0x24
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	4611      	mov	r1, r2
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fdcd 	bl	80049a4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003e0a:	6a38      	ldr	r0, [r7, #32]
 8003e0c:	f000 f8ba 	bl	8003f84 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003e10:	f000 fbe8 	bl	80045e4 <xTaskResumeAll>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d189      	bne.n	8003d2e <xQueueReceive+0x6a>
                {
                    portYIELD_WITHIN_API();
 8003e1a:	4b11      	ldr	r3, [pc, #68]	; (8003e60 <xQueueReceive+0x19c>)
 8003e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	f3bf 8f4f 	dsb	sy
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	e780      	b.n	8003d2e <xQueueReceive+0x6a>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003e2c:	6a38      	ldr	r0, [r7, #32]
 8003e2e:	f000 f8a9 	bl	8003f84 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e32:	f000 fbd7 	bl	80045e4 <xTaskResumeAll>
 8003e36:	e77a      	b.n	8003d2e <xQueueReceive+0x6a>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003e38:	6a38      	ldr	r0, [r7, #32]
 8003e3a:	f000 f8a3 	bl	8003f84 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e3e:	f000 fbd1 	bl	80045e4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e42:	6a38      	ldr	r0, [r7, #32]
 8003e44:	f000 f8fd 	bl	8004042 <prvIsQueueEmpty>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f43f af6f 	beq.w	8003d2e <xQueueReceive+0x6a>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003e50:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3728      	adds	r7, #40	; 0x28
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	0800813c 	.word	0x0800813c
 8003e60:	e000ed04 	.word	0xe000ed04

08003e64 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e78:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d10d      	bne.n	8003e9e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d14d      	bne.n	8003f26 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 ff82 	bl	8004d98 <xTaskPriorityDisinherit>
 8003e94:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
 8003e9c:	e043      	b.n	8003f26 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d119      	bne.n	8003ed8 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6858      	ldr	r0, [r3, #4]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	461a      	mov	r2, r3
 8003eae:	68b9      	ldr	r1, [r7, #8]
 8003eb0:	f002 f870 	bl	8005f94 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	441a      	add	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d32b      	bcc.n	8003f26 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	e026      	b.n	8003f26 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	68d8      	ldr	r0, [r3, #12]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	68b9      	ldr	r1, [r7, #8]
 8003ee4:	f002 f856 	bl	8005f94 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	425b      	negs	r3, r3
 8003ef2:	441a      	add	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d207      	bcs.n	8003f14 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	425b      	negs	r3, r3
 8003f0e:	441a      	add	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d105      	bne.n	8003f26 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1c5a      	adds	r2, r3, #1
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003f2e:	697b      	ldr	r3, [r7, #20]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d018      	beq.n	8003f7c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	441a      	add	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d303      	bcc.n	8003f6c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68d9      	ldr	r1, [r3, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	461a      	mov	r2, r3
 8003f76:	6838      	ldr	r0, [r7, #0]
 8003f78:	f002 f80c 	bl	8005f94 <memcpy>
    }
}
 8003f7c:	bf00      	nop
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003f8c:	f001 fe64 	bl	8005c58 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f96:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f98:	e01e      	b.n	8003fd8 <prvUnlockQueue+0x54>
        {
            /* Data was posted while the queue was locked.  Are any tasks
             * blocked waiting for data to become available? */
            #if ( configUSE_QUEUE_SETS == 1 )
                {
                    if( pxQueue->pxQueueSetContainer != NULL )
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d008      	beq.n	8003fb4 <prvUnlockQueue+0x30>
                    {
                        if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f8d8 	bl	8004158 <prvNotifyQueueSetContainer>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d010      	beq.n	8003fd0 <prvUnlockQueue+0x4c>
                        {
                            /* The queue is a member of a queue set, and posting to
                             * the queue set caused a higher priority task to unblock.
                             * A context switch is required. */
                            vTaskMissedYield();
 8003fae:	f000 fe11 	bl	8004bd4 <vTaskMissedYield>
 8003fb2:	e00d      	b.n	8003fd0 <prvUnlockQueue+0x4c>
                    else
                    {
                        /* Tasks that are removed from the event list will get
                         * added to the pending ready list as the scheduler is still
                         * suspended. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d012      	beq.n	8003fe2 <prvUnlockQueue+0x5e>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3324      	adds	r3, #36	; 0x24
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 fd37 	bl	8004a34 <xTaskRemoveFromEventList>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <prvUnlockQueue+0x4c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                vTaskMissedYield();
 8003fcc:	f000 fe02 	bl	8004bd4 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	dcdc      	bgt.n	8003f9a <prvUnlockQueue+0x16>
 8003fe0:	e000      	b.n	8003fe4 <prvUnlockQueue+0x60>
                            break;
 8003fe2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	22ff      	movs	r2, #255	; 0xff
 8003fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8003fec:	f001 fe60 	bl	8005cb0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003ff0:	f001 fe32 	bl	8005c58 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ffa:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ffc:	e011      	b.n	8004022 <prvUnlockQueue+0x9e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d012      	beq.n	800402c <prvUnlockQueue+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	3310      	adds	r3, #16
 800400a:	4618      	mov	r0, r3
 800400c:	f000 fd12 	bl	8004a34 <xTaskRemoveFromEventList>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <prvUnlockQueue+0x96>
                {
                    vTaskMissedYield();
 8004016:	f000 fddd 	bl	8004bd4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800401a:	7bbb      	ldrb	r3, [r7, #14]
 800401c:	3b01      	subs	r3, #1
 800401e:	b2db      	uxtb	r3, r3
 8004020:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004022:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004026:	2b00      	cmp	r3, #0
 8004028:	dce9      	bgt.n	8003ffe <prvUnlockQueue+0x7a>
 800402a:	e000      	b.n	800402e <prvUnlockQueue+0xaa>
            }
            else
            {
                break;
 800402c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	22ff      	movs	r2, #255	; 0xff
 8004032:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8004036:	f001 fe3b 	bl	8005cb0 <vPortExitCritical>
}
 800403a:	bf00      	nop
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800404a:	f001 fe05 	bl	8005c58 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	2b00      	cmp	r3, #0
 8004054:	d102      	bne.n	800405c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004056:	2301      	movs	r3, #1
 8004058:	60fb      	str	r3, [r7, #12]
 800405a:	e001      	b.n	8004060 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800405c:	2300      	movs	r3, #0
 800405e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004060:	f001 fe26 	bl	8005cb0 <vPortExitCritical>

    return xReturn;
 8004064:	68fb      	ldr	r3, [r7, #12]
}
 8004066:	4618      	mov	r0, r3
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b084      	sub	sp, #16
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004076:	f001 fdef 	bl	8005c58 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004082:	429a      	cmp	r2, r3
 8004084:	d102      	bne.n	800408c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004086:	2301      	movs	r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	e001      	b.n	8004090 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800408c:	2300      	movs	r3, #0
 800408e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004090:	f001 fe0e 	bl	8005cb0 <vPortExitCritical>

    return xReturn;
 8004094:	68fb      	ldr	r3, [r7, #12]
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
	...

080040a0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80040aa:	2300      	movs	r3, #0
 80040ac:	60fb      	str	r3, [r7, #12]
 80040ae:	e014      	b.n	80040da <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80040b0:	4a0e      	ldr	r2, [pc, #56]	; (80040ec <vQueueAddToRegistry+0x4c>)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10b      	bne.n	80040d4 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80040bc:	490b      	ldr	r1, [pc, #44]	; (80040ec <vQueueAddToRegistry+0x4c>)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80040c6:	4a09      	ldr	r2, [pc, #36]	; (80040ec <vQueueAddToRegistry+0x4c>)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	4413      	add	r3, r2
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80040d2:	e005      	b.n	80040e0 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	3301      	adds	r3, #1
 80040d8:	60fb      	str	r3, [r7, #12]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2b07      	cmp	r3, #7
 80040de:	d9e7      	bls.n	80040b0 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80040e0:	bf00      	nop
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	20020760 	.word	0x20020760

080040f0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004100:	f001 fdaa 	bl	8005c58 <vPortEnterCritical>
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800410a:	b25b      	sxtb	r3, r3
 800410c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004110:	d103      	bne.n	800411a <vQueueWaitForMessageRestricted+0x2a>
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004120:	b25b      	sxtb	r3, r3
 8004122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004126:	d103      	bne.n	8004130 <vQueueWaitForMessageRestricted+0x40>
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004130:	f001 fdbe 	bl	8005cb0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004138:	2b00      	cmp	r3, #0
 800413a:	d106      	bne.n	800414a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	3324      	adds	r3, #36	; 0x24
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	68b9      	ldr	r1, [r7, #8]
 8004144:	4618      	mov	r0, r3
 8004146:	f000 fc4d 	bl	80049e4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800414a:	6978      	ldr	r0, [r7, #20]
 800414c:	f7ff ff1a 	bl	8003f84 <prvUnlockQueue>
    }
 8004150:	bf00      	nop
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
    {
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
        Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004164:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8004166:	2300      	movs	r3, #0
 8004168:	617b      	str	r3, [r7, #20]

        /* This function must be called form a critical section. */

        configASSERT( pxQueueSetContainer );
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d104      	bne.n	800417a <prvNotifyQueueSetContainer+0x22>
 8004170:	4924      	ldr	r1, [pc, #144]	; (8004204 <prvNotifyQueueSetContainer+0xac>)
 8004172:	f640 3097 	movw	r0, #2967	; 0xb97
 8004176:	f7fc fb17 	bl	80007a8 <vAssertCalled>
        configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004182:	429a      	cmp	r2, r3
 8004184:	d304      	bcc.n	8004190 <prvNotifyQueueSetContainer+0x38>
 8004186:	491f      	ldr	r1, [pc, #124]	; (8004204 <prvNotifyQueueSetContainer+0xac>)
 8004188:	f640 3098 	movw	r0, #2968	; 0xb98
 800418c:	f7fc fb0c 	bl	80007a8 <vAssertCalled>

        if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004198:	429a      	cmp	r2, r3
 800419a:	d22e      	bcs.n	80041fa <prvNotifyQueueSetContainer+0xa2>
        {
            const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041a2:	73fb      	strb	r3, [r7, #15]

            traceQUEUE_SET_SEND( pxQueueSetContainer );

            /* The data copied is the handle of the queue that contains data. */
            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80041a4:	1d3b      	adds	r3, r7, #4
 80041a6:	2200      	movs	r2, #0
 80041a8:	4619      	mov	r1, r3
 80041aa:	6938      	ldr	r0, [r7, #16]
 80041ac:	f7ff fe5a 	bl	8003e64 <prvCopyDataToQueue>
 80041b0:	6178      	str	r0, [r7, #20]

            if( cTxLock == queueUNLOCKED )
 80041b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ba:	d10e      	bne.n	80041da <prvNotifyQueueSetContainer+0x82>
            {
                if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d01a      	beq.n	80041fa <prvNotifyQueueSetContainer+0xa2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	3324      	adds	r3, #36	; 0x24
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fc33 	bl	8004a34 <xTaskRemoveFromEventList>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d012      	beq.n	80041fa <prvNotifyQueueSetContainer+0xa2>
                    {
                        /* The task waiting has a higher priority. */
                        xReturn = pdTRUE;
 80041d4:	2301      	movs	r3, #1
 80041d6:	617b      	str	r3, [r7, #20]
 80041d8:	e00f      	b.n	80041fa <prvNotifyQueueSetContainer+0xa2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                configASSERT( cTxLock != queueINT8_MAX );
 80041da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041de:	2b7f      	cmp	r3, #127	; 0x7f
 80041e0:	d104      	bne.n	80041ec <prvNotifyQueueSetContainer+0x94>
 80041e2:	4908      	ldr	r1, [pc, #32]	; (8004204 <prvNotifyQueueSetContainer+0xac>)
 80041e4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80041e8:	f7fc fade 	bl	80007a8 <vAssertCalled>

                pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041ec:	7bfb      	ldrb	r3, [r7, #15]
 80041ee:	3301      	adds	r3, #1
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	b25a      	sxtb	r2, r3
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80041fa:	697b      	ldr	r3, [r7, #20]
    }
 80041fc:	4618      	mov	r0, r3
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	0800813c 	.word	0x0800813c

08004208 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004208:	b580      	push	{r7, lr}
 800420a:	b08c      	sub	sp, #48	; 0x30
 800420c:	af04      	add	r7, sp, #16
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	603b      	str	r3, [r7, #0]
 8004214:	4613      	mov	r3, r2
 8004216:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4618      	mov	r0, r3
 800421e:	f001 fa3f 	bl	80056a0 <pvPortMalloc>
 8004222:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00e      	beq.n	8004248 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800422a:	20cc      	movs	r0, #204	; 0xcc
 800422c:	f001 fa38 	bl	80056a0 <pvPortMalloc>
 8004230:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
 800423e:	e005      	b.n	800424c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8004240:	6978      	ldr	r0, [r7, #20]
 8004242:	f001 faeb 	bl	800581c <vPortFree>
 8004246:	e001      	b.n	800424c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004248:	2300      	movs	r3, #0
 800424a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d013      	beq.n	800427a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004252:	88fa      	ldrh	r2, [r7, #6]
 8004254:	2300      	movs	r3, #0
 8004256:	9303      	str	r3, [sp, #12]
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	9302      	str	r3, [sp, #8]
 800425c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	68b9      	ldr	r1, [r7, #8]
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 f80f 	bl	800428c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800426e:	69f8      	ldr	r0, [r7, #28]
 8004270:	f000 f8b4 	bl	80043dc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004274:	2301      	movs	r3, #1
 8004276:	61bb      	str	r3, [r7, #24]
 8004278:	e002      	b.n	8004280 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800427a:	f04f 33ff 	mov.w	r3, #4294967295
 800427e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004280:	69bb      	ldr	r3, [r7, #24]
    }
 8004282:	4618      	mov	r0, r3
 8004284:	3720      	adds	r7, #32
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800429a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	461a      	mov	r2, r3
 80042a4:	21a5      	movs	r1, #165	; 0xa5
 80042a6:	f001 fe99 	bl	8005fdc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80042aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ae:	6879      	ldr	r1, [r7, #4]
 80042b0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80042b4:	440b      	add	r3, r1
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	4413      	add	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	f023 0307 	bic.w	r3, r3, #7
 80042c2:	613b      	str	r3, [r7, #16]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	f003 0307 	and.w	r3, r3, #7
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <prvInitialiseNewTask+0x4c>
 80042ce:	493f      	ldr	r1, [pc, #252]	; (80043cc <prvInitialiseNewTask+0x140>)
 80042d0:	f240 305e 	movw	r0, #862	; 0x35e
 80042d4:	f7fc fa68 	bl	80007a8 <vAssertCalled>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d01f      	beq.n	800431e <prvInitialiseNewTask+0x92>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042de:	2300      	movs	r3, #0
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	e012      	b.n	800430a <prvInitialiseNewTask+0x7e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	4413      	add	r3, r2
 80042ea:	7819      	ldrb	r1, [r3, #0]
 80042ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	4413      	add	r3, r2
 80042f2:	3334      	adds	r3, #52	; 0x34
 80042f4:	460a      	mov	r2, r1
 80042f6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	4413      	add	r3, r2
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d006      	beq.n	8004312 <prvInitialiseNewTask+0x86>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	3301      	adds	r3, #1
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2b1d      	cmp	r3, #29
 800430e:	d9e9      	bls.n	80042e4 <prvInitialiseNewTask+0x58>
 8004310:	e000      	b.n	8004314 <prvInitialiseNewTask+0x88>
            {
                break;
 8004312:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800431c:	e003      	b.n	8004326 <prvInitialiseNewTask+0x9a>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800431e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	2b1f      	cmp	r3, #31
 800432a:	d901      	bls.n	8004330 <prvInitialiseNewTask+0xa4>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800432c:	231f      	movs	r3, #31
 800432e:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004332:	6a3a      	ldr	r2, [r7, #32]
 8004334:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8004336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004338:	6a3a      	ldr	r2, [r7, #32]
 800433a:	65da      	str	r2, [r3, #92]	; 0x5c
            pxNewTCB->uxMutexesHeld = 0;
 800433c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433e:	2200      	movs	r2, #0
 8004340:	661a      	str	r2, [r3, #96]	; 0x60
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004344:	3304      	adds	r3, #4
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff f9a8 	bl	800369c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434e:	3318      	adds	r3, #24
 8004350:	4618      	mov	r0, r3
 8004352:	f7ff f9a3 	bl	800369c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004358:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800435a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	f1c3 0220 	rsb	r2, r3, #32
 8004362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004364:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004368:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800436a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800436c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800436e:	33c4      	adds	r3, #196	; 0xc4
 8004370:	2204      	movs	r2, #4
 8004372:	2100      	movs	r1, #0
 8004374:	4618      	mov	r0, r3
 8004376:	f001 fe31 	bl	8005fdc <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800437a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800437c:	33c8      	adds	r3, #200	; 0xc8
 800437e:	2201      	movs	r2, #1
 8004380:	2100      	movs	r1, #0
 8004382:	4618      	mov	r0, r3
 8004384:	f001 fe2a 	bl	8005fdc <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438a:	3364      	adds	r3, #100	; 0x64
 800438c:	2260      	movs	r2, #96	; 0x60
 800438e:	2100      	movs	r1, #0
 8004390:	4618      	mov	r0, r3
 8004392:	f001 fe23 	bl	8005fdc <memset>
 8004396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004398:	4a0d      	ldr	r2, [pc, #52]	; (80043d0 <prvInitialiseNewTask+0x144>)
 800439a:	669a      	str	r2, [r3, #104]	; 0x68
 800439c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439e:	4a0d      	ldr	r2, [pc, #52]	; (80043d4 <prvInitialiseNewTask+0x148>)
 80043a0:	66da      	str	r2, [r3, #108]	; 0x6c
 80043a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a4:	4a0c      	ldr	r2, [pc, #48]	; (80043d8 <prvInitialiseNewTask+0x14c>)
 80043a6:	671a      	str	r2, [r3, #112]	; 0x70
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043a8:	683a      	ldr	r2, [r7, #0]
 80043aa:	68f9      	ldr	r1, [r7, #12]
 80043ac:	6938      	ldr	r0, [r7, #16]
 80043ae:	f001 fb49 	bl	8005a44 <pxPortInitialiseStack>
 80043b2:	4602      	mov	r2, r0
 80043b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b6:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80043b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d002      	beq.n	80043c4 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043c2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80043c4:	bf00      	nop
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	08008160 	.word	0x08008160
 80043d0:	08008278 	.word	0x08008278
 80043d4:	08008298 	.word	0x08008298
 80043d8:	08008258 	.word	0x08008258

080043dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80043e4:	f001 fc38 	bl	8005c58 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80043e8:	4b2c      	ldr	r3, [pc, #176]	; (800449c <prvAddNewTaskToReadyList+0xc0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	3301      	adds	r3, #1
 80043ee:	4a2b      	ldr	r2, [pc, #172]	; (800449c <prvAddNewTaskToReadyList+0xc0>)
 80043f0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80043f2:	4b2b      	ldr	r3, [pc, #172]	; (80044a0 <prvAddNewTaskToReadyList+0xc4>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d109      	bne.n	800440e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80043fa:	4a29      	ldr	r2, [pc, #164]	; (80044a0 <prvAddNewTaskToReadyList+0xc4>)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004400:	4b26      	ldr	r3, [pc, #152]	; (800449c <prvAddNewTaskToReadyList+0xc0>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d110      	bne.n	800442a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004408:	f000 fc0a 	bl	8004c20 <prvInitialiseTaskLists>
 800440c:	e00d      	b.n	800442a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800440e:	4b25      	ldr	r3, [pc, #148]	; (80044a4 <prvAddNewTaskToReadyList+0xc8>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004416:	4b22      	ldr	r3, [pc, #136]	; (80044a0 <prvAddNewTaskToReadyList+0xc4>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004420:	429a      	cmp	r2, r3
 8004422:	d802      	bhi.n	800442a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004424:	4a1e      	ldr	r2, [pc, #120]	; (80044a0 <prvAddNewTaskToReadyList+0xc4>)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800442a:	4b1f      	ldr	r3, [pc, #124]	; (80044a8 <prvAddNewTaskToReadyList+0xcc>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3301      	adds	r3, #1
 8004430:	4a1d      	ldr	r2, [pc, #116]	; (80044a8 <prvAddNewTaskToReadyList+0xcc>)
 8004432:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004434:	4b1c      	ldr	r3, [pc, #112]	; (80044a8 <prvAddNewTaskToReadyList+0xcc>)
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	655a      	str	r2, [r3, #84]	; 0x54
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004440:	2201      	movs	r2, #1
 8004442:	409a      	lsls	r2, r3
 8004444:	4b19      	ldr	r3, [pc, #100]	; (80044ac <prvAddNewTaskToReadyList+0xd0>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4313      	orrs	r3, r2
 800444a:	4a18      	ldr	r2, [pc, #96]	; (80044ac <prvAddNewTaskToReadyList+0xd0>)
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004452:	4613      	mov	r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4a15      	ldr	r2, [pc, #84]	; (80044b0 <prvAddNewTaskToReadyList+0xd4>)
 800445c:	441a      	add	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	3304      	adds	r3, #4
 8004462:	4619      	mov	r1, r3
 8004464:	4610      	mov	r0, r2
 8004466:	f7ff f926 	bl	80036b6 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800446a:	f001 fc21 	bl	8005cb0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800446e:	4b0d      	ldr	r3, [pc, #52]	; (80044a4 <prvAddNewTaskToReadyList+0xc8>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00e      	beq.n	8004494 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004476:	4b0a      	ldr	r3, [pc, #40]	; (80044a0 <prvAddNewTaskToReadyList+0xc4>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004480:	429a      	cmp	r2, r3
 8004482:	d207      	bcs.n	8004494 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004484:	4b0b      	ldr	r3, [pc, #44]	; (80044b4 <prvAddNewTaskToReadyList+0xd8>)
 8004486:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004494:	bf00      	nop
 8004496:	3708      	adds	r7, #8
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	200005a4 	.word	0x200005a4
 80044a0:	200002b0 	.word	0x200002b0
 80044a4:	200005b0 	.word	0x200005b0
 80044a8:	200005c0 	.word	0x200005c0
 80044ac:	200005ac 	.word	0x200005ac
 80044b0:	200002b4 	.word	0x200002b4
 80044b4:	e000ed04 	.word	0xe000ed04

080044b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80044c0:	2300      	movs	r3, #0
 80044c2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d011      	beq.n	80044ee <vTaskDelay+0x36>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80044ca:	4b10      	ldr	r3, [pc, #64]	; (800450c <vTaskDelay+0x54>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d004      	beq.n	80044dc <vTaskDelay+0x24>
 80044d2:	490f      	ldr	r1, [pc, #60]	; (8004510 <vTaskDelay+0x58>)
 80044d4:	f240 503f 	movw	r0, #1343	; 0x53f
 80044d8:	f7fc f966 	bl	80007a8 <vAssertCalled>
            vTaskSuspendAll();
 80044dc:	f000 f874 	bl	80045c8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80044e0:	2100      	movs	r1, #0
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fd66 	bl	8004fb4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80044e8:	f000 f87c 	bl	80045e4 <xTaskResumeAll>
 80044ec:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d107      	bne.n	8004504 <vTaskDelay+0x4c>
        {
            portYIELD_WITHIN_API();
 80044f4:	4b07      	ldr	r3, [pc, #28]	; (8004514 <vTaskDelay+0x5c>)
 80044f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	f3bf 8f4f 	dsb	sy
 8004500:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004504:	bf00      	nop
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	200005cc 	.word	0x200005cc
 8004510:	08008160 	.word	0x08008160
 8004514:	e000ed04 	.word	0xe000ed04

08004518 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800451e:	4b20      	ldr	r3, [pc, #128]	; (80045a0 <vTaskStartScheduler+0x88>)
 8004520:	9301      	str	r3, [sp, #4]
 8004522:	2300      	movs	r3, #0
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	2300      	movs	r3, #0
 8004528:	2282      	movs	r2, #130	; 0x82
 800452a:	491e      	ldr	r1, [pc, #120]	; (80045a4 <vTaskStartScheduler+0x8c>)
 800452c:	481e      	ldr	r0, [pc, #120]	; (80045a8 <vTaskStartScheduler+0x90>)
 800452e:	f7ff fe6b 	bl	8004208 <xTaskCreate>
 8004532:	6078      	str	r0, [r7, #4]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d102      	bne.n	8004540 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800453a:	f000 fda1 	bl	8005080 <xTimerCreateTimerTask>
 800453e:	6078      	str	r0, [r7, #4]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d11c      	bne.n	8004580 <vTaskStartScheduler+0x68>
        __asm volatile
 8004546:	f04f 0340 	mov.w	r3, #64	; 0x40
 800454a:	b672      	cpsid	i
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	b662      	cpsie	i
 800455a:	603b      	str	r3, [r7, #0]
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800455c:	4b13      	ldr	r3, [pc, #76]	; (80045ac <vTaskStartScheduler+0x94>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	3364      	adds	r3, #100	; 0x64
 8004562:	4a13      	ldr	r2, [pc, #76]	; (80045b0 <vTaskStartScheduler+0x98>)
 8004564:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8004566:	4b13      	ldr	r3, [pc, #76]	; (80045b4 <vTaskStartScheduler+0x9c>)
 8004568:	f04f 32ff 	mov.w	r2, #4294967295
 800456c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800456e:	4b12      	ldr	r3, [pc, #72]	; (80045b8 <vTaskStartScheduler+0xa0>)
 8004570:	2201      	movs	r2, #1
 8004572:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004574:	4b11      	ldr	r3, [pc, #68]	; (80045bc <vTaskStartScheduler+0xa4>)
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800457a:	f001 faeb 	bl	8005b54 <xPortStartScheduler>
 800457e:	e008      	b.n	8004592 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004586:	d104      	bne.n	8004592 <vTaskStartScheduler+0x7a>
 8004588:	490d      	ldr	r1, [pc, #52]	; (80045c0 <vTaskStartScheduler+0xa8>)
 800458a:	f640 0036 	movw	r0, #2102	; 0x836
 800458e:	f7fc f90b 	bl	80007a8 <vAssertCalled>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004592:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <vTaskStartScheduler+0xac>)
 8004594:	681b      	ldr	r3, [r3, #0]
}
 8004596:	bf00      	nop
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	200005c8 	.word	0x200005c8
 80045a4:	08008184 	.word	0x08008184
 80045a8:	08004bed 	.word	0x08004bed
 80045ac:	200002b0 	.word	0x200002b0
 80045b0:	2000003c 	.word	0x2000003c
 80045b4:	200005c4 	.word	0x200005c4
 80045b8:	200005b0 	.word	0x200005b0
 80045bc:	200005a8 	.word	0x200005a8
 80045c0:	08008160 	.word	0x08008160
 80045c4:	20000034 	.word	0x20000034

080045c8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80045cc:	4b04      	ldr	r3, [pc, #16]	; (80045e0 <vTaskSuspendAll+0x18>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	4a03      	ldr	r2, [pc, #12]	; (80045e0 <vTaskSuspendAll+0x18>)
 80045d4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80045d6:	bf00      	nop
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr
 80045e0:	200005cc 	.word	0x200005cc

080045e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80045ea:	2300      	movs	r3, #0
 80045ec:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80045ee:	2300      	movs	r3, #0
 80045f0:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80045f2:	4b3e      	ldr	r3, [pc, #248]	; (80046ec <xTaskResumeAll+0x108>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d104      	bne.n	8004604 <xTaskResumeAll+0x20>
 80045fa:	493d      	ldr	r1, [pc, #244]	; (80046f0 <xTaskResumeAll+0x10c>)
 80045fc:	f640 00a9 	movw	r0, #2217	; 0x8a9
 8004600:	f7fc f8d2 	bl	80007a8 <vAssertCalled>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004604:	f001 fb28 	bl	8005c58 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004608:	4b38      	ldr	r3, [pc, #224]	; (80046ec <xTaskResumeAll+0x108>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3b01      	subs	r3, #1
 800460e:	4a37      	ldr	r2, [pc, #220]	; (80046ec <xTaskResumeAll+0x108>)
 8004610:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004612:	4b36      	ldr	r3, [pc, #216]	; (80046ec <xTaskResumeAll+0x108>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d161      	bne.n	80046de <xTaskResumeAll+0xfa>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800461a:	4b36      	ldr	r3, [pc, #216]	; (80046f4 <xTaskResumeAll+0x110>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d05d      	beq.n	80046de <xTaskResumeAll+0xfa>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004622:	e02e      	b.n	8004682 <xTaskResumeAll+0x9e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004624:	4b34      	ldr	r3, [pc, #208]	; (80046f8 <xTaskResumeAll+0x114>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	3318      	adds	r3, #24
 8004630:	4618      	mov	r0, r3
 8004632:	f7ff f89d 	bl	8003770 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	3304      	adds	r3, #4
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff f898 	bl	8003770 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	2201      	movs	r2, #1
 8004646:	409a      	lsls	r2, r3
 8004648:	4b2c      	ldr	r3, [pc, #176]	; (80046fc <xTaskResumeAll+0x118>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4313      	orrs	r3, r2
 800464e:	4a2b      	ldr	r2, [pc, #172]	; (80046fc <xTaskResumeAll+0x118>)
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004656:	4613      	mov	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4a28      	ldr	r2, [pc, #160]	; (8004700 <xTaskResumeAll+0x11c>)
 8004660:	441a      	add	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	3304      	adds	r3, #4
 8004666:	4619      	mov	r1, r3
 8004668:	4610      	mov	r0, r2
 800466a:	f7ff f824 	bl	80036b6 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004672:	4b24      	ldr	r3, [pc, #144]	; (8004704 <xTaskResumeAll+0x120>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004678:	429a      	cmp	r2, r3
 800467a:	d302      	bcc.n	8004682 <xTaskResumeAll+0x9e>
                    {
                        xYieldPending = pdTRUE;
 800467c:	4b22      	ldr	r3, [pc, #136]	; (8004708 <xTaskResumeAll+0x124>)
 800467e:	2201      	movs	r2, #1
 8004680:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004682:	4b1d      	ldr	r3, [pc, #116]	; (80046f8 <xTaskResumeAll+0x114>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1cc      	bne.n	8004624 <xTaskResumeAll+0x40>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <xTaskResumeAll+0xb0>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004690:	f000 fb48 	bl	8004d24 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004694:	4b1d      	ldr	r3, [pc, #116]	; (800470c <xTaskResumeAll+0x128>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d010      	beq.n	80046c2 <xTaskResumeAll+0xde>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80046a0:	f000 f848 	bl	8004734 <xTaskIncrementTick>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <xTaskResumeAll+0xcc>
                            {
                                xYieldPending = pdTRUE;
 80046aa:	4b17      	ldr	r3, [pc, #92]	; (8004708 <xTaskResumeAll+0x124>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3b01      	subs	r3, #1
 80046b4:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1f1      	bne.n	80046a0 <xTaskResumeAll+0xbc>

                        xPendedTicks = 0;
 80046bc:	4b13      	ldr	r3, [pc, #76]	; (800470c <xTaskResumeAll+0x128>)
 80046be:	2200      	movs	r2, #0
 80046c0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80046c2:	4b11      	ldr	r3, [pc, #68]	; (8004708 <xTaskResumeAll+0x124>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <xTaskResumeAll+0xfa>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80046ca:	2301      	movs	r3, #1
 80046cc:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80046ce:	4b10      	ldr	r3, [pc, #64]	; (8004710 <xTaskResumeAll+0x12c>)
 80046d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80046de:	f001 fae7 	bl	8005cb0 <vPortExitCritical>

    return xAlreadyYielded;
 80046e2:	68bb      	ldr	r3, [r7, #8]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	200005cc 	.word	0x200005cc
 80046f0:	08008160 	.word	0x08008160
 80046f4:	200005a4 	.word	0x200005a4
 80046f8:	20000564 	.word	0x20000564
 80046fc:	200005ac 	.word	0x200005ac
 8004700:	200002b4 	.word	0x200002b4
 8004704:	200002b0 	.word	0x200002b0
 8004708:	200005b8 	.word	0x200005b8
 800470c:	200005b4 	.word	0x200005b4
 8004710:	e000ed04 	.word	0xe000ed04

08004714 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800471a:	4b05      	ldr	r3, [pc, #20]	; (8004730 <xTaskGetTickCount+0x1c>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004720:	687b      	ldr	r3, [r7, #4]
}
 8004722:	4618      	mov	r0, r3
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	200005a8 	.word	0x200005a8

08004734 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800473a:	2300      	movs	r3, #0
 800473c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800473e:	4b4b      	ldr	r3, [pc, #300]	; (800486c <xTaskIncrementTick+0x138>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	f040 8088 	bne.w	8004858 <xTaskIncrementTick+0x124>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004748:	4b49      	ldr	r3, [pc, #292]	; (8004870 <xTaskIncrementTick+0x13c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3301      	adds	r3, #1
 800474e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004750:	4a47      	ldr	r2, [pc, #284]	; (8004870 <xTaskIncrementTick+0x13c>)
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d11a      	bne.n	8004792 <xTaskIncrementTick+0x5e>
        {
            taskSWITCH_DELAYED_LISTS();
 800475c:	4b45      	ldr	r3, [pc, #276]	; (8004874 <xTaskIncrementTick+0x140>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d004      	beq.n	8004770 <xTaskIncrementTick+0x3c>
 8004766:	4944      	ldr	r1, [pc, #272]	; (8004878 <xTaskIncrementTick+0x144>)
 8004768:	f640 20bc 	movw	r0, #2748	; 0xabc
 800476c:	f7fc f81c 	bl	80007a8 <vAssertCalled>
 8004770:	4b40      	ldr	r3, [pc, #256]	; (8004874 <xTaskIncrementTick+0x140>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	60fb      	str	r3, [r7, #12]
 8004776:	4b41      	ldr	r3, [pc, #260]	; (800487c <xTaskIncrementTick+0x148>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a3e      	ldr	r2, [pc, #248]	; (8004874 <xTaskIncrementTick+0x140>)
 800477c:	6013      	str	r3, [r2, #0]
 800477e:	4a3f      	ldr	r2, [pc, #252]	; (800487c <xTaskIncrementTick+0x148>)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6013      	str	r3, [r2, #0]
 8004784:	4b3e      	ldr	r3, [pc, #248]	; (8004880 <xTaskIncrementTick+0x14c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	3301      	adds	r3, #1
 800478a:	4a3d      	ldr	r2, [pc, #244]	; (8004880 <xTaskIncrementTick+0x14c>)
 800478c:	6013      	str	r3, [r2, #0]
 800478e:	f000 fac9 	bl	8004d24 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004792:	4b3c      	ldr	r3, [pc, #240]	; (8004884 <xTaskIncrementTick+0x150>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	429a      	cmp	r2, r3
 800479a:	d348      	bcc.n	800482e <xTaskIncrementTick+0xfa>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800479c:	4b35      	ldr	r3, [pc, #212]	; (8004874 <xTaskIncrementTick+0x140>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d104      	bne.n	80047b0 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047a6:	4b37      	ldr	r3, [pc, #220]	; (8004884 <xTaskIncrementTick+0x150>)
 80047a8:	f04f 32ff 	mov.w	r2, #4294967295
 80047ac:	601a      	str	r2, [r3, #0]
                    break;
 80047ae:	e03e      	b.n	800482e <xTaskIncrementTick+0xfa>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047b0:	4b30      	ldr	r3, [pc, #192]	; (8004874 <xTaskIncrementTick+0x140>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d203      	bcs.n	80047d0 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80047c8:	4a2e      	ldr	r2, [pc, #184]	; (8004884 <xTaskIncrementTick+0x150>)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80047ce:	e02e      	b.n	800482e <xTaskIncrementTick+0xfa>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	3304      	adds	r3, #4
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fe ffcb 	bl	8003770 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d004      	beq.n	80047ec <xTaskIncrementTick+0xb8>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	3318      	adds	r3, #24
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe ffc2 	bl	8003770 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f0:	2201      	movs	r2, #1
 80047f2:	409a      	lsls	r2, r3
 80047f4:	4b24      	ldr	r3, [pc, #144]	; (8004888 <xTaskIncrementTick+0x154>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	4a23      	ldr	r2, [pc, #140]	; (8004888 <xTaskIncrementTick+0x154>)
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4a20      	ldr	r2, [pc, #128]	; (800488c <xTaskIncrementTick+0x158>)
 800480c:	441a      	add	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	3304      	adds	r3, #4
 8004812:	4619      	mov	r1, r3
 8004814:	4610      	mov	r0, r2
 8004816:	f7fe ff4e 	bl	80036b6 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800481e:	4b1c      	ldr	r3, [pc, #112]	; (8004890 <xTaskIncrementTick+0x15c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	429a      	cmp	r2, r3
 8004826:	d3b9      	bcc.n	800479c <xTaskIncrementTick+0x68>
                            {
                                xSwitchRequired = pdTRUE;
 8004828:	2301      	movs	r3, #1
 800482a:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800482c:	e7b6      	b.n	800479c <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800482e:	4b18      	ldr	r3, [pc, #96]	; (8004890 <xTaskIncrementTick+0x15c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004834:	4915      	ldr	r1, [pc, #84]	; (800488c <xTaskIncrementTick+0x158>)
 8004836:	4613      	mov	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	4413      	add	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d901      	bls.n	800484a <xTaskIncrementTick+0x116>
                {
                    xSwitchRequired = pdTRUE;
 8004846:	2301      	movs	r3, #1
 8004848:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800484a:	4b12      	ldr	r3, [pc, #72]	; (8004894 <xTaskIncrementTick+0x160>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d007      	beq.n	8004862 <xTaskIncrementTick+0x12e>
                {
                    xSwitchRequired = pdTRUE;
 8004852:	2301      	movs	r3, #1
 8004854:	617b      	str	r3, [r7, #20]
 8004856:	e004      	b.n	8004862 <xTaskIncrementTick+0x12e>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004858:	4b0f      	ldr	r3, [pc, #60]	; (8004898 <xTaskIncrementTick+0x164>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	3301      	adds	r3, #1
 800485e:	4a0e      	ldr	r2, [pc, #56]	; (8004898 <xTaskIncrementTick+0x164>)
 8004860:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004862:	697b      	ldr	r3, [r7, #20]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3718      	adds	r7, #24
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	200005cc 	.word	0x200005cc
 8004870:	200005a8 	.word	0x200005a8
 8004874:	2000055c 	.word	0x2000055c
 8004878:	08008160 	.word	0x08008160
 800487c:	20000560 	.word	0x20000560
 8004880:	200005bc 	.word	0x200005bc
 8004884:	200005c4 	.word	0x200005c4
 8004888:	200005ac 	.word	0x200005ac
 800488c:	200002b4 	.word	0x200002b4
 8004890:	200002b0 	.word	0x200002b0
 8004894:	200005b8 	.word	0x200005b8
 8004898:	200005b4 	.word	0x200005b4

0800489c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048a2:	4b39      	ldr	r3, [pc, #228]	; (8004988 <vTaskSwitchContext+0xec>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80048aa:	4b38      	ldr	r3, [pc, #224]	; (800498c <vTaskSwitchContext+0xf0>)
 80048ac:	2201      	movs	r2, #1
 80048ae:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80048b0:	e065      	b.n	800497e <vTaskSwitchContext+0xe2>
        xYieldPending = pdFALSE;
 80048b2:	4b36      	ldr	r3, [pc, #216]	; (800498c <vTaskSwitchContext+0xf0>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
        taskCHECK_FOR_STACK_OVERFLOW();
 80048b8:	4b35      	ldr	r3, [pc, #212]	; (8004990 <vTaskSwitchContext+0xf4>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d111      	bne.n	80048f4 <vTaskSwitchContext+0x58>
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	3304      	adds	r3, #4
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d10b      	bne.n	80048f4 <vTaskSwitchContext+0x58>
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	3308      	adds	r3, #8
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d105      	bne.n	80048f4 <vTaskSwitchContext+0x58>
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	330c      	adds	r3, #12
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d008      	beq.n	8004906 <vTaskSwitchContext+0x6a>
 80048f4:	4b26      	ldr	r3, [pc, #152]	; (8004990 <vTaskSwitchContext+0xf4>)
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4b25      	ldr	r3, [pc, #148]	; (8004990 <vTaskSwitchContext+0xf4>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3334      	adds	r3, #52	; 0x34
 80048fe:	4619      	mov	r1, r3
 8004900:	4610      	mov	r0, r2
 8004902:	f7fb ff8f 	bl	8000824 <vApplicationStackOverflowHook>
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004906:	4b23      	ldr	r3, [pc, #140]	; (8004994 <vTaskSwitchContext+0xf8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	fab3 f383 	clz	r3, r3
 8004912:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 8004914:	78fb      	ldrb	r3, [r7, #3]
 8004916:	f1c3 031f 	rsb	r3, r3, #31
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	491e      	ldr	r1, [pc, #120]	; (8004998 <vTaskSwitchContext+0xfc>)
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d104      	bne.n	800493a <vTaskSwitchContext+0x9e>
 8004930:	491a      	ldr	r1, [pc, #104]	; (800499c <vTaskSwitchContext+0x100>)
 8004932:	f640 30f7 	movw	r0, #3063	; 0xbf7
 8004936:	f7fb ff37 	bl	80007a8 <vAssertCalled>
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	4613      	mov	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	4a14      	ldr	r2, [pc, #80]	; (8004998 <vTaskSwitchContext+0xfc>)
 8004946:	4413      	add	r3, r2
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	605a      	str	r2, [r3, #4]
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	3308      	adds	r3, #8
 800495c:	429a      	cmp	r2, r3
 800495e:	d104      	bne.n	800496a <vTaskSwitchContext+0xce>
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	605a      	str	r2, [r3, #4]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	4a07      	ldr	r2, [pc, #28]	; (8004990 <vTaskSwitchContext+0xf4>)
 8004972:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004974:	4b06      	ldr	r3, [pc, #24]	; (8004990 <vTaskSwitchContext+0xf4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	3364      	adds	r3, #100	; 0x64
 800497a:	4a09      	ldr	r2, [pc, #36]	; (80049a0 <vTaskSwitchContext+0x104>)
 800497c:	6013      	str	r3, [r2, #0]
}
 800497e:	bf00      	nop
 8004980:	3718      	adds	r7, #24
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	200005cc 	.word	0x200005cc
 800498c:	200005b8 	.word	0x200005b8
 8004990:	200002b0 	.word	0x200002b0
 8004994:	200005ac 	.word	0x200005ac
 8004998:	200002b4 	.word	0x200002b4
 800499c:	08008160 	.word	0x08008160
 80049a0:	2000003c 	.word	0x2000003c

080049a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d104      	bne.n	80049be <vTaskPlaceOnEventList+0x1a>
 80049b4:	4909      	ldr	r1, [pc, #36]	; (80049dc <vTaskPlaceOnEventList+0x38>)
 80049b6:	f640 4011 	movw	r0, #3089	; 0xc11
 80049ba:	f7fb fef5 	bl	80007a8 <vAssertCalled>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049be:	4b08      	ldr	r3, [pc, #32]	; (80049e0 <vTaskPlaceOnEventList+0x3c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3318      	adds	r3, #24
 80049c4:	4619      	mov	r1, r3
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7fe fe99 	bl	80036fe <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80049cc:	2101      	movs	r1, #1
 80049ce:	6838      	ldr	r0, [r7, #0]
 80049d0:	f000 faf0 	bl	8004fb4 <prvAddCurrentTaskToDelayedList>
}
 80049d4:	bf00      	nop
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	08008160 	.word	0x08008160
 80049e0:	200002b0 	.word	0x200002b0

080049e4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d104      	bne.n	8004a00 <vTaskPlaceOnEventListRestricted+0x1c>
 80049f6:	490d      	ldr	r1, [pc, #52]	; (8004a2c <vTaskPlaceOnEventListRestricted+0x48>)
 80049f8:	f44f 6044 	mov.w	r0, #3136	; 0xc40
 80049fc:	f7fb fed4 	bl	80007a8 <vAssertCalled>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a00:	4b0b      	ldr	r3, [pc, #44]	; (8004a30 <vTaskPlaceOnEventListRestricted+0x4c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3318      	adds	r3, #24
 8004a06:	4619      	mov	r1, r3
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f7fe fe54 	bl	80036b6 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <vTaskPlaceOnEventListRestricted+0x36>
        {
            xTicksToWait = portMAX_DELAY;
 8004a14:	f04f 33ff 	mov.w	r3, #4294967295
 8004a18:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	68b8      	ldr	r0, [r7, #8]
 8004a1e:	f000 fac9 	bl	8004fb4 <prvAddCurrentTaskToDelayedList>
    }
 8004a22:	bf00      	nop
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	08008160 	.word	0x08008160
 8004a30:	200002b0 	.word	0x200002b0

08004a34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	60bb      	str	r3, [r7, #8]
    configASSERT( pxUnblockedTCB );
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d104      	bne.n	8004a54 <xTaskRemoveFromEventList+0x20>
 8004a4a:	4922      	ldr	r1, [pc, #136]	; (8004ad4 <xTaskRemoveFromEventList+0xa0>)
 8004a4c:	f44f 6047 	mov.w	r0, #3184	; 0xc70
 8004a50:	f7fb feaa 	bl	80007a8 <vAssertCalled>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	3318      	adds	r3, #24
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7fe fe89 	bl	8003770 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a5e:	4b1e      	ldr	r3, [pc, #120]	; (8004ad8 <xTaskRemoveFromEventList+0xa4>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d11c      	bne.n	8004aa0 <xTaskRemoveFromEventList+0x6c>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	3304      	adds	r3, #4
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fe fe80 	bl	8003770 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	2201      	movs	r2, #1
 8004a76:	409a      	lsls	r2, r3
 8004a78:	4b18      	ldr	r3, [pc, #96]	; (8004adc <xTaskRemoveFromEventList+0xa8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	4a17      	ldr	r2, [pc, #92]	; (8004adc <xTaskRemoveFromEventList+0xa8>)
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a86:	4613      	mov	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4a14      	ldr	r2, [pc, #80]	; (8004ae0 <xTaskRemoveFromEventList+0xac>)
 8004a90:	441a      	add	r2, r3
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	3304      	adds	r3, #4
 8004a96:	4619      	mov	r1, r3
 8004a98:	4610      	mov	r0, r2
 8004a9a:	f7fe fe0c 	bl	80036b6 <vListInsertEnd>
 8004a9e:	e005      	b.n	8004aac <xTaskRemoveFromEventList+0x78>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	3318      	adds	r3, #24
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	480f      	ldr	r0, [pc, #60]	; (8004ae4 <xTaskRemoveFromEventList+0xb0>)
 8004aa8:	f7fe fe05 	bl	80036b6 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <xTaskRemoveFromEventList+0xb4>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d905      	bls.n	8004ac6 <xTaskRemoveFromEventList+0x92>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004aba:	2301      	movs	r3, #1
 8004abc:	60fb      	str	r3, [r7, #12]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004abe:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <xTaskRemoveFromEventList+0xb8>)
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	e001      	b.n	8004aca <xTaskRemoveFromEventList+0x96>
    }
    else
    {
        xReturn = pdFALSE;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 8004aca:	68fb      	ldr	r3, [r7, #12]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	08008160 	.word	0x08008160
 8004ad8:	200005cc 	.word	0x200005cc
 8004adc:	200005ac 	.word	0x200005ac
 8004ae0:	200002b4 	.word	0x200002b4
 8004ae4:	20000564 	.word	0x20000564
 8004ae8:	200002b0 	.word	0x200002b0
 8004aec:	200005b8 	.word	0x200005b8

08004af0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004af8:	4b06      	ldr	r3, [pc, #24]	; (8004b14 <vTaskInternalSetTimeOutState+0x24>)
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004b00:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <vTaskInternalSetTimeOutState+0x28>)
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	605a      	str	r2, [r3, #4]
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	200005bc 	.word	0x200005bc
 8004b18:	200005a8 	.word	0x200005a8

08004b1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d104      	bne.n	8004b36 <xTaskCheckForTimeOut+0x1a>
 8004b2c:	4926      	ldr	r1, [pc, #152]	; (8004bc8 <xTaskCheckForTimeOut+0xac>)
 8004b2e:	f640 40eb 	movw	r0, #3307	; 0xceb
 8004b32:	f7fb fe39 	bl	80007a8 <vAssertCalled>
    configASSERT( pxTicksToWait );
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d104      	bne.n	8004b46 <xTaskCheckForTimeOut+0x2a>
 8004b3c:	4922      	ldr	r1, [pc, #136]	; (8004bc8 <xTaskCheckForTimeOut+0xac>)
 8004b3e:	f640 40ec 	movw	r0, #3308	; 0xcec
 8004b42:	f7fb fe31 	bl	80007a8 <vAssertCalled>

    taskENTER_CRITICAL();
 8004b46:	f001 f887 	bl	8005c58 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004b4a:	4b20      	ldr	r3, [pc, #128]	; (8004bcc <xTaskCheckForTimeOut+0xb0>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b62:	d102      	bne.n	8004b6a <xTaskCheckForTimeOut+0x4e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	e026      	b.n	8004bb8 <xTaskCheckForTimeOut+0x9c>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	4b18      	ldr	r3, [pc, #96]	; (8004bd0 <xTaskCheckForTimeOut+0xb4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d00a      	beq.n	8004b8c <xTaskCheckForTimeOut+0x70>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d305      	bcc.n	8004b8c <xTaskCheckForTimeOut+0x70>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004b80:	2301      	movs	r3, #1
 8004b82:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	e015      	b.n	8004bb8 <xTaskCheckForTimeOut+0x9c>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d20b      	bcs.n	8004bae <xTaskCheckForTimeOut+0x92>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	1ad2      	subs	r2, r2, r3
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7ff ffa4 	bl	8004af0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	e004      	b.n	8004bb8 <xTaskCheckForTimeOut+0x9c>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8004bb8:	f001 f87a 	bl	8005cb0 <vPortExitCritical>

    return xReturn;
 8004bbc:	697b      	ldr	r3, [r7, #20]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	08008160 	.word	0x08008160
 8004bcc:	200005a8 	.word	0x200005a8
 8004bd0:	200005bc 	.word	0x200005bc

08004bd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004bd8:	4b03      	ldr	r3, [pc, #12]	; (8004be8 <vTaskMissedYield+0x14>)
 8004bda:	2201      	movs	r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]
}
 8004bde:	bf00      	nop
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr
 8004be8:	200005b8 	.word	0x200005b8

08004bec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004bf4:	f000 f854 	bl	8004ca0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004bf8:	4b07      	ldr	r3, [pc, #28]	; (8004c18 <prvIdleTask+0x2c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d907      	bls.n	8004c10 <prvIdleTask+0x24>
                {
                    taskYIELD();
 8004c00:	4b06      	ldr	r3, [pc, #24]	; (8004c1c <prvIdleTask+0x30>)
 8004c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 8004c10:	f7fb fe0e 	bl	8000830 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8004c14:	e7ee      	b.n	8004bf4 <prvIdleTask+0x8>
 8004c16:	bf00      	nop
 8004c18:	200002b4 	.word	0x200002b4
 8004c1c:	e000ed04 	.word	0xe000ed04

08004c20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c26:	2300      	movs	r3, #0
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	e00c      	b.n	8004c46 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	4613      	mov	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	4a12      	ldr	r2, [pc, #72]	; (8004c80 <prvInitialiseTaskLists+0x60>)
 8004c38:	4413      	add	r3, r2
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fe fd0e 	bl	800365c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	3301      	adds	r3, #1
 8004c44:	607b      	str	r3, [r7, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b1f      	cmp	r3, #31
 8004c4a:	d9ef      	bls.n	8004c2c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004c4c:	480d      	ldr	r0, [pc, #52]	; (8004c84 <prvInitialiseTaskLists+0x64>)
 8004c4e:	f7fe fd05 	bl	800365c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004c52:	480d      	ldr	r0, [pc, #52]	; (8004c88 <prvInitialiseTaskLists+0x68>)
 8004c54:	f7fe fd02 	bl	800365c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004c58:	480c      	ldr	r0, [pc, #48]	; (8004c8c <prvInitialiseTaskLists+0x6c>)
 8004c5a:	f7fe fcff 	bl	800365c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8004c5e:	480c      	ldr	r0, [pc, #48]	; (8004c90 <prvInitialiseTaskLists+0x70>)
 8004c60:	f7fe fcfc 	bl	800365c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004c64:	480b      	ldr	r0, [pc, #44]	; (8004c94 <prvInitialiseTaskLists+0x74>)
 8004c66:	f7fe fcf9 	bl	800365c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <prvInitialiseTaskLists+0x78>)
 8004c6c:	4a05      	ldr	r2, [pc, #20]	; (8004c84 <prvInitialiseTaskLists+0x64>)
 8004c6e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <prvInitialiseTaskLists+0x7c>)
 8004c72:	4a05      	ldr	r2, [pc, #20]	; (8004c88 <prvInitialiseTaskLists+0x68>)
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	bf00      	nop
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	200002b4 	.word	0x200002b4
 8004c84:	20000534 	.word	0x20000534
 8004c88:	20000548 	.word	0x20000548
 8004c8c:	20000564 	.word	0x20000564
 8004c90:	20000578 	.word	0x20000578
 8004c94:	20000590 	.word	0x20000590
 8004c98:	2000055c 	.word	0x2000055c
 8004c9c:	20000560 	.word	0x20000560

08004ca0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ca6:	e019      	b.n	8004cdc <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8004ca8:	f000 ffd6 	bl	8005c58 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cac:	4b0f      	ldr	r3, [pc, #60]	; (8004cec <prvCheckTasksWaitingTermination+0x4c>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fe fd59 	bl	8003770 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8004cbe:	4b0c      	ldr	r3, [pc, #48]	; (8004cf0 <prvCheckTasksWaitingTermination+0x50>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	4a0a      	ldr	r2, [pc, #40]	; (8004cf0 <prvCheckTasksWaitingTermination+0x50>)
 8004cc6:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004cc8:	4b0a      	ldr	r3, [pc, #40]	; (8004cf4 <prvCheckTasksWaitingTermination+0x54>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	4a09      	ldr	r2, [pc, #36]	; (8004cf4 <prvCheckTasksWaitingTermination+0x54>)
 8004cd0:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8004cd2:	f000 ffed 	bl	8005cb0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 f80e 	bl	8004cf8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cdc:	4b05      	ldr	r3, [pc, #20]	; (8004cf4 <prvCheckTasksWaitingTermination+0x54>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1e1      	bne.n	8004ca8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004ce4:	bf00      	nop
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	20000578 	.word	0x20000578
 8004cf0:	200005a4 	.word	0x200005a4
 8004cf4:	2000058c 	.word	0x2000058c

08004cf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	3364      	adds	r3, #100	; 0x64
 8004d04:	4618      	mov	r0, r3
 8004d06:	f001 fe15 	bl	8006934 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fd84 	bl	800581c <vPortFree>
                vPortFree( pxTCB );
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 fd81 	bl	800581c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004d1a:	bf00      	nop
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d28:	4b0a      	ldr	r3, [pc, #40]	; (8004d54 <prvResetNextTaskUnblockTime+0x30>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d104      	bne.n	8004d3c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004d32:	4b09      	ldr	r3, [pc, #36]	; (8004d58 <prvResetNextTaskUnblockTime+0x34>)
 8004d34:	f04f 32ff 	mov.w	r2, #4294967295
 8004d38:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004d3a:	e005      	b.n	8004d48 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d3c:	4b05      	ldr	r3, [pc, #20]	; (8004d54 <prvResetNextTaskUnblockTime+0x30>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a04      	ldr	r2, [pc, #16]	; (8004d58 <prvResetNextTaskUnblockTime+0x34>)
 8004d46:	6013      	str	r3, [r2, #0]
}
 8004d48:	bf00      	nop
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	2000055c 	.word	0x2000055c
 8004d58:	200005c4 	.word	0x200005c4

08004d5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8004d62:	4b0b      	ldr	r3, [pc, #44]	; (8004d90 <xTaskGetSchedulerState+0x34>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	607b      	str	r3, [r7, #4]
 8004d6e:	e008      	b.n	8004d82 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d70:	4b08      	ldr	r3, [pc, #32]	; (8004d94 <xTaskGetSchedulerState+0x38>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d102      	bne.n	8004d7e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004d78:	2302      	movs	r3, #2
 8004d7a:	607b      	str	r3, [r7, #4]
 8004d7c:	e001      	b.n	8004d82 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8004d82:	687b      	ldr	r3, [r7, #4]
    }
 8004d84:	4618      	mov	r0, r3
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr
 8004d90:	200005b0 	.word	0x200005b0
 8004d94:	200005cc 	.word	0x200005cc

08004d98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8004da4:	2300      	movs	r3, #0
 8004da6:	60fb      	str	r3, [r7, #12]

        if( pxMutexHolder != NULL )
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d057      	beq.n	8004e5e <xTaskPriorityDisinherit+0xc6>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004dae:	4b2e      	ldr	r3, [pc, #184]	; (8004e68 <xTaskPriorityDisinherit+0xd0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d004      	beq.n	8004dc2 <xTaskPriorityDisinherit+0x2a>
 8004db8:	492c      	ldr	r1, [pc, #176]	; (8004e6c <xTaskPriorityDisinherit+0xd4>)
 8004dba:	f241 003d 	movw	r0, #4157	; 0x103d
 8004dbe:	f7fb fcf3 	bl	80007a8 <vAssertCalled>
            configASSERT( pxTCB->uxMutexesHeld );
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d104      	bne.n	8004dd4 <xTaskPriorityDisinherit+0x3c>
 8004dca:	4928      	ldr	r1, [pc, #160]	; (8004e6c <xTaskPriorityDisinherit+0xd4>)
 8004dcc:	f241 003e 	movw	r0, #4158	; 0x103e
 8004dd0:	f7fb fcea 	bl	80007a8 <vAssertCalled>
            ( pxTCB->uxMutexesHeld )--;
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dd8:	1e5a      	subs	r2, r3, #1
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	661a      	str	r2, [r3, #96]	; 0x60

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d039      	beq.n	8004e5e <xTaskPriorityDisinherit+0xc6>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d135      	bne.n	8004e5e <xTaskPriorityDisinherit+0xc6>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	3304      	adds	r3, #4
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fe fcba 	bl	8003770 <uxListRemove>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10a      	bne.n	8004e18 <xTaskPriorityDisinherit+0x80>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e06:	2201      	movs	r2, #1
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	43da      	mvns	r2, r3
 8004e0e:	4b18      	ldr	r3, [pc, #96]	; (8004e70 <xTaskPriorityDisinherit+0xd8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4013      	ands	r3, r2
 8004e14:	4a16      	ldr	r2, [pc, #88]	; (8004e70 <xTaskPriorityDisinherit+0xd8>)
 8004e16:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e24:	f1c3 0220 	rsb	r2, r3, #32
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e30:	2201      	movs	r2, #1
 8004e32:	409a      	lsls	r2, r3
 8004e34:	4b0e      	ldr	r3, [pc, #56]	; (8004e70 <xTaskPriorityDisinherit+0xd8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	4a0d      	ldr	r2, [pc, #52]	; (8004e70 <xTaskPriorityDisinherit+0xd8>)
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e42:	4613      	mov	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	4413      	add	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	4a0a      	ldr	r2, [pc, #40]	; (8004e74 <xTaskPriorityDisinherit+0xdc>)
 8004e4c:	441a      	add	r2, r3
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	3304      	adds	r3, #4
 8004e52:	4619      	mov	r1, r3
 8004e54:	4610      	mov	r0, r2
 8004e56:	f7fe fc2e 	bl	80036b6 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
    }
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	200002b0 	.word	0x200002b0
 8004e6c:	08008160 	.word	0x08008160
 8004e70:	200005ac 	.word	0x200005ac
 8004e74:	200002b4 	.word	0x200002b4

08004e78 <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08a      	sub	sp, #40	; 0x28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d104      	bne.n	8004e94 <vTaskGenericNotifyGiveFromISR+0x1c>
 8004e8a:	4943      	ldr	r1, [pc, #268]	; (8004f98 <vTaskGenericNotifyGiveFromISR+0x120>)
 8004e8c:	f241 30f8 	movw	r0, #5112	; 0x13f8
 8004e90:	f7fb fc8a 	bl	80007a8 <vAssertCalled>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d004      	beq.n	8004ea4 <vTaskGenericNotifyGiveFromISR+0x2c>
 8004e9a:	493f      	ldr	r1, [pc, #252]	; (8004f98 <vTaskGenericNotifyGiveFromISR+0x120>)
 8004e9c:	f241 30f9 	movw	r0, #5113	; 0x13f9
 8004ea0:	f7fb fc82 	bl	80007a8 <vAssertCalled>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ea4:	f000 ffb2 	bl	8005e0c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	627b      	str	r3, [r7, #36]	; 0x24
        __asm volatile
 8004eac:	f3ef 8211 	mrs	r2, BASEPRI
 8004eb0:	f04f 0340 	mov.w	r3, #64	; 0x40
 8004eb4:	b672      	cpsid	i
 8004eb6:	f383 8811 	msr	BASEPRI, r3
 8004eba:	f3bf 8f6f 	isb	sy
 8004ebe:	f3bf 8f4f 	dsb	sy
 8004ec2:	b662      	cpsie	i
 8004ec4:	61ba      	str	r2, [r7, #24]
 8004ec6:	617b      	str	r3, [r7, #20]
        return ulOriginalBASEPRI;
 8004ec8:	69bb      	ldr	r3, [r7, #24]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004eca:	623b      	str	r3, [r7, #32]
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004ecc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	33c8      	adds	r3, #200	; 0xc8
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	77fb      	strb	r3, [r7, #31]
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	4413      	add	r3, r2
 8004ede:	33c8      	adds	r3, #200	; 0xc8
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004ee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	3330      	adds	r3, #48	; 0x30
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	3330      	adds	r3, #48	; 0x30
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	440b      	add	r3, r1
 8004efc:	605a      	str	r2, [r3, #4]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004efe:	7ffb      	ldrb	r3, [r7, #31]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d13f      	bne.n	8004f84 <vTaskGenericNotifyGiveFromISR+0x10c>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d004      	beq.n	8004f16 <vTaskGenericNotifyGiveFromISR+0x9e>
 8004f0c:	4922      	ldr	r1, [pc, #136]	; (8004f98 <vTaskGenericNotifyGiveFromISR+0x120>)
 8004f0e:	f241 401f 	movw	r0, #5151	; 0x141f
 8004f12:	f7fb fc49 	bl	80007a8 <vAssertCalled>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f16:	4b21      	ldr	r3, [pc, #132]	; (8004f9c <vTaskGenericNotifyGiveFromISR+0x124>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d11c      	bne.n	8004f58 <vTaskGenericNotifyGiveFromISR+0xe0>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	3304      	adds	r3, #4
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7fe fc24 	bl	8003770 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	409a      	lsls	r2, r3
 8004f30:	4b1b      	ldr	r3, [pc, #108]	; (8004fa0 <vTaskGenericNotifyGiveFromISR+0x128>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	4a1a      	ldr	r2, [pc, #104]	; (8004fa0 <vTaskGenericNotifyGiveFromISR+0x128>)
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f3e:	4613      	mov	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	4413      	add	r3, r2
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	4a17      	ldr	r2, [pc, #92]	; (8004fa4 <vTaskGenericNotifyGiveFromISR+0x12c>)
 8004f48:	441a      	add	r2, r3
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	3304      	adds	r3, #4
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4610      	mov	r0, r2
 8004f52:	f7fe fbb0 	bl	80036b6 <vListInsertEnd>
 8004f56:	e005      	b.n	8004f64 <vTaskGenericNotifyGiveFromISR+0xec>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	3318      	adds	r3, #24
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	4812      	ldr	r0, [pc, #72]	; (8004fa8 <vTaskGenericNotifyGiveFromISR+0x130>)
 8004f60:	f7fe fba9 	bl	80036b6 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f68:	4b10      	ldr	r3, [pc, #64]	; (8004fac <vTaskGenericNotifyGiveFromISR+0x134>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d908      	bls.n	8004f84 <vTaskGenericNotifyGiveFromISR+0x10c>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d002      	beq.n	8004f7e <vTaskGenericNotifyGiveFromISR+0x106>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8004f7e:	4b0c      	ldr	r3, [pc, #48]	; (8004fb0 <vTaskGenericNotifyGiveFromISR+0x138>)
 8004f80:	2201      	movs	r2, #1
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	613b      	str	r3, [r7, #16]
        __asm volatile
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f383 8811 	msr	BASEPRI, r3
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    }
 8004f8e:	bf00      	nop
 8004f90:	3728      	adds	r7, #40	; 0x28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	08008160 	.word	0x08008160
 8004f9c:	200005cc 	.word	0x200005cc
 8004fa0:	200005ac 	.word	0x200005ac
 8004fa4:	200002b4 	.word	0x200002b4
 8004fa8:	20000564 	.word	0x20000564
 8004fac:	200002b0 	.word	0x200002b0
 8004fb0:	200005b8 	.word	0x200005b8

08004fb4 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004fbe:	4b29      	ldr	r3, [pc, #164]	; (8005064 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fc4:	4b28      	ldr	r3, [pc, #160]	; (8005068 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	3304      	adds	r3, #4
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7fe fbd0 	bl	8003770 <uxListRemove>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d10b      	bne.n	8004fee <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004fd6:	4b24      	ldr	r3, [pc, #144]	; (8005068 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fdc:	2201      	movs	r2, #1
 8004fde:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe2:	43da      	mvns	r2, r3
 8004fe4:	4b21      	ldr	r3, [pc, #132]	; (800506c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	4a20      	ldr	r2, [pc, #128]	; (800506c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004fec:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff4:	d10a      	bne.n	800500c <prvAddCurrentTaskToDelayedList+0x58>
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d007      	beq.n	800500c <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ffc:	4b1a      	ldr	r3, [pc, #104]	; (8005068 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3304      	adds	r3, #4
 8005002:	4619      	mov	r1, r3
 8005004:	481a      	ldr	r0, [pc, #104]	; (8005070 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005006:	f7fe fb56 	bl	80036b6 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800500a:	e026      	b.n	800505a <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4413      	add	r3, r2
 8005012:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005014:	4b14      	ldr	r3, [pc, #80]	; (8005068 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	429a      	cmp	r2, r3
 8005022:	d209      	bcs.n	8005038 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005024:	4b13      	ldr	r3, [pc, #76]	; (8005074 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	4b0f      	ldr	r3, [pc, #60]	; (8005068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	3304      	adds	r3, #4
 800502e:	4619      	mov	r1, r3
 8005030:	4610      	mov	r0, r2
 8005032:	f7fe fb64 	bl	80036fe <vListInsert>
}
 8005036:	e010      	b.n	800505a <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005038:	4b0f      	ldr	r3, [pc, #60]	; (8005078 <prvAddCurrentTaskToDelayedList+0xc4>)
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4b0a      	ldr	r3, [pc, #40]	; (8005068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	3304      	adds	r3, #4
 8005042:	4619      	mov	r1, r3
 8005044:	4610      	mov	r0, r2
 8005046:	f7fe fb5a 	bl	80036fe <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800504a:	4b0c      	ldr	r3, [pc, #48]	; (800507c <prvAddCurrentTaskToDelayedList+0xc8>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	429a      	cmp	r2, r3
 8005052:	d202      	bcs.n	800505a <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8005054:	4a09      	ldr	r2, [pc, #36]	; (800507c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	6013      	str	r3, [r2, #0]
}
 800505a:	bf00      	nop
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	200005a8 	.word	0x200005a8
 8005068:	200002b0 	.word	0x200002b0
 800506c:	200005ac 	.word	0x200005ac
 8005070:	20000590 	.word	0x20000590
 8005074:	20000560 	.word	0x20000560
 8005078:	2000055c 	.word	0x2000055c
 800507c:	200005c4 	.word	0x200005c4

08005080 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005086:	2300      	movs	r3, #0
 8005088:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800508a:	f000 fad3 	bl	8005634 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800508e:	4b0e      	ldr	r3, [pc, #56]	; (80050c8 <xTimerCreateTimerTask+0x48>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00b      	beq.n	80050ae <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8005096:	4b0d      	ldr	r3, [pc, #52]	; (80050cc <xTimerCreateTimerTask+0x4c>)
 8005098:	9301      	str	r3, [sp, #4]
 800509a:	231f      	movs	r3, #31
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	2300      	movs	r3, #0
 80050a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80050a4:	490a      	ldr	r1, [pc, #40]	; (80050d0 <xTimerCreateTimerTask+0x50>)
 80050a6:	480b      	ldr	r0, [pc, #44]	; (80050d4 <xTimerCreateTimerTask+0x54>)
 80050a8:	f7ff f8ae 	bl	8004208 <xTaskCreate>
 80050ac:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d104      	bne.n	80050be <xTimerCreateTimerTask+0x3e>
 80050b4:	4908      	ldr	r1, [pc, #32]	; (80050d8 <xTimerCreateTimerTask+0x58>)
 80050b6:	f240 100d 	movw	r0, #269	; 0x10d
 80050ba:	f7fb fb75 	bl	80007a8 <vAssertCalled>
        return xReturn;
 80050be:	687b      	ldr	r3, [r7, #4]
    }
 80050c0:	4618      	mov	r0, r3
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	20000600 	.word	0x20000600
 80050cc:	20000604 	.word	0x20000604
 80050d0:	0800819c 	.word	0x0800819c
 80050d4:	08005205 	.word	0x08005205
 80050d8:	080081a4 	.word	0x080081a4

080050dc <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80050dc:	b580      	push	{r7, lr}
 80050de:	b08a      	sub	sp, #40	; 0x28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
 80050e8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80050ea:	2300      	movs	r3, #0
 80050ec:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d104      	bne.n	80050fe <xTimerGenericCommand+0x22>
 80050f4:	491c      	ldr	r1, [pc, #112]	; (8005168 <xTimerGenericCommand+0x8c>)
 80050f6:	f44f 70c1 	mov.w	r0, #386	; 0x182
 80050fa:	f7fb fb55 	bl	80007a8 <vAssertCalled>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80050fe:	4b1b      	ldr	r3, [pc, #108]	; (800516c <xTimerGenericCommand+0x90>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d02a      	beq.n	800515c <xTimerGenericCommand+0x80>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b05      	cmp	r3, #5
 8005116:	dc18      	bgt.n	800514a <xTimerGenericCommand+0x6e>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005118:	f7ff fe20 	bl	8004d5c <xTaskGetSchedulerState>
 800511c:	4603      	mov	r3, r0
 800511e:	2b02      	cmp	r3, #2
 8005120:	d109      	bne.n	8005136 <xTimerGenericCommand+0x5a>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005122:	4b12      	ldr	r3, [pc, #72]	; (800516c <xTimerGenericCommand+0x90>)
 8005124:	6818      	ldr	r0, [r3, #0]
 8005126:	f107 0114 	add.w	r1, r7, #20
 800512a:	2300      	movs	r3, #0
 800512c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800512e:	f7fe fc19 	bl	8003964 <xQueueGenericSend>
 8005132:	6278      	str	r0, [r7, #36]	; 0x24
 8005134:	e012      	b.n	800515c <xTimerGenericCommand+0x80>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005136:	4b0d      	ldr	r3, [pc, #52]	; (800516c <xTimerGenericCommand+0x90>)
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	f107 0114 	add.w	r1, r7, #20
 800513e:	2300      	movs	r3, #0
 8005140:	2200      	movs	r2, #0
 8005142:	f7fe fc0f 	bl	8003964 <xQueueGenericSend>
 8005146:	6278      	str	r0, [r7, #36]	; 0x24
 8005148:	e008      	b.n	800515c <xTimerGenericCommand+0x80>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800514a:	4b08      	ldr	r3, [pc, #32]	; (800516c <xTimerGenericCommand+0x90>)
 800514c:	6818      	ldr	r0, [r3, #0]
 800514e:	f107 0114 	add.w	r1, r7, #20
 8005152:	2300      	movs	r3, #0
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	f7fe fd09 	bl	8003b6c <xQueueGenericSendFromISR>
 800515a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800515e:	4618      	mov	r0, r3
 8005160:	3728      	adds	r7, #40	; 0x28
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	080081a4 	.word	0x080081a4
 800516c:	20000600 	.word	0x20000600

08005170 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af02      	add	r7, sp, #8
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800517a:	4b20      	ldr	r3, [pc, #128]	; (80051fc <prvProcessExpiredTimer+0x8c>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	3304      	adds	r3, #4
 8005188:	4618      	mov	r0, r3
 800518a:	f7fe faf1 	bl	8003770 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005194:	f003 0304 	and.w	r3, r3, #4
 8005198:	2b00      	cmp	r3, #0
 800519a:	d01d      	beq.n	80051d8 <prvProcessExpiredTimer+0x68>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	699a      	ldr	r2, [r3, #24]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	18d1      	adds	r1, r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f000 f8cf 	bl	800534c <prvInsertTimerInActiveList>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d01a      	beq.n	80051ea <prvProcessExpiredTimer+0x7a>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051b4:	2300      	movs	r3, #0
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	2300      	movs	r3, #0
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	2100      	movs	r1, #0
 80051be:	68f8      	ldr	r0, [r7, #12]
 80051c0:	f7ff ff8c 	bl	80050dc <xTimerGenericCommand>
 80051c4:	60b8      	str	r0, [r7, #8]
                configASSERT( xResult );
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10e      	bne.n	80051ea <prvProcessExpiredTimer+0x7a>
 80051cc:	490c      	ldr	r1, [pc, #48]	; (8005200 <prvProcessExpiredTimer+0x90>)
 80051ce:	f44f 7005 	mov.w	r0, #532	; 0x214
 80051d2:	f7fb fae9 	bl	80007a8 <vAssertCalled>
 80051d6:	e008      	b.n	80051ea <prvProcessExpiredTimer+0x7a>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80051de:	f023 0301 	bic.w	r3, r3, #1
 80051e2:	b2da      	uxtb	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	4798      	blx	r3
    }
 80051f2:	bf00      	nop
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	200005f8 	.word	0x200005f8
 8005200:	080081a4 	.word	0x080081a4

08005204 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800520c:	f107 0308 	add.w	r3, r7, #8
 8005210:	4618      	mov	r0, r3
 8005212:	f000 f857 	bl	80052c4 <prvGetNextExpireTime>
 8005216:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4619      	mov	r1, r3
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 f803 	bl	8005228 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005222:	f000 f8d5 	bl	80053d0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005226:	e7f1      	b.n	800520c <prvTimerTask+0x8>

08005228 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005232:	f7ff f9c9 	bl	80045c8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005236:	f107 0308 	add.w	r3, r7, #8
 800523a:	4618      	mov	r0, r3
 800523c:	f000 f866 	bl	800530c <prvSampleTimeNow>
 8005240:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d130      	bne.n	80052aa <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10a      	bne.n	8005264 <prvProcessTimerOrBlockTask+0x3c>
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	429a      	cmp	r2, r3
 8005254:	d806      	bhi.n	8005264 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005256:	f7ff f9c5 	bl	80045e4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800525a:	68f9      	ldr	r1, [r7, #12]
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7ff ff87 	bl	8005170 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005262:	e024      	b.n	80052ae <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d008      	beq.n	800527c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800526a:	4b13      	ldr	r3, [pc, #76]	; (80052b8 <prvProcessTimerOrBlockTask+0x90>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <prvProcessTimerOrBlockTask+0x50>
 8005274:	2301      	movs	r3, #1
 8005276:	e000      	b.n	800527a <prvProcessTimerOrBlockTask+0x52>
 8005278:	2300      	movs	r3, #0
 800527a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800527c:	4b0f      	ldr	r3, [pc, #60]	; (80052bc <prvProcessTimerOrBlockTask+0x94>)
 800527e:	6818      	ldr	r0, [r3, #0]
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	4619      	mov	r1, r3
 800528a:	f7fe ff31 	bl	80040f0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800528e:	f7ff f9a9 	bl	80045e4 <xTaskResumeAll>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10a      	bne.n	80052ae <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8005298:	4b09      	ldr	r3, [pc, #36]	; (80052c0 <prvProcessTimerOrBlockTask+0x98>)
 800529a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	f3bf 8f6f 	isb	sy
    }
 80052a8:	e001      	b.n	80052ae <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80052aa:	f7ff f99b 	bl	80045e4 <xTaskResumeAll>
    }
 80052ae:	bf00      	nop
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	200005fc 	.word	0x200005fc
 80052bc:	20000600 	.word	0x20000600
 80052c0:	e000ed04 	.word	0xe000ed04

080052c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80052cc:	4b0e      	ldr	r3, [pc, #56]	; (8005308 <prvGetNextExpireTime+0x44>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <prvGetNextExpireTime+0x16>
 80052d6:	2201      	movs	r2, #1
 80052d8:	e000      	b.n	80052dc <prvGetNextExpireTime+0x18>
 80052da:	2200      	movs	r2, #0
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d105      	bne.n	80052f4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052e8:	4b07      	ldr	r3, [pc, #28]	; (8005308 <prvGetNextExpireTime+0x44>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	60fb      	str	r3, [r7, #12]
 80052f2:	e001      	b.n	80052f8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80052f8:	68fb      	ldr	r3, [r7, #12]
    }
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	200005f8 	.word	0x200005f8

0800530c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8005314:	f7ff f9fe 	bl	8004714 <xTaskGetTickCount>
 8005318:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800531a:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <prvSampleTimeNow+0x3c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	429a      	cmp	r2, r3
 8005322:	d205      	bcs.n	8005330 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005324:	f000 f926 	bl	8005574 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	601a      	str	r2, [r3, #0]
 800532e:	e002      	b.n	8005336 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005336:	4a04      	ldr	r2, [pc, #16]	; (8005348 <prvSampleTimeNow+0x3c>)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800533c:	68fb      	ldr	r3, [r7, #12]
    }
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	20000608 	.word	0x20000608

0800534c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
 8005358:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800535a:	2300      	movs	r3, #0
 800535c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	429a      	cmp	r2, r3
 8005370:	d812      	bhi.n	8005398 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	1ad2      	subs	r2, r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	429a      	cmp	r2, r3
 800537e:	d302      	bcc.n	8005386 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005380:	2301      	movs	r3, #1
 8005382:	617b      	str	r3, [r7, #20]
 8005384:	e01b      	b.n	80053be <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005386:	4b10      	ldr	r3, [pc, #64]	; (80053c8 <prvInsertTimerInActiveList+0x7c>)
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	3304      	adds	r3, #4
 800538e:	4619      	mov	r1, r3
 8005390:	4610      	mov	r0, r2
 8005392:	f7fe f9b4 	bl	80036fe <vListInsert>
 8005396:	e012      	b.n	80053be <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	429a      	cmp	r2, r3
 800539e:	d206      	bcs.n	80053ae <prvInsertTimerInActiveList+0x62>
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d302      	bcc.n	80053ae <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80053a8:	2301      	movs	r3, #1
 80053aa:	617b      	str	r3, [r7, #20]
 80053ac:	e007      	b.n	80053be <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80053ae:	4b07      	ldr	r3, [pc, #28]	; (80053cc <prvInsertTimerInActiveList+0x80>)
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	3304      	adds	r3, #4
 80053b6:	4619      	mov	r1, r3
 80053b8:	4610      	mov	r0, r2
 80053ba:	f7fe f9a0 	bl	80036fe <vListInsert>
            }
        }

        return xProcessTimerNow;
 80053be:	697b      	ldr	r3, [r7, #20]
    }
 80053c0:	4618      	mov	r0, r3
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	200005fc 	.word	0x200005fc
 80053cc:	200005f8 	.word	0x200005f8

080053d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b08c      	sub	sp, #48	; 0x30
 80053d4:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053d6:	e0b9      	b.n	800554c <prvProcessReceivedCommands+0x17c>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
                {
                    /* Negative commands are pended function calls rather than timer
                     * commands. */
                    if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	da13      	bge.n	8005406 <prvProcessReceivedCommands+0x36>
                    {
                        const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80053de:	f107 0308 	add.w	r3, r7, #8
 80053e2:	3304      	adds	r3, #4
 80053e4:	627b      	str	r3, [r7, #36]	; 0x24

                        /* The timer uses the xCallbackParameters member to request a
                         * callback be executed.  Check the callback is not NULL. */
                        configASSERT( pxCallback );
 80053e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d104      	bne.n	80053f6 <prvProcessReceivedCommands+0x26>
 80053ec:	495f      	ldr	r1, [pc, #380]	; (800556c <prvProcessReceivedCommands+0x19c>)
 80053ee:	f240 20fa 	movw	r0, #762	; 0x2fa
 80053f2:	f7fb f9d9 	bl	80007a8 <vAssertCalled>

                        /* Call the function. */
                        pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053fc:	6850      	ldr	r0, [r2, #4]
 80053fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005400:	6892      	ldr	r2, [r2, #8]
 8005402:	4611      	mov	r1, r2
 8005404:	4798      	blx	r3
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	f2c0 809e 	blt.w	800554a <prvProcessReceivedCommands+0x17a>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d004      	beq.n	8005424 <prvProcessReceivedCommands+0x54>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	3304      	adds	r3, #4
 800541e:	4618      	mov	r0, r3
 8005420:	f7fe f9a6 	bl	8003770 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005424:	1d3b      	adds	r3, r7, #4
 8005426:	4618      	mov	r0, r3
 8005428:	f7ff ff70 	bl	800530c <prvSampleTimeNow>
 800542c:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2b09      	cmp	r3, #9
 8005432:	f200 808b 	bhi.w	800554c <prvProcessReceivedCommands+0x17c>
 8005436:	a201      	add	r2, pc, #4	; (adr r2, 800543c <prvProcessReceivedCommands+0x6c>)
 8005438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543c:	08005465 	.word	0x08005465
 8005440:	08005465 	.word	0x08005465
 8005444:	08005465 	.word	0x08005465
 8005448:	080054cf 	.word	0x080054cf
 800544c:	080054e3 	.word	0x080054e3
 8005450:	08005521 	.word	0x08005521
 8005454:	08005465 	.word	0x08005465
 8005458:	08005465 	.word	0x08005465
 800545c:	080054cf 	.word	0x080054cf
 8005460:	080054e3 	.word	0x080054e3
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800546a:	f043 0301 	orr.w	r3, r3, #1
 800546e:	b2da      	uxtb	r2, r3
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	18d1      	adds	r1, r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	69fa      	ldr	r2, [r7, #28]
 8005482:	6a38      	ldr	r0, [r7, #32]
 8005484:	f7ff ff62 	bl	800534c <prvInsertTimerInActiveList>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d05e      	beq.n	800554c <prvProcessReceivedCommands+0x17c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	6a38      	ldr	r0, [r7, #32]
 8005494:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d053      	beq.n	800554c <prvProcessReceivedCommands+0x17c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	6a3b      	ldr	r3, [r7, #32]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	441a      	add	r2, r3
 80054ac:	2300      	movs	r3, #0
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	2300      	movs	r3, #0
 80054b2:	2100      	movs	r1, #0
 80054b4:	6a38      	ldr	r0, [r7, #32]
 80054b6:	f7ff fe11 	bl	80050dc <xTimerGenericCommand>
 80054ba:	61b8      	str	r0, [r7, #24]
                                configASSERT( xResult );
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d144      	bne.n	800554c <prvProcessReceivedCommands+0x17c>
 80054c2:	492a      	ldr	r1, [pc, #168]	; (800556c <prvProcessReceivedCommands+0x19c>)
 80054c4:	f240 3036 	movw	r0, #822	; 0x336
 80054c8:	f7fb f96e 	bl	80007a8 <vAssertCalled>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80054cc:	e03e      	b.n	800554c <prvProcessReceivedCommands+0x17c>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80054ce:	6a3b      	ldr	r3, [r7, #32]
 80054d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054d4:	f023 0301 	bic.w	r3, r3, #1
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80054e0:	e034      	b.n	800554c <prvProcessReceivedCommands+0x17c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054e8:	f043 0301 	orr.w	r3, r3, #1
 80054ec:	b2da      	uxtb	r2, r3
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80054fa:	6a3b      	ldr	r3, [r7, #32]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d104      	bne.n	800550c <prvProcessReceivedCommands+0x13c>
 8005502:	491a      	ldr	r1, [pc, #104]	; (800556c <prvProcessReceivedCommands+0x19c>)
 8005504:	f240 304f 	movw	r0, #847	; 0x34f
 8005508:	f7fb f94e 	bl	80007a8 <vAssertCalled>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	699a      	ldr	r2, [r3, #24]
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	18d1      	adds	r1, r2, r3
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	69fa      	ldr	r2, [r7, #28]
 8005518:	6a38      	ldr	r0, [r7, #32]
 800551a:	f7ff ff17 	bl	800534c <prvInsertTimerInActiveList>
                        break;
 800551e:	e015      	b.n	800554c <prvProcessReceivedCommands+0x17c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d103      	bne.n	8005536 <prvProcessReceivedCommands+0x166>
                                {
                                    vPortFree( pxTimer );
 800552e:	6a38      	ldr	r0, [r7, #32]
 8005530:	f000 f974 	bl	800581c <vPortFree>
 8005534:	e00a      	b.n	800554c <prvProcessReceivedCommands+0x17c>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005536:	6a3b      	ldr	r3, [r7, #32]
 8005538:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	b2da      	uxtb	r2, r3
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005548:	e000      	b.n	800554c <prvProcessReceivedCommands+0x17c>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800554a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800554c:	4b08      	ldr	r3, [pc, #32]	; (8005570 <prvProcessReceivedCommands+0x1a0>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f107 0108 	add.w	r1, r7, #8
 8005554:	2200      	movs	r2, #0
 8005556:	4618      	mov	r0, r3
 8005558:	f7fe fbb4 	bl	8003cc4 <xQueueReceive>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	f47f af3a 	bne.w	80053d8 <prvProcessReceivedCommands+0x8>
        }
    }
 8005564:	bf00      	nop
 8005566:	3728      	adds	r7, #40	; 0x28
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	080081a4 	.word	0x080081a4
 8005570:	20000600 	.word	0x20000600

08005574 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005574:	b580      	push	{r7, lr}
 8005576:	b088      	sub	sp, #32
 8005578:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800557a:	e042      	b.n	8005602 <prvSwitchTimerLists+0x8e>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800557c:	4b2a      	ldr	r3, [pc, #168]	; (8005628 <prvSwitchTimerLists+0xb4>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005586:	4b28      	ldr	r3, [pc, #160]	; (8005628 <prvSwitchTimerLists+0xb4>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3304      	adds	r3, #4
 8005594:	4618      	mov	r0, r3
 8005596:	f7fe f8eb 	bl	8003770 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d028      	beq.n	8005602 <prvSwitchTimerLists+0x8e>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	4413      	add	r3, r2
 80055b8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d90e      	bls.n	80055e0 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80055ce:	4b16      	ldr	r3, [pc, #88]	; (8005628 <prvSwitchTimerLists+0xb4>)
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	3304      	adds	r3, #4
 80055d6:	4619      	mov	r1, r3
 80055d8:	4610      	mov	r0, r2
 80055da:	f7fe f890 	bl	80036fe <vListInsert>
 80055de:	e010      	b.n	8005602 <prvSwitchTimerLists+0x8e>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80055e0:	2300      	movs	r3, #0
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	2300      	movs	r3, #0
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	2100      	movs	r1, #0
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f7ff fd76 	bl	80050dc <xTimerGenericCommand>
 80055f0:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d104      	bne.n	8005602 <prvSwitchTimerLists+0x8e>
 80055f8:	490c      	ldr	r1, [pc, #48]	; (800562c <prvSwitchTimerLists+0xb8>)
 80055fa:	f240 30a9 	movw	r0, #937	; 0x3a9
 80055fe:	f7fb f8d3 	bl	80007a8 <vAssertCalled>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005602:	4b09      	ldr	r3, [pc, #36]	; (8005628 <prvSwitchTimerLists+0xb4>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1b7      	bne.n	800557c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800560c:	4b06      	ldr	r3, [pc, #24]	; (8005628 <prvSwitchTimerLists+0xb4>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8005612:	4b07      	ldr	r3, [pc, #28]	; (8005630 <prvSwitchTimerLists+0xbc>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a04      	ldr	r2, [pc, #16]	; (8005628 <prvSwitchTimerLists+0xb4>)
 8005618:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800561a:	4a05      	ldr	r2, [pc, #20]	; (8005630 <prvSwitchTimerLists+0xbc>)
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	6013      	str	r3, [r2, #0]
    }
 8005620:	bf00      	nop
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	200005f8 	.word	0x200005f8
 800562c:	080081a4 	.word	0x080081a4
 8005630:	200005fc 	.word	0x200005fc

08005634 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005638:	f000 fb0e 	bl	8005c58 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800563c:	4b12      	ldr	r3, [pc, #72]	; (8005688 <prvCheckForValidListAndQueue+0x54>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d11d      	bne.n	8005680 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8005644:	4811      	ldr	r0, [pc, #68]	; (800568c <prvCheckForValidListAndQueue+0x58>)
 8005646:	f7fe f809 	bl	800365c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800564a:	4811      	ldr	r0, [pc, #68]	; (8005690 <prvCheckForValidListAndQueue+0x5c>)
 800564c:	f7fe f806 	bl	800365c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005650:	4b10      	ldr	r3, [pc, #64]	; (8005694 <prvCheckForValidListAndQueue+0x60>)
 8005652:	4a0e      	ldr	r2, [pc, #56]	; (800568c <prvCheckForValidListAndQueue+0x58>)
 8005654:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8005656:	4b10      	ldr	r3, [pc, #64]	; (8005698 <prvCheckForValidListAndQueue+0x64>)
 8005658:	4a0d      	ldr	r2, [pc, #52]	; (8005690 <prvCheckForValidListAndQueue+0x5c>)
 800565a:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800565c:	2200      	movs	r2, #0
 800565e:	2110      	movs	r1, #16
 8005660:	200c      	movs	r0, #12
 8005662:	f7fe f913 	bl	800388c <xQueueGenericCreate>
 8005666:	4602      	mov	r2, r0
 8005668:	4b07      	ldr	r3, [pc, #28]	; (8005688 <prvCheckForValidListAndQueue+0x54>)
 800566a:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800566c:	4b06      	ldr	r3, [pc, #24]	; (8005688 <prvCheckForValidListAndQueue+0x54>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005674:	4b04      	ldr	r3, [pc, #16]	; (8005688 <prvCheckForValidListAndQueue+0x54>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4908      	ldr	r1, [pc, #32]	; (800569c <prvCheckForValidListAndQueue+0x68>)
 800567a:	4618      	mov	r0, r3
 800567c:	f7fe fd10 	bl	80040a0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005680:	f000 fb16 	bl	8005cb0 <vPortExitCritical>
    }
 8005684:	bf00      	nop
 8005686:	bd80      	pop	{r7, pc}
 8005688:	20000600 	.word	0x20000600
 800568c:	200005d0 	.word	0x200005d0
 8005690:	200005e4 	.word	0x200005e4
 8005694:	200005f8 	.word	0x200005f8
 8005698:	200005fc 	.word	0x200005fc
 800569c:	080081cc 	.word	0x080081cc

080056a0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80056a8:	2300      	movs	r3, #0
 80056aa:	60fb      	str	r3, [r7, #12]

    vTaskSuspendAll();
 80056ac:	f7fe ff8c 	bl	80045c8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80056b0:	4b53      	ldr	r3, [pc, #332]	; (8005800 <pvPortMalloc+0x160>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80056b8:	f000 f908 	bl	80058cc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80056bc:	4b51      	ldr	r3, [pc, #324]	; (8005804 <pvPortMalloc+0x164>)
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4013      	ands	r3, r2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f040 8085 	bne.w	80057d4 <pvPortMalloc+0x134>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d016      	beq.n	80056fe <pvPortMalloc+0x5e>
            {
                xWantedSize += xHeapStructSize;
 80056d0:	2208      	movs	r2, #8
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4413      	add	r3, r2
 80056d6:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00d      	beq.n	80056fe <pvPortMalloc+0x5e>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f023 0307 	bic.w	r3, r3, #7
 80056e8:	3308      	adds	r3, #8
 80056ea:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <pvPortMalloc+0x5e>
 80056f6:	4944      	ldr	r1, [pc, #272]	; (8005808 <pvPortMalloc+0x168>)
 80056f8:	2097      	movs	r0, #151	; 0x97
 80056fa:	f7fb f855 	bl	80007a8 <vAssertCalled>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d067      	beq.n	80057d4 <pvPortMalloc+0x134>
 8005704:	4b41      	ldr	r3, [pc, #260]	; (800580c <pvPortMalloc+0x16c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	429a      	cmp	r2, r3
 800570c:	d862      	bhi.n	80057d4 <pvPortMalloc+0x134>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 800570e:	4b40      	ldr	r3, [pc, #256]	; (8005810 <pvPortMalloc+0x170>)
 8005710:	613b      	str	r3, [r7, #16]
                pxBlock = xStart.pxNextFreeBlock;
 8005712:	4b3f      	ldr	r3, [pc, #252]	; (8005810 <pvPortMalloc+0x170>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	617b      	str	r3, [r7, #20]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005718:	e004      	b.n	8005724 <pvPortMalloc+0x84>
                {
                    pxPreviousBlock = pxBlock;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	613b      	str	r3, [r7, #16]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	617b      	str	r3, [r7, #20]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	429a      	cmp	r2, r3
 800572c:	d903      	bls.n	8005736 <pvPortMalloc+0x96>
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1f1      	bne.n	800571a <pvPortMalloc+0x7a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 8005736:	4b32      	ldr	r3, [pc, #200]	; (8005800 <pvPortMalloc+0x160>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	429a      	cmp	r2, r3
 800573e:	d049      	beq.n	80057d4 <pvPortMalloc+0x134>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2208      	movs	r2, #8
 8005746:	4413      	add	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	1ad2      	subs	r2, r2, r3
 800575a:	2308      	movs	r3, #8
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	429a      	cmp	r2, r3
 8005760:	d918      	bls.n	8005794 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4413      	add	r3, r2
 8005768:	60bb      	str	r3, [r7, #8]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f003 0307 	and.w	r3, r3, #7
 8005770:	2b00      	cmp	r3, #0
 8005772:	d003      	beq.n	800577c <pvPortMalloc+0xdc>
 8005774:	4924      	ldr	r1, [pc, #144]	; (8005808 <pvPortMalloc+0x168>)
 8005776:	20c5      	movs	r0, #197	; 0xc5
 8005778:	f7fb f816 	bl	80007a8 <vAssertCalled>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	1ad2      	subs	r2, r2, r3
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800578e:	68b8      	ldr	r0, [r7, #8]
 8005790:	f000 f8fe 	bl	8005990 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005794:	4b1d      	ldr	r3, [pc, #116]	; (800580c <pvPortMalloc+0x16c>)
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	4a1b      	ldr	r2, [pc, #108]	; (800580c <pvPortMalloc+0x16c>)
 80057a0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057a2:	4b1a      	ldr	r3, [pc, #104]	; (800580c <pvPortMalloc+0x16c>)
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	4b1b      	ldr	r3, [pc, #108]	; (8005814 <pvPortMalloc+0x174>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d203      	bcs.n	80057b6 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057ae:	4b17      	ldr	r3, [pc, #92]	; (800580c <pvPortMalloc+0x16c>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a18      	ldr	r2, [pc, #96]	; (8005814 <pvPortMalloc+0x174>)
 80057b4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	4b12      	ldr	r3, [pc, #72]	; (8005804 <pvPortMalloc+0x164>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	431a      	orrs	r2, r3
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2200      	movs	r2, #0
 80057c8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80057ca:	4b13      	ldr	r3, [pc, #76]	; (8005818 <pvPortMalloc+0x178>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3301      	adds	r3, #1
 80057d0:	4a11      	ldr	r2, [pc, #68]	; (8005818 <pvPortMalloc+0x178>)
 80057d2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80057d4:	f7fe ff06 	bl	80045e4 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
        {
            if( pvReturn == NULL )
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <pvPortMalloc+0x142>
            {
                extern void vApplicationMallocFailedHook( void );
                vApplicationMallocFailedHook();
 80057de:	f7fb f819 	bl	8000814 <vApplicationMallocFailedHook>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d004      	beq.n	80057f6 <pvPortMalloc+0x156>
 80057ec:	4906      	ldr	r1, [pc, #24]	; (8005808 <pvPortMalloc+0x168>)
 80057ee:	f44f 7083 	mov.w	r0, #262	; 0x106
 80057f2:	f7fa ffd9 	bl	80007a8 <vAssertCalled>
    return pvReturn;
 80057f6:	68fb      	ldr	r3, [r7, #12]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3718      	adds	r7, #24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	20020614 	.word	0x20020614
 8005804:	20020628 	.word	0x20020628
 8005808:	080081d4 	.word	0x080081d4
 800580c:	20020618 	.word	0x20020618
 8005810:	2002060c 	.word	0x2002060c
 8005814:	2002061c 	.word	0x2002061c
 8005818:	20020620 	.word	0x20020620

0800581c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d041      	beq.n	80058b2 <vPortFree+0x96>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800582e:	2308      	movs	r3, #8
 8005830:	425b      	negs	r3, r3
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	4413      	add	r3, r2
 8005836:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	60bb      	str	r3, [r7, #8]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	4b1e      	ldr	r3, [pc, #120]	; (80058bc <vPortFree+0xa0>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4013      	ands	r3, r2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d104      	bne.n	8005854 <vPortFree+0x38>
 800584a:	491d      	ldr	r1, [pc, #116]	; (80058c0 <vPortFree+0xa4>)
 800584c:	f44f 708d 	mov.w	r0, #282	; 0x11a
 8005850:	f7fa ffaa 	bl	80007a8 <vAssertCalled>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d004      	beq.n	8005866 <vPortFree+0x4a>
 800585c:	4918      	ldr	r1, [pc, #96]	; (80058c0 <vPortFree+0xa4>)
 800585e:	f240 101b 	movw	r0, #283	; 0x11b
 8005862:	f7fa ffa1 	bl	80007a8 <vAssertCalled>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	4b14      	ldr	r3, [pc, #80]	; (80058bc <vPortFree+0xa0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4013      	ands	r3, r2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d01e      	beq.n	80058b2 <vPortFree+0x96>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d11a      	bne.n	80058b2 <vPortFree+0x96>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	4b0e      	ldr	r3, [pc, #56]	; (80058bc <vPortFree+0xa0>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	43db      	mvns	r3, r3
 8005886:	401a      	ands	r2, r3
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 800588c:	f7fe fe9c 	bl	80045c8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	4b0b      	ldr	r3, [pc, #44]	; (80058c4 <vPortFree+0xa8>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4413      	add	r3, r2
 800589a:	4a0a      	ldr	r2, [pc, #40]	; (80058c4 <vPortFree+0xa8>)
 800589c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800589e:	68b8      	ldr	r0, [r7, #8]
 80058a0:	f000 f876 	bl	8005990 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80058a4:	4b08      	ldr	r3, [pc, #32]	; (80058c8 <vPortFree+0xac>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	3301      	adds	r3, #1
 80058aa:	4a07      	ldr	r2, [pc, #28]	; (80058c8 <vPortFree+0xac>)
 80058ac:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80058ae:	f7fe fe99 	bl	80045e4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80058b2:	bf00      	nop
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	20020628 	.word	0x20020628
 80058c0:	080081d4 	.word	0x080081d4
 80058c4:	20020618 	.word	0x20020618
 80058c8:	20020624 	.word	0x20020624

080058cc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058d6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80058d8:	4b27      	ldr	r3, [pc, #156]	; (8005978 <prvHeapInit+0xac>)
 80058da:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00c      	beq.n	8005900 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	3307      	adds	r3, #7
 80058ea:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0307 	bic.w	r3, r3, #7
 80058f2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	4a1f      	ldr	r2, [pc, #124]	; (8005978 <prvHeapInit+0xac>)
 80058fc:	4413      	add	r3, r2
 80058fe:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005904:	4a1d      	ldr	r2, [pc, #116]	; (800597c <prvHeapInit+0xb0>)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800590a:	4b1c      	ldr	r3, [pc, #112]	; (800597c <prvHeapInit+0xb0>)
 800590c:	2200      	movs	r2, #0
 800590e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	4413      	add	r3, r2
 8005916:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005918:	2208      	movs	r2, #8
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	1a9b      	subs	r3, r3, r2
 800591e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0307 	bic.w	r3, r3, #7
 8005926:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4a15      	ldr	r2, [pc, #84]	; (8005980 <prvHeapInit+0xb4>)
 800592c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800592e:	4b14      	ldr	r3, [pc, #80]	; (8005980 <prvHeapInit+0xb4>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2200      	movs	r2, #0
 8005934:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8005936:	4b12      	ldr	r3, [pc, #72]	; (8005980 <prvHeapInit+0xb4>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	1ad2      	subs	r2, r2, r3
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800594c:	4b0c      	ldr	r3, [pc, #48]	; (8005980 <prvHeapInit+0xb4>)
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	4a0a      	ldr	r2, [pc, #40]	; (8005984 <prvHeapInit+0xb8>)
 800595a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	4a09      	ldr	r2, [pc, #36]	; (8005988 <prvHeapInit+0xbc>)
 8005962:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005964:	4b09      	ldr	r3, [pc, #36]	; (800598c <prvHeapInit+0xc0>)
 8005966:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800596a:	601a      	str	r2, [r3, #0]
}
 800596c:	bf00      	nop
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	2000060c 	.word	0x2000060c
 800597c:	2002060c 	.word	0x2002060c
 8005980:	20020614 	.word	0x20020614
 8005984:	2002061c 	.word	0x2002061c
 8005988:	20020618 	.word	0x20020618
 800598c:	20020628 	.word	0x20020628

08005990 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005998:	4b28      	ldr	r3, [pc, #160]	; (8005a3c <prvInsertBlockIntoFreeList+0xac>)
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	e002      	b.n	80059a4 <prvInsertBlockIntoFreeList+0x14>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d8f7      	bhi.n	800599e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	4413      	add	r3, r2
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d108      	bne.n	80059d2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	441a      	add	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	441a      	add	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d118      	bne.n	8005a18 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	4b15      	ldr	r3, [pc, #84]	; (8005a40 <prvInsertBlockIntoFreeList+0xb0>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d00d      	beq.n	8005a0e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	441a      	add	r2, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	e008      	b.n	8005a20 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005a0e:	4b0c      	ldr	r3, [pc, #48]	; (8005a40 <prvInsertBlockIntoFreeList+0xb0>)
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e003      	b.n	8005a20 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d002      	beq.n	8005a2e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005a2e:	bf00      	nop
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	2002060c 	.word	0x2002060c
 8005a40:	20020614 	.word	0x20020614

08005a44 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	3b04      	subs	r3, #4
 8005a54:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a5c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	3b04      	subs	r3, #4
 8005a62:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	f023 0201 	bic.w	r2, r3, #1
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	3b04      	subs	r3, #4
 8005a72:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005a74:	4a0c      	ldr	r2, [pc, #48]	; (8005aa8 <pxPortInitialiseStack+0x64>)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	3b14      	subs	r3, #20
 8005a7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	3b04      	subs	r3, #4
 8005a8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f06f 0202 	mvn.w	r2, #2
 8005a92:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3b20      	subs	r3, #32
 8005a98:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	08005aad 	.word	0x08005aad

08005aac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	603b      	str	r3, [r7, #0]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005ab6:	4b0e      	ldr	r3, [pc, #56]	; (8005af0 <prvTaskExitError+0x44>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abe:	d003      	beq.n	8005ac8 <prvTaskExitError+0x1c>
 8005ac0:	490c      	ldr	r1, [pc, #48]	; (8005af4 <prvTaskExitError+0x48>)
 8005ac2:	20df      	movs	r0, #223	; 0xdf
 8005ac4:	f7fa fe70 	bl	80007a8 <vAssertCalled>
        __asm volatile
 8005ac8:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005acc:	b672      	cpsid	i
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	b662      	cpsie	i
 8005adc:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005ade:	bf00      	nop
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0fc      	beq.n	8005ae0 <prvTaskExitError+0x34>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005ae6:	bf00      	nop
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	20000038 	.word	0x20000038
 8005af4:	0800820c 	.word	0x0800820c
	...

08005b00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005b00:	4b07      	ldr	r3, [pc, #28]	; (8005b20 <pxCurrentTCBConst2>)
 8005b02:	6819      	ldr	r1, [r3, #0]
 8005b04:	6808      	ldr	r0, [r1, #0]
 8005b06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b0a:	f380 8809 	msr	PSP, r0
 8005b0e:	f3bf 8f6f 	isb	sy
 8005b12:	f04f 0000 	mov.w	r0, #0
 8005b16:	f380 8811 	msr	BASEPRI, r0
 8005b1a:	4770      	bx	lr
 8005b1c:	f3af 8000 	nop.w

08005b20 <pxCurrentTCBConst2>:
 8005b20:	200002b0 	.word	0x200002b0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop

08005b28 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005b28:	4808      	ldr	r0, [pc, #32]	; (8005b4c <prvPortStartFirstTask+0x24>)
 8005b2a:	6800      	ldr	r0, [r0, #0]
 8005b2c:	6800      	ldr	r0, [r0, #0]
 8005b2e:	f380 8808 	msr	MSP, r0
 8005b32:	f04f 0000 	mov.w	r0, #0
 8005b36:	f380 8814 	msr	CONTROL, r0
 8005b3a:	b662      	cpsie	i
 8005b3c:	b661      	cpsie	f
 8005b3e:	f3bf 8f4f 	dsb	sy
 8005b42:	f3bf 8f6f 	isb	sy
 8005b46:	df00      	svc	0
 8005b48:	bf00      	nop
 8005b4a:	0000      	.short	0x0000
 8005b4c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8005b50:	bf00      	nop
 8005b52:	bf00      	nop

08005b54 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005b5a:	4b38      	ldr	r3, [pc, #224]	; (8005c3c <xPortStartScheduler+0xe8>)
 8005b5c:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	60bb      	str	r3, [r7, #8]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	22ff      	movs	r2, #255	; 0xff
 8005b6a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	71fb      	strb	r3, [r7, #7]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b74:	79fb      	ldrb	r3, [r7, #7]
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	4b30      	ldr	r3, [pc, #192]	; (8005c40 <xPortStartScheduler+0xec>)
 8005b80:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b82:	4b30      	ldr	r3, [pc, #192]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005b84:	2207      	movs	r2, #7
 8005b86:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b88:	e009      	b.n	8005b9e <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8005b8a:	4b2e      	ldr	r3, [pc, #184]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	4a2c      	ldr	r2, [pc, #176]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005b92:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b94:	79fb      	ldrb	r3, [r7, #7]
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	005b      	lsls	r3, r3, #1
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	71fb      	strb	r3, [r7, #7]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b9e:	79fb      	ldrb	r3, [r7, #7]
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba6:	2b80      	cmp	r3, #128	; 0x80
 8005ba8:	d0ef      	beq.n	8005b8a <xPortStartScheduler+0x36>
            #ifdef __NVIC_PRIO_BITS
                {
                    /* Check the CMSIS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8005baa:	4b26      	ldr	r3, [pc, #152]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f1c3 0307 	rsb	r3, r3, #7
 8005bb2:	2b04      	cmp	r3, #4
 8005bb4:	d004      	beq.n	8005bc0 <xPortStartScheduler+0x6c>
 8005bb6:	4924      	ldr	r1, [pc, #144]	; (8005c48 <xPortStartScheduler+0xf4>)
 8005bb8:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8005bbc:	f7fa fdf4 	bl	80007a8 <vAssertCalled>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005bc0:	4b20      	ldr	r3, [pc, #128]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f1c3 0307 	rsb	r3, r3, #7
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d004      	beq.n	8005bd6 <xPortStartScheduler+0x82>
 8005bcc:	491e      	ldr	r1, [pc, #120]	; (8005c48 <xPortStartScheduler+0xf4>)
 8005bce:	f240 1053 	movw	r0, #339	; 0x153
 8005bd2:	f7fa fde9 	bl	80007a8 <vAssertCalled>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005bd6:	4b1b      	ldr	r3, [pc, #108]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	021b      	lsls	r3, r3, #8
 8005bdc:	4a19      	ldr	r2, [pc, #100]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005bde:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005be0:	4b18      	ldr	r3, [pc, #96]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005be8:	4a16      	ldr	r2, [pc, #88]	; (8005c44 <xPortStartScheduler+0xf0>)
 8005bea:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	b2da      	uxtb	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005bf4:	4b15      	ldr	r3, [pc, #84]	; (8005c4c <xPortStartScheduler+0xf8>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a14      	ldr	r2, [pc, #80]	; (8005c4c <xPortStartScheduler+0xf8>)
 8005bfa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005bfe:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005c00:	4b12      	ldr	r3, [pc, #72]	; (8005c4c <xPortStartScheduler+0xf8>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a11      	ldr	r2, [pc, #68]	; (8005c4c <xPortStartScheduler+0xf8>)
 8005c06:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005c0a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005c0c:	f000 f8ce 	bl	8005dac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005c10:	4b0f      	ldr	r3, [pc, #60]	; (8005c50 <xPortStartScheduler+0xfc>)
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005c16:	f000 f8ed 	bl	8005df4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c1a:	4b0e      	ldr	r3, [pc, #56]	; (8005c54 <xPortStartScheduler+0x100>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a0d      	ldr	r2, [pc, #52]	; (8005c54 <xPortStartScheduler+0x100>)
 8005c20:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005c24:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005c26:	f7ff ff7f 	bl	8005b28 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005c2a:	f7fe fe37 	bl	800489c <vTaskSwitchContext>
    prvTaskExitError();
 8005c2e:	f7ff ff3d 	bl	8005aac <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3710      	adds	r7, #16
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	e000e400 	.word	0xe000e400
 8005c40:	2002062c 	.word	0x2002062c
 8005c44:	20020630 	.word	0x20020630
 8005c48:	0800820c 	.word	0x0800820c
 8005c4c:	e000ed20 	.word	0xe000ed20
 8005c50:	20000038 	.word	0x20000038
 8005c54:	e000ef34 	.word	0xe000ef34

08005c58 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005c62:	b672      	cpsid	i
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	b662      	cpsie	i
 8005c72:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005c74:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <vPortEnterCritical+0x4c>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	4a0a      	ldr	r2, [pc, #40]	; (8005ca4 <vPortEnterCritical+0x4c>)
 8005c7c:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005c7e:	4b09      	ldr	r3, [pc, #36]	; (8005ca4 <vPortEnterCritical+0x4c>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d109      	bne.n	8005c9a <vPortEnterCritical+0x42>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005c86:	4b08      	ldr	r3, [pc, #32]	; (8005ca8 <vPortEnterCritical+0x50>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d004      	beq.n	8005c9a <vPortEnterCritical+0x42>
 8005c90:	4906      	ldr	r1, [pc, #24]	; (8005cac <vPortEnterCritical+0x54>)
 8005c92:	f44f 70cc 	mov.w	r0, #408	; 0x198
 8005c96:	f7fa fd87 	bl	80007a8 <vAssertCalled>
    }
}
 8005c9a:	bf00      	nop
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20000038 	.word	0x20000038
 8005ca8:	e000ed04 	.word	0xe000ed04
 8005cac:	0800820c 	.word	0x0800820c

08005cb0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005cb6:	4b0d      	ldr	r3, [pc, #52]	; (8005cec <vPortExitCritical+0x3c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d104      	bne.n	8005cc8 <vPortExitCritical+0x18>
 8005cbe:	490c      	ldr	r1, [pc, #48]	; (8005cf0 <vPortExitCritical+0x40>)
 8005cc0:	f240 109f 	movw	r0, #415	; 0x19f
 8005cc4:	f7fa fd70 	bl	80007a8 <vAssertCalled>
    uxCriticalNesting--;
 8005cc8:	4b08      	ldr	r3, [pc, #32]	; (8005cec <vPortExitCritical+0x3c>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	4a07      	ldr	r2, [pc, #28]	; (8005cec <vPortExitCritical+0x3c>)
 8005cd0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005cd2:	4b06      	ldr	r3, [pc, #24]	; (8005cec <vPortExitCritical+0x3c>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d104      	bne.n	8005ce4 <vPortExitCritical+0x34>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	607b      	str	r3, [r7, #4]
        __asm volatile
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8005ce4:	bf00      	nop
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	20000038 	.word	0x20000038
 8005cf0:	0800820c 	.word	0x0800820c
	...

08005d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005d00:	f3ef 8009 	mrs	r0, PSP
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	4b15      	ldr	r3, [pc, #84]	; (8005d60 <pxCurrentTCBConst>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	f01e 0f10 	tst.w	lr, #16
 8005d10:	bf08      	it	eq
 8005d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1a:	6010      	str	r0, [r2, #0]
 8005d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005d20:	f04f 0040 	mov.w	r0, #64	; 0x40
 8005d24:	b672      	cpsid	i
 8005d26:	f380 8811 	msr	BASEPRI, r0
 8005d2a:	f3bf 8f4f 	dsb	sy
 8005d2e:	f3bf 8f6f 	isb	sy
 8005d32:	b662      	cpsie	i
 8005d34:	f7fe fdb2 	bl	800489c <vTaskSwitchContext>
 8005d38:	f04f 0000 	mov.w	r0, #0
 8005d3c:	f380 8811 	msr	BASEPRI, r0
 8005d40:	bc09      	pop	{r0, r3}
 8005d42:	6819      	ldr	r1, [r3, #0]
 8005d44:	6808      	ldr	r0, [r1, #0]
 8005d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4a:	f01e 0f10 	tst.w	lr, #16
 8005d4e:	bf08      	it	eq
 8005d50:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005d54:	f380 8809 	msr	PSP, r0
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop

08005d60 <pxCurrentTCBConst>:
 8005d60:	200002b0 	.word	0x200002b0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop

08005d68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
        __asm volatile
 8005d6e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005d72:	b672      	cpsid	i
 8005d74:	f383 8811 	msr	BASEPRI, r3
 8005d78:	f3bf 8f6f 	isb	sy
 8005d7c:	f3bf 8f4f 	dsb	sy
 8005d80:	b662      	cpsie	i
 8005d82:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005d84:	f7fe fcd6 	bl	8004734 <xTaskIncrementTick>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d003      	beq.n	8005d96 <SysTick_Handler+0x2e>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d8e:	4b06      	ldr	r3, [pc, #24]	; (8005da8 <SysTick_Handler+0x40>)
 8005d90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	2300      	movs	r3, #0
 8005d98:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8005da0:	bf00      	nop
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	e000ed04 	.word	0xe000ed04

08005dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005db0:	4b0b      	ldr	r3, [pc, #44]	; (8005de0 <vPortSetupTimerInterrupt+0x34>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005db6:	4b0b      	ldr	r3, [pc, #44]	; (8005de4 <vPortSetupTimerInterrupt+0x38>)
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005dbc:	4b0a      	ldr	r3, [pc, #40]	; (8005de8 <vPortSetupTimerInterrupt+0x3c>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a0a      	ldr	r2, [pc, #40]	; (8005dec <vPortSetupTimerInterrupt+0x40>)
 8005dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc6:	099b      	lsrs	r3, r3, #6
 8005dc8:	4a09      	ldr	r2, [pc, #36]	; (8005df0 <vPortSetupTimerInterrupt+0x44>)
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005dce:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <vPortSetupTimerInterrupt+0x34>)
 8005dd0:	2207      	movs	r2, #7
 8005dd2:	601a      	str	r2, [r3, #0]
}
 8005dd4:	bf00      	nop
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	e000e010 	.word	0xe000e010
 8005de4:	e000e018 	.word	0xe000e018
 8005de8:	20000028 	.word	0x20000028
 8005dec:	10624dd3 	.word	0x10624dd3
 8005df0:	e000e014 	.word	0xe000e014

08005df4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005df4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005e04 <vPortEnableVFP+0x10>
 8005df8:	6801      	ldr	r1, [r0, #0]
 8005dfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005dfe:	6001      	str	r1, [r0, #0]
 8005e00:	4770      	bx	lr
 8005e02:	0000      	.short	0x0000
 8005e04:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005e08:	bf00      	nop
 8005e0a:	bf00      	nop

08005e0c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8005e12:	f3ef 8305 	mrs	r3, IPSR
 8005e16:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b0f      	cmp	r3, #15
 8005e1c:	d90e      	bls.n	8005e3c <vPortValidateInterruptPriority+0x30>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005e1e:	4a10      	ldr	r2, [pc, #64]	; (8005e60 <vPortValidateInterruptPriority+0x54>)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4413      	add	r3, r2
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005e28:	4b0e      	ldr	r3, [pc, #56]	; (8005e64 <vPortValidateInterruptPriority+0x58>)
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	78fa      	ldrb	r2, [r7, #3]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d204      	bcs.n	8005e3c <vPortValidateInterruptPriority+0x30>
 8005e32:	490d      	ldr	r1, [pc, #52]	; (8005e68 <vPortValidateInterruptPriority+0x5c>)
 8005e34:	f240 20f2 	movw	r0, #754	; 0x2f2
 8005e38:	f7fa fcb6 	bl	80007a8 <vAssertCalled>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005e3c:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <vPortValidateInterruptPriority+0x60>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005e44:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <vPortValidateInterruptPriority+0x64>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d904      	bls.n	8005e56 <vPortValidateInterruptPriority+0x4a>
 8005e4c:	4906      	ldr	r1, [pc, #24]	; (8005e68 <vPortValidateInterruptPriority+0x5c>)
 8005e4e:	f240 3002 	movw	r0, #770	; 0x302
 8005e52:	f7fa fca9 	bl	80007a8 <vAssertCalled>
    }
 8005e56:	bf00      	nop
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	e000e3f0 	.word	0xe000e3f0
 8005e64:	2002062c 	.word	0x2002062c
 8005e68:	0800820c 	.word	0x0800820c
 8005e6c:	e000ed0c 	.word	0xe000ed0c
 8005e70:	20020630 	.word	0x20020630

08005e74 <HAL_ETH_RxCpltCallback>:
};

/*-----------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef * heth )
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]

    ( void ) heth;

    /* Ethernet RX-Complete callback function, elsewhere declared as weak. */
    ulISREvents |= EMAC_IF_RX_EVENT;
 8005e80:	4b10      	ldr	r3, [pc, #64]	; (8005ec4 <HAL_ETH_RxCpltCallback+0x50>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f043 0301 	orr.w	r3, r3, #1
 8005e88:	4a0e      	ldr	r2, [pc, #56]	; (8005ec4 <HAL_ETH_RxCpltCallback+0x50>)
 8005e8a:	6013      	str	r3, [r2, #0]

    /* Wakeup the prvEMACHandlerTask. */
    if( xEMACTaskHandle != NULL )
 8005e8c:	4b0e      	ldr	r3, [pc, #56]	; (8005ec8 <HAL_ETH_RxCpltCallback+0x54>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d012      	beq.n	8005eba <HAL_ETH_RxCpltCallback+0x46>
    {
        vTaskNotifyGiveFromISR( xEMACTaskHandle, &xHigherPriorityTaskWoken );
 8005e94:	4b0c      	ldr	r3, [pc, #48]	; (8005ec8 <HAL_ETH_RxCpltCallback+0x54>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f107 020c 	add.w	r2, r7, #12
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fe ffea 	bl	8004e78 <vTaskGenericNotifyGiveFromISR>
        portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d007      	beq.n	8005eba <HAL_ETH_RxCpltCallback+0x46>
 8005eaa:	4b08      	ldr	r3, [pc, #32]	; (8005ecc <HAL_ETH_RxCpltCallback+0x58>)
 8005eac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	f3bf 8f6f 	isb	sy
    }
}
 8005eba:	bf00      	nop
 8005ebc:	3710      	adds	r7, #16
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20020634 	.word	0x20020634
 8005ec8:	20020680 	.word	0x20020680
 8005ecc:	e000ed04 	.word	0xe000ed04

08005ed0 <HAL_ETH_TxCpltCallback>:
/*-----------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef * heth )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	60fb      	str	r3, [r7, #12]
    ( void ) heth;

    /* This call-back is only useful in case packets are being sent
     * zero-copy.  Once they're sent, the buffers will be released
     * by the function vClearTXBuffers(). */
    ulISREvents |= EMAC_IF_TX_EVENT;
 8005edc:	4b10      	ldr	r3, [pc, #64]	; (8005f20 <HAL_ETH_TxCpltCallback+0x50>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f043 0302 	orr.w	r3, r3, #2
 8005ee4:	4a0e      	ldr	r2, [pc, #56]	; (8005f20 <HAL_ETH_TxCpltCallback+0x50>)
 8005ee6:	6013      	str	r3, [r2, #0]

    /* Wakeup the prvEMACHandlerTask. */
    if( xEMACTaskHandle != NULL )
 8005ee8:	4b0e      	ldr	r3, [pc, #56]	; (8005f24 <HAL_ETH_TxCpltCallback+0x54>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d012      	beq.n	8005f16 <HAL_ETH_TxCpltCallback+0x46>
    {
        vTaskNotifyGiveFromISR( xEMACTaskHandle, &xHigherPriorityTaskWoken );
 8005ef0:	4b0c      	ldr	r3, [pc, #48]	; (8005f24 <HAL_ETH_TxCpltCallback+0x54>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f107 020c 	add.w	r2, r7, #12
 8005ef8:	2100      	movs	r1, #0
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7fe ffbc 	bl	8004e78 <vTaskGenericNotifyGiveFromISR>
        portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d007      	beq.n	8005f16 <HAL_ETH_TxCpltCallback+0x46>
 8005f06:	4b08      	ldr	r3, [pc, #32]	; (8005f28 <HAL_ETH_TxCpltCallback+0x58>)
 8005f08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	f3bf 8f6f 	isb	sy
    }
}
 8005f16:	bf00      	nop
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20020634 	.word	0x20020634
 8005f24:	20020680 	.word	0x20020680
 8005f28:	e000ed04 	.word	0xe000ed04

08005f2c <ETH_IRQHandler>:
    }
}
/*-----------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
    HAL_ETH_IRQHandler( &xETH );
 8005f30:	4802      	ldr	r0, [pc, #8]	; (8005f3c <ETH_IRQHandler+0x10>)
 8005f32:	f7fd fb57 	bl	80035e4 <HAL_ETH_IRQHandler>
}
 8005f36:	bf00      	nop
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	20020638 	.word	0x20020638

08005f40 <__errno>:
 8005f40:	4b01      	ldr	r3, [pc, #4]	; (8005f48 <__errno+0x8>)
 8005f42:	6818      	ldr	r0, [r3, #0]
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	2000003c 	.word	0x2000003c

08005f4c <__libc_init_array>:
 8005f4c:	b570      	push	{r4, r5, r6, lr}
 8005f4e:	4e0d      	ldr	r6, [pc, #52]	; (8005f84 <__libc_init_array+0x38>)
 8005f50:	4c0d      	ldr	r4, [pc, #52]	; (8005f88 <__libc_init_array+0x3c>)
 8005f52:	1ba4      	subs	r4, r4, r6
 8005f54:	10a4      	asrs	r4, r4, #2
 8005f56:	2500      	movs	r5, #0
 8005f58:	42a5      	cmp	r5, r4
 8005f5a:	d109      	bne.n	8005f70 <__libc_init_array+0x24>
 8005f5c:	4e0b      	ldr	r6, [pc, #44]	; (8005f8c <__libc_init_array+0x40>)
 8005f5e:	4c0c      	ldr	r4, [pc, #48]	; (8005f90 <__libc_init_array+0x44>)
 8005f60:	f002 f852 	bl	8008008 <_init>
 8005f64:	1ba4      	subs	r4, r4, r6
 8005f66:	10a4      	asrs	r4, r4, #2
 8005f68:	2500      	movs	r5, #0
 8005f6a:	42a5      	cmp	r5, r4
 8005f6c:	d105      	bne.n	8005f7a <__libc_init_array+0x2e>
 8005f6e:	bd70      	pop	{r4, r5, r6, pc}
 8005f70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f74:	4798      	blx	r3
 8005f76:	3501      	adds	r5, #1
 8005f78:	e7ee      	b.n	8005f58 <__libc_init_array+0xc>
 8005f7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f7e:	4798      	blx	r3
 8005f80:	3501      	adds	r5, #1
 8005f82:	e7f2      	b.n	8005f6a <__libc_init_array+0x1e>
 8005f84:	08008520 	.word	0x08008520
 8005f88:	08008520 	.word	0x08008520
 8005f8c:	08008520 	.word	0x08008520
 8005f90:	08008524 	.word	0x08008524

08005f94 <memcpy>:
 8005f94:	b510      	push	{r4, lr}
 8005f96:	1e43      	subs	r3, r0, #1
 8005f98:	440a      	add	r2, r1
 8005f9a:	4291      	cmp	r1, r2
 8005f9c:	d100      	bne.n	8005fa0 <memcpy+0xc>
 8005f9e:	bd10      	pop	{r4, pc}
 8005fa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fa8:	e7f7      	b.n	8005f9a <memcpy+0x6>

08005faa <memmove>:
 8005faa:	4288      	cmp	r0, r1
 8005fac:	b510      	push	{r4, lr}
 8005fae:	eb01 0302 	add.w	r3, r1, r2
 8005fb2:	d807      	bhi.n	8005fc4 <memmove+0x1a>
 8005fb4:	1e42      	subs	r2, r0, #1
 8005fb6:	4299      	cmp	r1, r3
 8005fb8:	d00a      	beq.n	8005fd0 <memmove+0x26>
 8005fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fbe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005fc2:	e7f8      	b.n	8005fb6 <memmove+0xc>
 8005fc4:	4283      	cmp	r3, r0
 8005fc6:	d9f5      	bls.n	8005fb4 <memmove+0xa>
 8005fc8:	1881      	adds	r1, r0, r2
 8005fca:	1ad2      	subs	r2, r2, r3
 8005fcc:	42d3      	cmn	r3, r2
 8005fce:	d100      	bne.n	8005fd2 <memmove+0x28>
 8005fd0:	bd10      	pop	{r4, pc}
 8005fd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fd6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005fda:	e7f7      	b.n	8005fcc <memmove+0x22>

08005fdc <memset>:
 8005fdc:	4402      	add	r2, r0
 8005fde:	4603      	mov	r3, r0
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d100      	bne.n	8005fe6 <memset+0xa>
 8005fe4:	4770      	bx	lr
 8005fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8005fea:	e7f9      	b.n	8005fe0 <memset+0x4>

08005fec <_malloc_r>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	1ccd      	adds	r5, r1, #3
 8005ff0:	f025 0503 	bic.w	r5, r5, #3
 8005ff4:	3508      	adds	r5, #8
 8005ff6:	2d0c      	cmp	r5, #12
 8005ff8:	bf38      	it	cc
 8005ffa:	250c      	movcc	r5, #12
 8005ffc:	2d00      	cmp	r5, #0
 8005ffe:	4606      	mov	r6, r0
 8006000:	db01      	blt.n	8006006 <_malloc_r+0x1a>
 8006002:	42a9      	cmp	r1, r5
 8006004:	d903      	bls.n	800600e <_malloc_r+0x22>
 8006006:	230c      	movs	r3, #12
 8006008:	6033      	str	r3, [r6, #0]
 800600a:	2000      	movs	r0, #0
 800600c:	bd70      	pop	{r4, r5, r6, pc}
 800600e:	f001 fb33 	bl	8007678 <__malloc_lock>
 8006012:	4a21      	ldr	r2, [pc, #132]	; (8006098 <_malloc_r+0xac>)
 8006014:	6814      	ldr	r4, [r2, #0]
 8006016:	4621      	mov	r1, r4
 8006018:	b991      	cbnz	r1, 8006040 <_malloc_r+0x54>
 800601a:	4c20      	ldr	r4, [pc, #128]	; (800609c <_malloc_r+0xb0>)
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	b91b      	cbnz	r3, 8006028 <_malloc_r+0x3c>
 8006020:	4630      	mov	r0, r6
 8006022:	f000 fce3 	bl	80069ec <_sbrk_r>
 8006026:	6020      	str	r0, [r4, #0]
 8006028:	4629      	mov	r1, r5
 800602a:	4630      	mov	r0, r6
 800602c:	f000 fcde 	bl	80069ec <_sbrk_r>
 8006030:	1c43      	adds	r3, r0, #1
 8006032:	d124      	bne.n	800607e <_malloc_r+0x92>
 8006034:	230c      	movs	r3, #12
 8006036:	6033      	str	r3, [r6, #0]
 8006038:	4630      	mov	r0, r6
 800603a:	f001 fb1e 	bl	800767a <__malloc_unlock>
 800603e:	e7e4      	b.n	800600a <_malloc_r+0x1e>
 8006040:	680b      	ldr	r3, [r1, #0]
 8006042:	1b5b      	subs	r3, r3, r5
 8006044:	d418      	bmi.n	8006078 <_malloc_r+0x8c>
 8006046:	2b0b      	cmp	r3, #11
 8006048:	d90f      	bls.n	800606a <_malloc_r+0x7e>
 800604a:	600b      	str	r3, [r1, #0]
 800604c:	50cd      	str	r5, [r1, r3]
 800604e:	18cc      	adds	r4, r1, r3
 8006050:	4630      	mov	r0, r6
 8006052:	f001 fb12 	bl	800767a <__malloc_unlock>
 8006056:	f104 000b 	add.w	r0, r4, #11
 800605a:	1d23      	adds	r3, r4, #4
 800605c:	f020 0007 	bic.w	r0, r0, #7
 8006060:	1ac3      	subs	r3, r0, r3
 8006062:	d0d3      	beq.n	800600c <_malloc_r+0x20>
 8006064:	425a      	negs	r2, r3
 8006066:	50e2      	str	r2, [r4, r3]
 8006068:	e7d0      	b.n	800600c <_malloc_r+0x20>
 800606a:	428c      	cmp	r4, r1
 800606c:	684b      	ldr	r3, [r1, #4]
 800606e:	bf16      	itet	ne
 8006070:	6063      	strne	r3, [r4, #4]
 8006072:	6013      	streq	r3, [r2, #0]
 8006074:	460c      	movne	r4, r1
 8006076:	e7eb      	b.n	8006050 <_malloc_r+0x64>
 8006078:	460c      	mov	r4, r1
 800607a:	6849      	ldr	r1, [r1, #4]
 800607c:	e7cc      	b.n	8006018 <_malloc_r+0x2c>
 800607e:	1cc4      	adds	r4, r0, #3
 8006080:	f024 0403 	bic.w	r4, r4, #3
 8006084:	42a0      	cmp	r0, r4
 8006086:	d005      	beq.n	8006094 <_malloc_r+0xa8>
 8006088:	1a21      	subs	r1, r4, r0
 800608a:	4630      	mov	r0, r6
 800608c:	f000 fcae 	bl	80069ec <_sbrk_r>
 8006090:	3001      	adds	r0, #1
 8006092:	d0cf      	beq.n	8006034 <_malloc_r+0x48>
 8006094:	6025      	str	r5, [r4, #0]
 8006096:	e7db      	b.n	8006050 <_malloc_r+0x64>
 8006098:	20020684 	.word	0x20020684
 800609c:	20020688 	.word	0x20020688

080060a0 <__cvt>:
 80060a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060a2:	ed2d 8b02 	vpush	{d8}
 80060a6:	eeb0 8b40 	vmov.f64	d8, d0
 80060aa:	b085      	sub	sp, #20
 80060ac:	4617      	mov	r7, r2
 80060ae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80060b0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80060b2:	ee18 2a90 	vmov	r2, s17
 80060b6:	f025 0520 	bic.w	r5, r5, #32
 80060ba:	2a00      	cmp	r2, #0
 80060bc:	bfb6      	itet	lt
 80060be:	222d      	movlt	r2, #45	; 0x2d
 80060c0:	2200      	movge	r2, #0
 80060c2:	eeb1 8b40 	vneglt.f64	d8, d0
 80060c6:	2d46      	cmp	r5, #70	; 0x46
 80060c8:	460c      	mov	r4, r1
 80060ca:	701a      	strb	r2, [r3, #0]
 80060cc:	d004      	beq.n	80060d8 <__cvt+0x38>
 80060ce:	2d45      	cmp	r5, #69	; 0x45
 80060d0:	d100      	bne.n	80060d4 <__cvt+0x34>
 80060d2:	3401      	adds	r4, #1
 80060d4:	2102      	movs	r1, #2
 80060d6:	e000      	b.n	80060da <__cvt+0x3a>
 80060d8:	2103      	movs	r1, #3
 80060da:	ab03      	add	r3, sp, #12
 80060dc:	9301      	str	r3, [sp, #4]
 80060de:	ab02      	add	r3, sp, #8
 80060e0:	9300      	str	r3, [sp, #0]
 80060e2:	4622      	mov	r2, r4
 80060e4:	4633      	mov	r3, r6
 80060e6:	eeb0 0b48 	vmov.f64	d0, d8
 80060ea:	f000 fd51 	bl	8006b90 <_dtoa_r>
 80060ee:	2d47      	cmp	r5, #71	; 0x47
 80060f0:	d101      	bne.n	80060f6 <__cvt+0x56>
 80060f2:	07fb      	lsls	r3, r7, #31
 80060f4:	d51e      	bpl.n	8006134 <__cvt+0x94>
 80060f6:	2d46      	cmp	r5, #70	; 0x46
 80060f8:	eb00 0304 	add.w	r3, r0, r4
 80060fc:	d10c      	bne.n	8006118 <__cvt+0x78>
 80060fe:	7802      	ldrb	r2, [r0, #0]
 8006100:	2a30      	cmp	r2, #48	; 0x30
 8006102:	d107      	bne.n	8006114 <__cvt+0x74>
 8006104:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800610c:	bf1c      	itt	ne
 800610e:	f1c4 0401 	rsbne	r4, r4, #1
 8006112:	6034      	strne	r4, [r6, #0]
 8006114:	6832      	ldr	r2, [r6, #0]
 8006116:	4413      	add	r3, r2
 8006118:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800611c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006120:	d007      	beq.n	8006132 <__cvt+0x92>
 8006122:	2130      	movs	r1, #48	; 0x30
 8006124:	9a03      	ldr	r2, [sp, #12]
 8006126:	429a      	cmp	r2, r3
 8006128:	d204      	bcs.n	8006134 <__cvt+0x94>
 800612a:	1c54      	adds	r4, r2, #1
 800612c:	9403      	str	r4, [sp, #12]
 800612e:	7011      	strb	r1, [r2, #0]
 8006130:	e7f8      	b.n	8006124 <__cvt+0x84>
 8006132:	9303      	str	r3, [sp, #12]
 8006134:	9b03      	ldr	r3, [sp, #12]
 8006136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006138:	1a1b      	subs	r3, r3, r0
 800613a:	6013      	str	r3, [r2, #0]
 800613c:	b005      	add	sp, #20
 800613e:	ecbd 8b02 	vpop	{d8}
 8006142:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006144 <__exponent>:
 8006144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006146:	2900      	cmp	r1, #0
 8006148:	4604      	mov	r4, r0
 800614a:	bfba      	itte	lt
 800614c:	4249      	neglt	r1, r1
 800614e:	232d      	movlt	r3, #45	; 0x2d
 8006150:	232b      	movge	r3, #43	; 0x2b
 8006152:	2909      	cmp	r1, #9
 8006154:	f804 2b02 	strb.w	r2, [r4], #2
 8006158:	7043      	strb	r3, [r0, #1]
 800615a:	dd20      	ble.n	800619e <__exponent+0x5a>
 800615c:	f10d 0307 	add.w	r3, sp, #7
 8006160:	461f      	mov	r7, r3
 8006162:	260a      	movs	r6, #10
 8006164:	fb91 f5f6 	sdiv	r5, r1, r6
 8006168:	fb06 1115 	mls	r1, r6, r5, r1
 800616c:	3130      	adds	r1, #48	; 0x30
 800616e:	2d09      	cmp	r5, #9
 8006170:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006174:	f103 32ff 	add.w	r2, r3, #4294967295
 8006178:	4629      	mov	r1, r5
 800617a:	dc09      	bgt.n	8006190 <__exponent+0x4c>
 800617c:	3130      	adds	r1, #48	; 0x30
 800617e:	3b02      	subs	r3, #2
 8006180:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006184:	42bb      	cmp	r3, r7
 8006186:	4622      	mov	r2, r4
 8006188:	d304      	bcc.n	8006194 <__exponent+0x50>
 800618a:	1a10      	subs	r0, r2, r0
 800618c:	b003      	add	sp, #12
 800618e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006190:	4613      	mov	r3, r2
 8006192:	e7e7      	b.n	8006164 <__exponent+0x20>
 8006194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006198:	f804 2b01 	strb.w	r2, [r4], #1
 800619c:	e7f2      	b.n	8006184 <__exponent+0x40>
 800619e:	2330      	movs	r3, #48	; 0x30
 80061a0:	4419      	add	r1, r3
 80061a2:	7083      	strb	r3, [r0, #2]
 80061a4:	1d02      	adds	r2, r0, #4
 80061a6:	70c1      	strb	r1, [r0, #3]
 80061a8:	e7ef      	b.n	800618a <__exponent+0x46>
 80061aa:	0000      	movs	r0, r0
 80061ac:	0000      	movs	r0, r0
	...

080061b0 <_printf_float>:
 80061b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061b4:	b08d      	sub	sp, #52	; 0x34
 80061b6:	460c      	mov	r4, r1
 80061b8:	4616      	mov	r6, r2
 80061ba:	461f      	mov	r7, r3
 80061bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80061c0:	4605      	mov	r5, r0
 80061c2:	f001 fa31 	bl	8007628 <_localeconv_r>
 80061c6:	f8d0 b000 	ldr.w	fp, [r0]
 80061ca:	4658      	mov	r0, fp
 80061cc:	f7fa f838 	bl	8000240 <strlen>
 80061d0:	2300      	movs	r3, #0
 80061d2:	930a      	str	r3, [sp, #40]	; 0x28
 80061d4:	f8d8 3000 	ldr.w	r3, [r8]
 80061d8:	9005      	str	r0, [sp, #20]
 80061da:	3307      	adds	r3, #7
 80061dc:	f023 0307 	bic.w	r3, r3, #7
 80061e0:	f103 0108 	add.w	r1, r3, #8
 80061e4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80061e8:	6822      	ldr	r2, [r4, #0]
 80061ea:	f8c8 1000 	str.w	r1, [r8]
 80061ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80061f2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80061f6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8006480 <_printf_float+0x2d0>
 80061fa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80061fe:	eeb0 6bc0 	vabs.f64	d6, d0
 8006202:	eeb4 6b47 	vcmp.f64	d6, d7
 8006206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620a:	dd24      	ble.n	8006256 <_printf_float+0xa6>
 800620c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006214:	d502      	bpl.n	800621c <_printf_float+0x6c>
 8006216:	232d      	movs	r3, #45	; 0x2d
 8006218:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800621c:	499a      	ldr	r1, [pc, #616]	; (8006488 <_printf_float+0x2d8>)
 800621e:	4b9b      	ldr	r3, [pc, #620]	; (800648c <_printf_float+0x2dc>)
 8006220:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006224:	bf8c      	ite	hi
 8006226:	4688      	movhi	r8, r1
 8006228:	4698      	movls	r8, r3
 800622a:	f022 0204 	bic.w	r2, r2, #4
 800622e:	2303      	movs	r3, #3
 8006230:	6123      	str	r3, [r4, #16]
 8006232:	6022      	str	r2, [r4, #0]
 8006234:	f04f 0a00 	mov.w	sl, #0
 8006238:	9700      	str	r7, [sp, #0]
 800623a:	4633      	mov	r3, r6
 800623c:	aa0b      	add	r2, sp, #44	; 0x2c
 800623e:	4621      	mov	r1, r4
 8006240:	4628      	mov	r0, r5
 8006242:	f000 f9e1 	bl	8006608 <_printf_common>
 8006246:	3001      	adds	r0, #1
 8006248:	f040 8089 	bne.w	800635e <_printf_float+0x1ae>
 800624c:	f04f 30ff 	mov.w	r0, #4294967295
 8006250:	b00d      	add	sp, #52	; 0x34
 8006252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006256:	eeb4 0b40 	vcmp.f64	d0, d0
 800625a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800625e:	d702      	bvc.n	8006266 <_printf_float+0xb6>
 8006260:	498b      	ldr	r1, [pc, #556]	; (8006490 <_printf_float+0x2e0>)
 8006262:	4b8c      	ldr	r3, [pc, #560]	; (8006494 <_printf_float+0x2e4>)
 8006264:	e7dc      	b.n	8006220 <_printf_float+0x70>
 8006266:	6861      	ldr	r1, [r4, #4]
 8006268:	1c4b      	adds	r3, r1, #1
 800626a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800626e:	ab0a      	add	r3, sp, #40	; 0x28
 8006270:	a809      	add	r0, sp, #36	; 0x24
 8006272:	d13b      	bne.n	80062ec <_printf_float+0x13c>
 8006274:	2106      	movs	r1, #6
 8006276:	6061      	str	r1, [r4, #4]
 8006278:	f04f 0c00 	mov.w	ip, #0
 800627c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8006280:	e9cd 0900 	strd	r0, r9, [sp]
 8006284:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006288:	6022      	str	r2, [r4, #0]
 800628a:	6861      	ldr	r1, [r4, #4]
 800628c:	4628      	mov	r0, r5
 800628e:	f7ff ff07 	bl	80060a0 <__cvt>
 8006292:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8006296:	2b47      	cmp	r3, #71	; 0x47
 8006298:	4680      	mov	r8, r0
 800629a:	d109      	bne.n	80062b0 <_printf_float+0x100>
 800629c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800629e:	1cd8      	adds	r0, r3, #3
 80062a0:	db02      	blt.n	80062a8 <_printf_float+0xf8>
 80062a2:	6862      	ldr	r2, [r4, #4]
 80062a4:	4293      	cmp	r3, r2
 80062a6:	dd47      	ble.n	8006338 <_printf_float+0x188>
 80062a8:	f1a9 0902 	sub.w	r9, r9, #2
 80062ac:	fa5f f989 	uxtb.w	r9, r9
 80062b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80062b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062b6:	d824      	bhi.n	8006302 <_printf_float+0x152>
 80062b8:	3901      	subs	r1, #1
 80062ba:	464a      	mov	r2, r9
 80062bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062c0:	9109      	str	r1, [sp, #36]	; 0x24
 80062c2:	f7ff ff3f 	bl	8006144 <__exponent>
 80062c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062c8:	1813      	adds	r3, r2, r0
 80062ca:	2a01      	cmp	r2, #1
 80062cc:	4682      	mov	sl, r0
 80062ce:	6123      	str	r3, [r4, #16]
 80062d0:	dc02      	bgt.n	80062d8 <_printf_float+0x128>
 80062d2:	6822      	ldr	r2, [r4, #0]
 80062d4:	07d1      	lsls	r1, r2, #31
 80062d6:	d501      	bpl.n	80062dc <_printf_float+0x12c>
 80062d8:	3301      	adds	r3, #1
 80062da:	6123      	str	r3, [r4, #16]
 80062dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d0a9      	beq.n	8006238 <_printf_float+0x88>
 80062e4:	232d      	movs	r3, #45	; 0x2d
 80062e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062ea:	e7a5      	b.n	8006238 <_printf_float+0x88>
 80062ec:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 80062f0:	f000 8178 	beq.w	80065e4 <_printf_float+0x434>
 80062f4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80062f8:	d1be      	bne.n	8006278 <_printf_float+0xc8>
 80062fa:	2900      	cmp	r1, #0
 80062fc:	d1bc      	bne.n	8006278 <_printf_float+0xc8>
 80062fe:	2101      	movs	r1, #1
 8006300:	e7b9      	b.n	8006276 <_printf_float+0xc6>
 8006302:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006306:	d119      	bne.n	800633c <_printf_float+0x18c>
 8006308:	2900      	cmp	r1, #0
 800630a:	6863      	ldr	r3, [r4, #4]
 800630c:	dd0c      	ble.n	8006328 <_printf_float+0x178>
 800630e:	6121      	str	r1, [r4, #16]
 8006310:	b913      	cbnz	r3, 8006318 <_printf_float+0x168>
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	07d2      	lsls	r2, r2, #31
 8006316:	d502      	bpl.n	800631e <_printf_float+0x16e>
 8006318:	3301      	adds	r3, #1
 800631a:	440b      	add	r3, r1
 800631c:	6123      	str	r3, [r4, #16]
 800631e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006320:	65a3      	str	r3, [r4, #88]	; 0x58
 8006322:	f04f 0a00 	mov.w	sl, #0
 8006326:	e7d9      	b.n	80062dc <_printf_float+0x12c>
 8006328:	b913      	cbnz	r3, 8006330 <_printf_float+0x180>
 800632a:	6822      	ldr	r2, [r4, #0]
 800632c:	07d0      	lsls	r0, r2, #31
 800632e:	d501      	bpl.n	8006334 <_printf_float+0x184>
 8006330:	3302      	adds	r3, #2
 8006332:	e7f3      	b.n	800631c <_printf_float+0x16c>
 8006334:	2301      	movs	r3, #1
 8006336:	e7f1      	b.n	800631c <_printf_float+0x16c>
 8006338:	f04f 0967 	mov.w	r9, #103	; 0x67
 800633c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006340:	4293      	cmp	r3, r2
 8006342:	db05      	blt.n	8006350 <_printf_float+0x1a0>
 8006344:	6822      	ldr	r2, [r4, #0]
 8006346:	6123      	str	r3, [r4, #16]
 8006348:	07d1      	lsls	r1, r2, #31
 800634a:	d5e8      	bpl.n	800631e <_printf_float+0x16e>
 800634c:	3301      	adds	r3, #1
 800634e:	e7e5      	b.n	800631c <_printf_float+0x16c>
 8006350:	2b00      	cmp	r3, #0
 8006352:	bfd4      	ite	le
 8006354:	f1c3 0302 	rsble	r3, r3, #2
 8006358:	2301      	movgt	r3, #1
 800635a:	4413      	add	r3, r2
 800635c:	e7de      	b.n	800631c <_printf_float+0x16c>
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	055a      	lsls	r2, r3, #21
 8006362:	d407      	bmi.n	8006374 <_printf_float+0x1c4>
 8006364:	6923      	ldr	r3, [r4, #16]
 8006366:	4642      	mov	r2, r8
 8006368:	4631      	mov	r1, r6
 800636a:	4628      	mov	r0, r5
 800636c:	47b8      	blx	r7
 800636e:	3001      	adds	r0, #1
 8006370:	d12a      	bne.n	80063c8 <_printf_float+0x218>
 8006372:	e76b      	b.n	800624c <_printf_float+0x9c>
 8006374:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006378:	f240 80de 	bls.w	8006538 <_printf_float+0x388>
 800637c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006380:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006388:	d133      	bne.n	80063f2 <_printf_float+0x242>
 800638a:	2301      	movs	r3, #1
 800638c:	4a42      	ldr	r2, [pc, #264]	; (8006498 <_printf_float+0x2e8>)
 800638e:	4631      	mov	r1, r6
 8006390:	4628      	mov	r0, r5
 8006392:	47b8      	blx	r7
 8006394:	3001      	adds	r0, #1
 8006396:	f43f af59 	beq.w	800624c <_printf_float+0x9c>
 800639a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800639e:	429a      	cmp	r2, r3
 80063a0:	db02      	blt.n	80063a8 <_printf_float+0x1f8>
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	07d8      	lsls	r0, r3, #31
 80063a6:	d50f      	bpl.n	80063c8 <_printf_float+0x218>
 80063a8:	9b05      	ldr	r3, [sp, #20]
 80063aa:	465a      	mov	r2, fp
 80063ac:	4631      	mov	r1, r6
 80063ae:	4628      	mov	r0, r5
 80063b0:	47b8      	blx	r7
 80063b2:	3001      	adds	r0, #1
 80063b4:	f43f af4a 	beq.w	800624c <_printf_float+0x9c>
 80063b8:	f04f 0800 	mov.w	r8, #0
 80063bc:	f104 091a 	add.w	r9, r4, #26
 80063c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063c2:	3b01      	subs	r3, #1
 80063c4:	4543      	cmp	r3, r8
 80063c6:	dc09      	bgt.n	80063dc <_printf_float+0x22c>
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	079b      	lsls	r3, r3, #30
 80063cc:	f100 8105 	bmi.w	80065da <_printf_float+0x42a>
 80063d0:	68e0      	ldr	r0, [r4, #12]
 80063d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063d4:	4298      	cmp	r0, r3
 80063d6:	bfb8      	it	lt
 80063d8:	4618      	movlt	r0, r3
 80063da:	e739      	b.n	8006250 <_printf_float+0xa0>
 80063dc:	2301      	movs	r3, #1
 80063de:	464a      	mov	r2, r9
 80063e0:	4631      	mov	r1, r6
 80063e2:	4628      	mov	r0, r5
 80063e4:	47b8      	blx	r7
 80063e6:	3001      	adds	r0, #1
 80063e8:	f43f af30 	beq.w	800624c <_printf_float+0x9c>
 80063ec:	f108 0801 	add.w	r8, r8, #1
 80063f0:	e7e6      	b.n	80063c0 <_printf_float+0x210>
 80063f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	dc2b      	bgt.n	8006450 <_printf_float+0x2a0>
 80063f8:	2301      	movs	r3, #1
 80063fa:	4a27      	ldr	r2, [pc, #156]	; (8006498 <_printf_float+0x2e8>)
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	f43f af22 	beq.w	800624c <_printf_float+0x9c>
 8006408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800640a:	b923      	cbnz	r3, 8006416 <_printf_float+0x266>
 800640c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800640e:	b913      	cbnz	r3, 8006416 <_printf_float+0x266>
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	07d9      	lsls	r1, r3, #31
 8006414:	d5d8      	bpl.n	80063c8 <_printf_float+0x218>
 8006416:	9b05      	ldr	r3, [sp, #20]
 8006418:	465a      	mov	r2, fp
 800641a:	4631      	mov	r1, r6
 800641c:	4628      	mov	r0, r5
 800641e:	47b8      	blx	r7
 8006420:	3001      	adds	r0, #1
 8006422:	f43f af13 	beq.w	800624c <_printf_float+0x9c>
 8006426:	f04f 0900 	mov.w	r9, #0
 800642a:	f104 0a1a 	add.w	sl, r4, #26
 800642e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006430:	425b      	negs	r3, r3
 8006432:	454b      	cmp	r3, r9
 8006434:	dc01      	bgt.n	800643a <_printf_float+0x28a>
 8006436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006438:	e795      	b.n	8006366 <_printf_float+0x1b6>
 800643a:	2301      	movs	r3, #1
 800643c:	4652      	mov	r2, sl
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	f43f af01 	beq.w	800624c <_printf_float+0x9c>
 800644a:	f109 0901 	add.w	r9, r9, #1
 800644e:	e7ee      	b.n	800642e <_printf_float+0x27e>
 8006450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006452:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006454:	429a      	cmp	r2, r3
 8006456:	bfa8      	it	ge
 8006458:	461a      	movge	r2, r3
 800645a:	2a00      	cmp	r2, #0
 800645c:	4691      	mov	r9, r2
 800645e:	dd07      	ble.n	8006470 <_printf_float+0x2c0>
 8006460:	4613      	mov	r3, r2
 8006462:	4631      	mov	r1, r6
 8006464:	4642      	mov	r2, r8
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	f43f aeee 	beq.w	800624c <_printf_float+0x9c>
 8006470:	f104 031a 	add.w	r3, r4, #26
 8006474:	f04f 0a00 	mov.w	sl, #0
 8006478:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800647c:	9307      	str	r3, [sp, #28]
 800647e:	e017      	b.n	80064b0 <_printf_float+0x300>
 8006480:	ffffffff 	.word	0xffffffff
 8006484:	7fefffff 	.word	0x7fefffff
 8006488:	080082bc 	.word	0x080082bc
 800648c:	080082b8 	.word	0x080082b8
 8006490:	080082c4 	.word	0x080082c4
 8006494:	080082c0 	.word	0x080082c0
 8006498:	080082c8 	.word	0x080082c8
 800649c:	2301      	movs	r3, #1
 800649e:	9a07      	ldr	r2, [sp, #28]
 80064a0:	4631      	mov	r1, r6
 80064a2:	4628      	mov	r0, r5
 80064a4:	47b8      	blx	r7
 80064a6:	3001      	adds	r0, #1
 80064a8:	f43f aed0 	beq.w	800624c <_printf_float+0x9c>
 80064ac:	f10a 0a01 	add.w	sl, sl, #1
 80064b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064b2:	9306      	str	r3, [sp, #24]
 80064b4:	eba3 0309 	sub.w	r3, r3, r9
 80064b8:	4553      	cmp	r3, sl
 80064ba:	dcef      	bgt.n	800649c <_printf_float+0x2ec>
 80064bc:	9b06      	ldr	r3, [sp, #24]
 80064be:	4498      	add	r8, r3
 80064c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064c4:	429a      	cmp	r2, r3
 80064c6:	db15      	blt.n	80064f4 <_printf_float+0x344>
 80064c8:	6823      	ldr	r3, [r4, #0]
 80064ca:	07da      	lsls	r2, r3, #31
 80064cc:	d412      	bmi.n	80064f4 <_printf_float+0x344>
 80064ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d0:	9a06      	ldr	r2, [sp, #24]
 80064d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064d4:	1a9a      	subs	r2, r3, r2
 80064d6:	eba3 0a01 	sub.w	sl, r3, r1
 80064da:	4592      	cmp	sl, r2
 80064dc:	bfa8      	it	ge
 80064de:	4692      	movge	sl, r2
 80064e0:	f1ba 0f00 	cmp.w	sl, #0
 80064e4:	dc0e      	bgt.n	8006504 <_printf_float+0x354>
 80064e6:	f04f 0800 	mov.w	r8, #0
 80064ea:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80064ee:	f104 091a 	add.w	r9, r4, #26
 80064f2:	e019      	b.n	8006528 <_printf_float+0x378>
 80064f4:	9b05      	ldr	r3, [sp, #20]
 80064f6:	465a      	mov	r2, fp
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	47b8      	blx	r7
 80064fe:	3001      	adds	r0, #1
 8006500:	d1e5      	bne.n	80064ce <_printf_float+0x31e>
 8006502:	e6a3      	b.n	800624c <_printf_float+0x9c>
 8006504:	4653      	mov	r3, sl
 8006506:	4642      	mov	r2, r8
 8006508:	4631      	mov	r1, r6
 800650a:	4628      	mov	r0, r5
 800650c:	47b8      	blx	r7
 800650e:	3001      	adds	r0, #1
 8006510:	d1e9      	bne.n	80064e6 <_printf_float+0x336>
 8006512:	e69b      	b.n	800624c <_printf_float+0x9c>
 8006514:	2301      	movs	r3, #1
 8006516:	464a      	mov	r2, r9
 8006518:	4631      	mov	r1, r6
 800651a:	4628      	mov	r0, r5
 800651c:	47b8      	blx	r7
 800651e:	3001      	adds	r0, #1
 8006520:	f43f ae94 	beq.w	800624c <_printf_float+0x9c>
 8006524:	f108 0801 	add.w	r8, r8, #1
 8006528:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800652c:	1a9b      	subs	r3, r3, r2
 800652e:	eba3 030a 	sub.w	r3, r3, sl
 8006532:	4543      	cmp	r3, r8
 8006534:	dcee      	bgt.n	8006514 <_printf_float+0x364>
 8006536:	e747      	b.n	80063c8 <_printf_float+0x218>
 8006538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800653a:	2a01      	cmp	r2, #1
 800653c:	dc01      	bgt.n	8006542 <_printf_float+0x392>
 800653e:	07db      	lsls	r3, r3, #31
 8006540:	d539      	bpl.n	80065b6 <_printf_float+0x406>
 8006542:	2301      	movs	r3, #1
 8006544:	4642      	mov	r2, r8
 8006546:	4631      	mov	r1, r6
 8006548:	4628      	mov	r0, r5
 800654a:	47b8      	blx	r7
 800654c:	3001      	adds	r0, #1
 800654e:	f43f ae7d 	beq.w	800624c <_printf_float+0x9c>
 8006552:	9b05      	ldr	r3, [sp, #20]
 8006554:	465a      	mov	r2, fp
 8006556:	4631      	mov	r1, r6
 8006558:	4628      	mov	r0, r5
 800655a:	47b8      	blx	r7
 800655c:	3001      	adds	r0, #1
 800655e:	f108 0801 	add.w	r8, r8, #1
 8006562:	f43f ae73 	beq.w	800624c <_printf_float+0x9c>
 8006566:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800656a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800656c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006574:	f103 33ff 	add.w	r3, r3, #4294967295
 8006578:	d018      	beq.n	80065ac <_printf_float+0x3fc>
 800657a:	4642      	mov	r2, r8
 800657c:	4631      	mov	r1, r6
 800657e:	4628      	mov	r0, r5
 8006580:	47b8      	blx	r7
 8006582:	3001      	adds	r0, #1
 8006584:	d10e      	bne.n	80065a4 <_printf_float+0x3f4>
 8006586:	e661      	b.n	800624c <_printf_float+0x9c>
 8006588:	2301      	movs	r3, #1
 800658a:	464a      	mov	r2, r9
 800658c:	4631      	mov	r1, r6
 800658e:	4628      	mov	r0, r5
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	f43f ae5a 	beq.w	800624c <_printf_float+0x9c>
 8006598:	f108 0801 	add.w	r8, r8, #1
 800659c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800659e:	3b01      	subs	r3, #1
 80065a0:	4543      	cmp	r3, r8
 80065a2:	dcf1      	bgt.n	8006588 <_printf_float+0x3d8>
 80065a4:	4653      	mov	r3, sl
 80065a6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065aa:	e6dd      	b.n	8006368 <_printf_float+0x1b8>
 80065ac:	f04f 0800 	mov.w	r8, #0
 80065b0:	f104 091a 	add.w	r9, r4, #26
 80065b4:	e7f2      	b.n	800659c <_printf_float+0x3ec>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e7df      	b.n	800657a <_printf_float+0x3ca>
 80065ba:	2301      	movs	r3, #1
 80065bc:	464a      	mov	r2, r9
 80065be:	4631      	mov	r1, r6
 80065c0:	4628      	mov	r0, r5
 80065c2:	47b8      	blx	r7
 80065c4:	3001      	adds	r0, #1
 80065c6:	f43f ae41 	beq.w	800624c <_printf_float+0x9c>
 80065ca:	f108 0801 	add.w	r8, r8, #1
 80065ce:	68e3      	ldr	r3, [r4, #12]
 80065d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80065d2:	1a9b      	subs	r3, r3, r2
 80065d4:	4543      	cmp	r3, r8
 80065d6:	dcf0      	bgt.n	80065ba <_printf_float+0x40a>
 80065d8:	e6fa      	b.n	80063d0 <_printf_float+0x220>
 80065da:	f04f 0800 	mov.w	r8, #0
 80065de:	f104 0919 	add.w	r9, r4, #25
 80065e2:	e7f4      	b.n	80065ce <_printf_float+0x41e>
 80065e4:	2900      	cmp	r1, #0
 80065e6:	f43f ae8a 	beq.w	80062fe <_printf_float+0x14e>
 80065ea:	f04f 0c00 	mov.w	ip, #0
 80065ee:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80065f2:	e9cd 0900 	strd	r0, r9, [sp]
 80065f6:	6022      	str	r2, [r4, #0]
 80065f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065fc:	4628      	mov	r0, r5
 80065fe:	f7ff fd4f 	bl	80060a0 <__cvt>
 8006602:	4680      	mov	r8, r0
 8006604:	e64a      	b.n	800629c <_printf_float+0xec>
 8006606:	bf00      	nop

08006608 <_printf_common>:
 8006608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800660c:	4691      	mov	r9, r2
 800660e:	461f      	mov	r7, r3
 8006610:	688a      	ldr	r2, [r1, #8]
 8006612:	690b      	ldr	r3, [r1, #16]
 8006614:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006618:	4293      	cmp	r3, r2
 800661a:	bfb8      	it	lt
 800661c:	4613      	movlt	r3, r2
 800661e:	f8c9 3000 	str.w	r3, [r9]
 8006622:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006626:	4606      	mov	r6, r0
 8006628:	460c      	mov	r4, r1
 800662a:	b112      	cbz	r2, 8006632 <_printf_common+0x2a>
 800662c:	3301      	adds	r3, #1
 800662e:	f8c9 3000 	str.w	r3, [r9]
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	0699      	lsls	r1, r3, #26
 8006636:	bf42      	ittt	mi
 8006638:	f8d9 3000 	ldrmi.w	r3, [r9]
 800663c:	3302      	addmi	r3, #2
 800663e:	f8c9 3000 	strmi.w	r3, [r9]
 8006642:	6825      	ldr	r5, [r4, #0]
 8006644:	f015 0506 	ands.w	r5, r5, #6
 8006648:	d107      	bne.n	800665a <_printf_common+0x52>
 800664a:	f104 0a19 	add.w	sl, r4, #25
 800664e:	68e3      	ldr	r3, [r4, #12]
 8006650:	f8d9 2000 	ldr.w	r2, [r9]
 8006654:	1a9b      	subs	r3, r3, r2
 8006656:	42ab      	cmp	r3, r5
 8006658:	dc28      	bgt.n	80066ac <_printf_common+0xa4>
 800665a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800665e:	6822      	ldr	r2, [r4, #0]
 8006660:	3300      	adds	r3, #0
 8006662:	bf18      	it	ne
 8006664:	2301      	movne	r3, #1
 8006666:	0692      	lsls	r2, r2, #26
 8006668:	d42d      	bmi.n	80066c6 <_printf_common+0xbe>
 800666a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800666e:	4639      	mov	r1, r7
 8006670:	4630      	mov	r0, r6
 8006672:	47c0      	blx	r8
 8006674:	3001      	adds	r0, #1
 8006676:	d020      	beq.n	80066ba <_printf_common+0xb2>
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	68e5      	ldr	r5, [r4, #12]
 800667c:	f8d9 2000 	ldr.w	r2, [r9]
 8006680:	f003 0306 	and.w	r3, r3, #6
 8006684:	2b04      	cmp	r3, #4
 8006686:	bf08      	it	eq
 8006688:	1aad      	subeq	r5, r5, r2
 800668a:	68a3      	ldr	r3, [r4, #8]
 800668c:	6922      	ldr	r2, [r4, #16]
 800668e:	bf0c      	ite	eq
 8006690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006694:	2500      	movne	r5, #0
 8006696:	4293      	cmp	r3, r2
 8006698:	bfc4      	itt	gt
 800669a:	1a9b      	subgt	r3, r3, r2
 800669c:	18ed      	addgt	r5, r5, r3
 800669e:	f04f 0900 	mov.w	r9, #0
 80066a2:	341a      	adds	r4, #26
 80066a4:	454d      	cmp	r5, r9
 80066a6:	d11a      	bne.n	80066de <_printf_common+0xd6>
 80066a8:	2000      	movs	r0, #0
 80066aa:	e008      	b.n	80066be <_printf_common+0xb6>
 80066ac:	2301      	movs	r3, #1
 80066ae:	4652      	mov	r2, sl
 80066b0:	4639      	mov	r1, r7
 80066b2:	4630      	mov	r0, r6
 80066b4:	47c0      	blx	r8
 80066b6:	3001      	adds	r0, #1
 80066b8:	d103      	bne.n	80066c2 <_printf_common+0xba>
 80066ba:	f04f 30ff 	mov.w	r0, #4294967295
 80066be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c2:	3501      	adds	r5, #1
 80066c4:	e7c3      	b.n	800664e <_printf_common+0x46>
 80066c6:	18e1      	adds	r1, r4, r3
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	2030      	movs	r0, #48	; 0x30
 80066cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066d0:	4422      	add	r2, r4
 80066d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066da:	3302      	adds	r3, #2
 80066dc:	e7c5      	b.n	800666a <_printf_common+0x62>
 80066de:	2301      	movs	r3, #1
 80066e0:	4622      	mov	r2, r4
 80066e2:	4639      	mov	r1, r7
 80066e4:	4630      	mov	r0, r6
 80066e6:	47c0      	blx	r8
 80066e8:	3001      	adds	r0, #1
 80066ea:	d0e6      	beq.n	80066ba <_printf_common+0xb2>
 80066ec:	f109 0901 	add.w	r9, r9, #1
 80066f0:	e7d8      	b.n	80066a4 <_printf_common+0x9c>
	...

080066f4 <_printf_i>:
 80066f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066f8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80066fc:	460c      	mov	r4, r1
 80066fe:	7e09      	ldrb	r1, [r1, #24]
 8006700:	b085      	sub	sp, #20
 8006702:	296e      	cmp	r1, #110	; 0x6e
 8006704:	4617      	mov	r7, r2
 8006706:	4606      	mov	r6, r0
 8006708:	4698      	mov	r8, r3
 800670a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800670c:	f000 80b3 	beq.w	8006876 <_printf_i+0x182>
 8006710:	d822      	bhi.n	8006758 <_printf_i+0x64>
 8006712:	2963      	cmp	r1, #99	; 0x63
 8006714:	d036      	beq.n	8006784 <_printf_i+0x90>
 8006716:	d80a      	bhi.n	800672e <_printf_i+0x3a>
 8006718:	2900      	cmp	r1, #0
 800671a:	f000 80b9 	beq.w	8006890 <_printf_i+0x19c>
 800671e:	2958      	cmp	r1, #88	; 0x58
 8006720:	f000 8083 	beq.w	800682a <_printf_i+0x136>
 8006724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006728:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800672c:	e032      	b.n	8006794 <_printf_i+0xa0>
 800672e:	2964      	cmp	r1, #100	; 0x64
 8006730:	d001      	beq.n	8006736 <_printf_i+0x42>
 8006732:	2969      	cmp	r1, #105	; 0x69
 8006734:	d1f6      	bne.n	8006724 <_printf_i+0x30>
 8006736:	6820      	ldr	r0, [r4, #0]
 8006738:	6813      	ldr	r3, [r2, #0]
 800673a:	0605      	lsls	r5, r0, #24
 800673c:	f103 0104 	add.w	r1, r3, #4
 8006740:	d52a      	bpl.n	8006798 <_printf_i+0xa4>
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6011      	str	r1, [r2, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	da03      	bge.n	8006752 <_printf_i+0x5e>
 800674a:	222d      	movs	r2, #45	; 0x2d
 800674c:	425b      	negs	r3, r3
 800674e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006752:	486f      	ldr	r0, [pc, #444]	; (8006910 <_printf_i+0x21c>)
 8006754:	220a      	movs	r2, #10
 8006756:	e039      	b.n	80067cc <_printf_i+0xd8>
 8006758:	2973      	cmp	r1, #115	; 0x73
 800675a:	f000 809d 	beq.w	8006898 <_printf_i+0x1a4>
 800675e:	d808      	bhi.n	8006772 <_printf_i+0x7e>
 8006760:	296f      	cmp	r1, #111	; 0x6f
 8006762:	d020      	beq.n	80067a6 <_printf_i+0xb2>
 8006764:	2970      	cmp	r1, #112	; 0x70
 8006766:	d1dd      	bne.n	8006724 <_printf_i+0x30>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	f043 0320 	orr.w	r3, r3, #32
 800676e:	6023      	str	r3, [r4, #0]
 8006770:	e003      	b.n	800677a <_printf_i+0x86>
 8006772:	2975      	cmp	r1, #117	; 0x75
 8006774:	d017      	beq.n	80067a6 <_printf_i+0xb2>
 8006776:	2978      	cmp	r1, #120	; 0x78
 8006778:	d1d4      	bne.n	8006724 <_printf_i+0x30>
 800677a:	2378      	movs	r3, #120	; 0x78
 800677c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006780:	4864      	ldr	r0, [pc, #400]	; (8006914 <_printf_i+0x220>)
 8006782:	e055      	b.n	8006830 <_printf_i+0x13c>
 8006784:	6813      	ldr	r3, [r2, #0]
 8006786:	1d19      	adds	r1, r3, #4
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6011      	str	r1, [r2, #0]
 800678c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006790:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006794:	2301      	movs	r3, #1
 8006796:	e08c      	b.n	80068b2 <_printf_i+0x1be>
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	6011      	str	r1, [r2, #0]
 800679c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067a0:	bf18      	it	ne
 80067a2:	b21b      	sxthne	r3, r3
 80067a4:	e7cf      	b.n	8006746 <_printf_i+0x52>
 80067a6:	6813      	ldr	r3, [r2, #0]
 80067a8:	6825      	ldr	r5, [r4, #0]
 80067aa:	1d18      	adds	r0, r3, #4
 80067ac:	6010      	str	r0, [r2, #0]
 80067ae:	0628      	lsls	r0, r5, #24
 80067b0:	d501      	bpl.n	80067b6 <_printf_i+0xc2>
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	e002      	b.n	80067bc <_printf_i+0xc8>
 80067b6:	0668      	lsls	r0, r5, #25
 80067b8:	d5fb      	bpl.n	80067b2 <_printf_i+0xbe>
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	4854      	ldr	r0, [pc, #336]	; (8006910 <_printf_i+0x21c>)
 80067be:	296f      	cmp	r1, #111	; 0x6f
 80067c0:	bf14      	ite	ne
 80067c2:	220a      	movne	r2, #10
 80067c4:	2208      	moveq	r2, #8
 80067c6:	2100      	movs	r1, #0
 80067c8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067cc:	6865      	ldr	r5, [r4, #4]
 80067ce:	60a5      	str	r5, [r4, #8]
 80067d0:	2d00      	cmp	r5, #0
 80067d2:	f2c0 8095 	blt.w	8006900 <_printf_i+0x20c>
 80067d6:	6821      	ldr	r1, [r4, #0]
 80067d8:	f021 0104 	bic.w	r1, r1, #4
 80067dc:	6021      	str	r1, [r4, #0]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d13d      	bne.n	800685e <_printf_i+0x16a>
 80067e2:	2d00      	cmp	r5, #0
 80067e4:	f040 808e 	bne.w	8006904 <_printf_i+0x210>
 80067e8:	4665      	mov	r5, ip
 80067ea:	2a08      	cmp	r2, #8
 80067ec:	d10b      	bne.n	8006806 <_printf_i+0x112>
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	07db      	lsls	r3, r3, #31
 80067f2:	d508      	bpl.n	8006806 <_printf_i+0x112>
 80067f4:	6923      	ldr	r3, [r4, #16]
 80067f6:	6862      	ldr	r2, [r4, #4]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	bfde      	ittt	le
 80067fc:	2330      	movle	r3, #48	; 0x30
 80067fe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006802:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006806:	ebac 0305 	sub.w	r3, ip, r5
 800680a:	6123      	str	r3, [r4, #16]
 800680c:	f8cd 8000 	str.w	r8, [sp]
 8006810:	463b      	mov	r3, r7
 8006812:	aa03      	add	r2, sp, #12
 8006814:	4621      	mov	r1, r4
 8006816:	4630      	mov	r0, r6
 8006818:	f7ff fef6 	bl	8006608 <_printf_common>
 800681c:	3001      	adds	r0, #1
 800681e:	d14d      	bne.n	80068bc <_printf_i+0x1c8>
 8006820:	f04f 30ff 	mov.w	r0, #4294967295
 8006824:	b005      	add	sp, #20
 8006826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800682a:	4839      	ldr	r0, [pc, #228]	; (8006910 <_printf_i+0x21c>)
 800682c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006830:	6813      	ldr	r3, [r2, #0]
 8006832:	6821      	ldr	r1, [r4, #0]
 8006834:	1d1d      	adds	r5, r3, #4
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6015      	str	r5, [r2, #0]
 800683a:	060a      	lsls	r2, r1, #24
 800683c:	d50b      	bpl.n	8006856 <_printf_i+0x162>
 800683e:	07ca      	lsls	r2, r1, #31
 8006840:	bf44      	itt	mi
 8006842:	f041 0120 	orrmi.w	r1, r1, #32
 8006846:	6021      	strmi	r1, [r4, #0]
 8006848:	b91b      	cbnz	r3, 8006852 <_printf_i+0x15e>
 800684a:	6822      	ldr	r2, [r4, #0]
 800684c:	f022 0220 	bic.w	r2, r2, #32
 8006850:	6022      	str	r2, [r4, #0]
 8006852:	2210      	movs	r2, #16
 8006854:	e7b7      	b.n	80067c6 <_printf_i+0xd2>
 8006856:	064d      	lsls	r5, r1, #25
 8006858:	bf48      	it	mi
 800685a:	b29b      	uxthmi	r3, r3
 800685c:	e7ef      	b.n	800683e <_printf_i+0x14a>
 800685e:	4665      	mov	r5, ip
 8006860:	fbb3 f1f2 	udiv	r1, r3, r2
 8006864:	fb02 3311 	mls	r3, r2, r1, r3
 8006868:	5cc3      	ldrb	r3, [r0, r3]
 800686a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800686e:	460b      	mov	r3, r1
 8006870:	2900      	cmp	r1, #0
 8006872:	d1f5      	bne.n	8006860 <_printf_i+0x16c>
 8006874:	e7b9      	b.n	80067ea <_printf_i+0xf6>
 8006876:	6813      	ldr	r3, [r2, #0]
 8006878:	6825      	ldr	r5, [r4, #0]
 800687a:	6961      	ldr	r1, [r4, #20]
 800687c:	1d18      	adds	r0, r3, #4
 800687e:	6010      	str	r0, [r2, #0]
 8006880:	0628      	lsls	r0, r5, #24
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	d501      	bpl.n	800688a <_printf_i+0x196>
 8006886:	6019      	str	r1, [r3, #0]
 8006888:	e002      	b.n	8006890 <_printf_i+0x19c>
 800688a:	066a      	lsls	r2, r5, #25
 800688c:	d5fb      	bpl.n	8006886 <_printf_i+0x192>
 800688e:	8019      	strh	r1, [r3, #0]
 8006890:	2300      	movs	r3, #0
 8006892:	6123      	str	r3, [r4, #16]
 8006894:	4665      	mov	r5, ip
 8006896:	e7b9      	b.n	800680c <_printf_i+0x118>
 8006898:	6813      	ldr	r3, [r2, #0]
 800689a:	1d19      	adds	r1, r3, #4
 800689c:	6011      	str	r1, [r2, #0]
 800689e:	681d      	ldr	r5, [r3, #0]
 80068a0:	6862      	ldr	r2, [r4, #4]
 80068a2:	2100      	movs	r1, #0
 80068a4:	4628      	mov	r0, r5
 80068a6:	f7f9 fcd3 	bl	8000250 <memchr>
 80068aa:	b108      	cbz	r0, 80068b0 <_printf_i+0x1bc>
 80068ac:	1b40      	subs	r0, r0, r5
 80068ae:	6060      	str	r0, [r4, #4]
 80068b0:	6863      	ldr	r3, [r4, #4]
 80068b2:	6123      	str	r3, [r4, #16]
 80068b4:	2300      	movs	r3, #0
 80068b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068ba:	e7a7      	b.n	800680c <_printf_i+0x118>
 80068bc:	6923      	ldr	r3, [r4, #16]
 80068be:	462a      	mov	r2, r5
 80068c0:	4639      	mov	r1, r7
 80068c2:	4630      	mov	r0, r6
 80068c4:	47c0      	blx	r8
 80068c6:	3001      	adds	r0, #1
 80068c8:	d0aa      	beq.n	8006820 <_printf_i+0x12c>
 80068ca:	6823      	ldr	r3, [r4, #0]
 80068cc:	079b      	lsls	r3, r3, #30
 80068ce:	d413      	bmi.n	80068f8 <_printf_i+0x204>
 80068d0:	68e0      	ldr	r0, [r4, #12]
 80068d2:	9b03      	ldr	r3, [sp, #12]
 80068d4:	4298      	cmp	r0, r3
 80068d6:	bfb8      	it	lt
 80068d8:	4618      	movlt	r0, r3
 80068da:	e7a3      	b.n	8006824 <_printf_i+0x130>
 80068dc:	2301      	movs	r3, #1
 80068de:	464a      	mov	r2, r9
 80068e0:	4639      	mov	r1, r7
 80068e2:	4630      	mov	r0, r6
 80068e4:	47c0      	blx	r8
 80068e6:	3001      	adds	r0, #1
 80068e8:	d09a      	beq.n	8006820 <_printf_i+0x12c>
 80068ea:	3501      	adds	r5, #1
 80068ec:	68e3      	ldr	r3, [r4, #12]
 80068ee:	9a03      	ldr	r2, [sp, #12]
 80068f0:	1a9b      	subs	r3, r3, r2
 80068f2:	42ab      	cmp	r3, r5
 80068f4:	dcf2      	bgt.n	80068dc <_printf_i+0x1e8>
 80068f6:	e7eb      	b.n	80068d0 <_printf_i+0x1dc>
 80068f8:	2500      	movs	r5, #0
 80068fa:	f104 0919 	add.w	r9, r4, #25
 80068fe:	e7f5      	b.n	80068ec <_printf_i+0x1f8>
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1ac      	bne.n	800685e <_printf_i+0x16a>
 8006904:	7803      	ldrb	r3, [r0, #0]
 8006906:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800690a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800690e:	e76c      	b.n	80067ea <_printf_i+0xf6>
 8006910:	080082ca 	.word	0x080082ca
 8006914:	080082db 	.word	0x080082db

08006918 <cleanup_glue>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	460c      	mov	r4, r1
 800691c:	6809      	ldr	r1, [r1, #0]
 800691e:	4605      	mov	r5, r0
 8006920:	b109      	cbz	r1, 8006926 <cleanup_glue+0xe>
 8006922:	f7ff fff9 	bl	8006918 <cleanup_glue>
 8006926:	4621      	mov	r1, r4
 8006928:	4628      	mov	r0, r5
 800692a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800692e:	f001 b98f 	b.w	8007c50 <_free_r>
	...

08006934 <_reclaim_reent>:
 8006934:	4b2c      	ldr	r3, [pc, #176]	; (80069e8 <_reclaim_reent+0xb4>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4283      	cmp	r3, r0
 800693a:	b570      	push	{r4, r5, r6, lr}
 800693c:	4604      	mov	r4, r0
 800693e:	d051      	beq.n	80069e4 <_reclaim_reent+0xb0>
 8006940:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006942:	b143      	cbz	r3, 8006956 <_reclaim_reent+0x22>
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d14a      	bne.n	80069e0 <_reclaim_reent+0xac>
 800694a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800694c:	6819      	ldr	r1, [r3, #0]
 800694e:	b111      	cbz	r1, 8006956 <_reclaim_reent+0x22>
 8006950:	4620      	mov	r0, r4
 8006952:	f001 f97d 	bl	8007c50 <_free_r>
 8006956:	6961      	ldr	r1, [r4, #20]
 8006958:	b111      	cbz	r1, 8006960 <_reclaim_reent+0x2c>
 800695a:	4620      	mov	r0, r4
 800695c:	f001 f978 	bl	8007c50 <_free_r>
 8006960:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006962:	b111      	cbz	r1, 800696a <_reclaim_reent+0x36>
 8006964:	4620      	mov	r0, r4
 8006966:	f001 f973 	bl	8007c50 <_free_r>
 800696a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800696c:	b111      	cbz	r1, 8006974 <_reclaim_reent+0x40>
 800696e:	4620      	mov	r0, r4
 8006970:	f001 f96e 	bl	8007c50 <_free_r>
 8006974:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006976:	b111      	cbz	r1, 800697e <_reclaim_reent+0x4a>
 8006978:	4620      	mov	r0, r4
 800697a:	f001 f969 	bl	8007c50 <_free_r>
 800697e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006980:	b111      	cbz	r1, 8006988 <_reclaim_reent+0x54>
 8006982:	4620      	mov	r0, r4
 8006984:	f001 f964 	bl	8007c50 <_free_r>
 8006988:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800698a:	b111      	cbz	r1, 8006992 <_reclaim_reent+0x5e>
 800698c:	4620      	mov	r0, r4
 800698e:	f001 f95f 	bl	8007c50 <_free_r>
 8006992:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006994:	b111      	cbz	r1, 800699c <_reclaim_reent+0x68>
 8006996:	4620      	mov	r0, r4
 8006998:	f001 f95a 	bl	8007c50 <_free_r>
 800699c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800699e:	b111      	cbz	r1, 80069a6 <_reclaim_reent+0x72>
 80069a0:	4620      	mov	r0, r4
 80069a2:	f001 f955 	bl	8007c50 <_free_r>
 80069a6:	69a3      	ldr	r3, [r4, #24]
 80069a8:	b1e3      	cbz	r3, 80069e4 <_reclaim_reent+0xb0>
 80069aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80069ac:	4620      	mov	r0, r4
 80069ae:	4798      	blx	r3
 80069b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80069b2:	b1b9      	cbz	r1, 80069e4 <_reclaim_reent+0xb0>
 80069b4:	4620      	mov	r0, r4
 80069b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80069ba:	f7ff bfad 	b.w	8006918 <cleanup_glue>
 80069be:	5949      	ldr	r1, [r1, r5]
 80069c0:	b941      	cbnz	r1, 80069d4 <_reclaim_reent+0xa0>
 80069c2:	3504      	adds	r5, #4
 80069c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069c6:	2d80      	cmp	r5, #128	; 0x80
 80069c8:	68d9      	ldr	r1, [r3, #12]
 80069ca:	d1f8      	bne.n	80069be <_reclaim_reent+0x8a>
 80069cc:	4620      	mov	r0, r4
 80069ce:	f001 f93f 	bl	8007c50 <_free_r>
 80069d2:	e7ba      	b.n	800694a <_reclaim_reent+0x16>
 80069d4:	680e      	ldr	r6, [r1, #0]
 80069d6:	4620      	mov	r0, r4
 80069d8:	f001 f93a 	bl	8007c50 <_free_r>
 80069dc:	4631      	mov	r1, r6
 80069de:	e7ef      	b.n	80069c0 <_reclaim_reent+0x8c>
 80069e0:	2500      	movs	r5, #0
 80069e2:	e7ef      	b.n	80069c4 <_reclaim_reent+0x90>
 80069e4:	bd70      	pop	{r4, r5, r6, pc}
 80069e6:	bf00      	nop
 80069e8:	2000003c 	.word	0x2000003c

080069ec <_sbrk_r>:
 80069ec:	b538      	push	{r3, r4, r5, lr}
 80069ee:	4c06      	ldr	r4, [pc, #24]	; (8006a08 <_sbrk_r+0x1c>)
 80069f0:	2300      	movs	r3, #0
 80069f2:	4605      	mov	r5, r0
 80069f4:	4608      	mov	r0, r1
 80069f6:	6023      	str	r3, [r4, #0]
 80069f8:	f7fa f92a 	bl	8000c50 <_sbrk>
 80069fc:	1c43      	adds	r3, r0, #1
 80069fe:	d102      	bne.n	8006a06 <_sbrk_r+0x1a>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	b103      	cbz	r3, 8006a06 <_sbrk_r+0x1a>
 8006a04:	602b      	str	r3, [r5, #0]
 8006a06:	bd38      	pop	{r3, r4, r5, pc}
 8006a08:	200207a0 	.word	0x200207a0

08006a0c <sniprintf>:
 8006a0c:	b40c      	push	{r2, r3}
 8006a0e:	b530      	push	{r4, r5, lr}
 8006a10:	4b17      	ldr	r3, [pc, #92]	; (8006a70 <sniprintf+0x64>)
 8006a12:	1e0c      	subs	r4, r1, #0
 8006a14:	b09d      	sub	sp, #116	; 0x74
 8006a16:	681d      	ldr	r5, [r3, #0]
 8006a18:	da08      	bge.n	8006a2c <sniprintf+0x20>
 8006a1a:	238b      	movs	r3, #139	; 0x8b
 8006a1c:	602b      	str	r3, [r5, #0]
 8006a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a22:	b01d      	add	sp, #116	; 0x74
 8006a24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a28:	b002      	add	sp, #8
 8006a2a:	4770      	bx	lr
 8006a2c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a34:	bf14      	ite	ne
 8006a36:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a3a:	4623      	moveq	r3, r4
 8006a3c:	9304      	str	r3, [sp, #16]
 8006a3e:	9307      	str	r3, [sp, #28]
 8006a40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a44:	9002      	str	r0, [sp, #8]
 8006a46:	9006      	str	r0, [sp, #24]
 8006a48:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a4c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006a4e:	ab21      	add	r3, sp, #132	; 0x84
 8006a50:	a902      	add	r1, sp, #8
 8006a52:	4628      	mov	r0, r5
 8006a54:	9301      	str	r3, [sp, #4]
 8006a56:	f001 f9a3 	bl	8007da0 <_svfiprintf_r>
 8006a5a:	1c43      	adds	r3, r0, #1
 8006a5c:	bfbc      	itt	lt
 8006a5e:	238b      	movlt	r3, #139	; 0x8b
 8006a60:	602b      	strlt	r3, [r5, #0]
 8006a62:	2c00      	cmp	r4, #0
 8006a64:	d0dd      	beq.n	8006a22 <sniprintf+0x16>
 8006a66:	9b02      	ldr	r3, [sp, #8]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	701a      	strb	r2, [r3, #0]
 8006a6c:	e7d9      	b.n	8006a22 <sniprintf+0x16>
 8006a6e:	bf00      	nop
 8006a70:	2000003c 	.word	0x2000003c

08006a74 <quorem>:
 8006a74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a78:	6903      	ldr	r3, [r0, #16]
 8006a7a:	690c      	ldr	r4, [r1, #16]
 8006a7c:	42a3      	cmp	r3, r4
 8006a7e:	4680      	mov	r8, r0
 8006a80:	f2c0 8082 	blt.w	8006b88 <quorem+0x114>
 8006a84:	3c01      	subs	r4, #1
 8006a86:	f101 0714 	add.w	r7, r1, #20
 8006a8a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006a8e:	f100 0614 	add.w	r6, r0, #20
 8006a92:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006a96:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006a9a:	eb06 030c 	add.w	r3, r6, ip
 8006a9e:	3501      	adds	r5, #1
 8006aa0:	eb07 090c 	add.w	r9, r7, ip
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	fbb0 f5f5 	udiv	r5, r0, r5
 8006aaa:	b395      	cbz	r5, 8006b12 <quorem+0x9e>
 8006aac:	f04f 0a00 	mov.w	sl, #0
 8006ab0:	4638      	mov	r0, r7
 8006ab2:	46b6      	mov	lr, r6
 8006ab4:	46d3      	mov	fp, sl
 8006ab6:	f850 2b04 	ldr.w	r2, [r0], #4
 8006aba:	b293      	uxth	r3, r2
 8006abc:	fb05 a303 	mla	r3, r5, r3, sl
 8006ac0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	ebab 0303 	sub.w	r3, fp, r3
 8006aca:	0c12      	lsrs	r2, r2, #16
 8006acc:	f8de b000 	ldr.w	fp, [lr]
 8006ad0:	fb05 a202 	mla	r2, r5, r2, sl
 8006ad4:	fa13 f38b 	uxtah	r3, r3, fp
 8006ad8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006adc:	fa1f fb82 	uxth.w	fp, r2
 8006ae0:	f8de 2000 	ldr.w	r2, [lr]
 8006ae4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006ae8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006af2:	4581      	cmp	r9, r0
 8006af4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006af8:	f84e 3b04 	str.w	r3, [lr], #4
 8006afc:	d2db      	bcs.n	8006ab6 <quorem+0x42>
 8006afe:	f856 300c 	ldr.w	r3, [r6, ip]
 8006b02:	b933      	cbnz	r3, 8006b12 <quorem+0x9e>
 8006b04:	9b01      	ldr	r3, [sp, #4]
 8006b06:	3b04      	subs	r3, #4
 8006b08:	429e      	cmp	r6, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	d330      	bcc.n	8006b70 <quorem+0xfc>
 8006b0e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b12:	4640      	mov	r0, r8
 8006b14:	f000 ffc8 	bl	8007aa8 <__mcmp>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	db25      	blt.n	8006b68 <quorem+0xf4>
 8006b1c:	3501      	adds	r5, #1
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f04f 0c00 	mov.w	ip, #0
 8006b24:	f857 2b04 	ldr.w	r2, [r7], #4
 8006b28:	f8d0 e000 	ldr.w	lr, [r0]
 8006b2c:	b293      	uxth	r3, r2
 8006b2e:	ebac 0303 	sub.w	r3, ip, r3
 8006b32:	0c12      	lsrs	r2, r2, #16
 8006b34:	fa13 f38e 	uxtah	r3, r3, lr
 8006b38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b46:	45b9      	cmp	r9, r7
 8006b48:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b4c:	f840 3b04 	str.w	r3, [r0], #4
 8006b50:	d2e8      	bcs.n	8006b24 <quorem+0xb0>
 8006b52:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006b56:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006b5a:	b92a      	cbnz	r2, 8006b68 <quorem+0xf4>
 8006b5c:	3b04      	subs	r3, #4
 8006b5e:	429e      	cmp	r6, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	d30b      	bcc.n	8006b7c <quorem+0x108>
 8006b64:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b68:	4628      	mov	r0, r5
 8006b6a:	b003      	add	sp, #12
 8006b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b70:	6812      	ldr	r2, [r2, #0]
 8006b72:	3b04      	subs	r3, #4
 8006b74:	2a00      	cmp	r2, #0
 8006b76:	d1ca      	bne.n	8006b0e <quorem+0x9a>
 8006b78:	3c01      	subs	r4, #1
 8006b7a:	e7c5      	b.n	8006b08 <quorem+0x94>
 8006b7c:	6812      	ldr	r2, [r2, #0]
 8006b7e:	3b04      	subs	r3, #4
 8006b80:	2a00      	cmp	r2, #0
 8006b82:	d1ef      	bne.n	8006b64 <quorem+0xf0>
 8006b84:	3c01      	subs	r4, #1
 8006b86:	e7ea      	b.n	8006b5e <quorem+0xea>
 8006b88:	2000      	movs	r0, #0
 8006b8a:	e7ee      	b.n	8006b6a <quorem+0xf6>
 8006b8c:	0000      	movs	r0, r0
	...

08006b90 <_dtoa_r>:
 8006b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b94:	ec57 6b10 	vmov	r6, r7, d0
 8006b98:	b095      	sub	sp, #84	; 0x54
 8006b9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006b9c:	9108      	str	r1, [sp, #32]
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ba2:	9311      	str	r3, [sp, #68]	; 0x44
 8006ba4:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8006ba8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006bac:	b93d      	cbnz	r5, 8006bbe <_dtoa_r+0x2e>
 8006bae:	2010      	movs	r0, #16
 8006bb0:	f000 fd48 	bl	8007644 <malloc>
 8006bb4:	6260      	str	r0, [r4, #36]	; 0x24
 8006bb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006bba:	6005      	str	r5, [r0, #0]
 8006bbc:	60c5      	str	r5, [r0, #12]
 8006bbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bc0:	6819      	ldr	r1, [r3, #0]
 8006bc2:	b151      	cbz	r1, 8006bda <_dtoa_r+0x4a>
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	604a      	str	r2, [r1, #4]
 8006bc8:	2301      	movs	r3, #1
 8006bca:	4093      	lsls	r3, r2
 8006bcc:	608b      	str	r3, [r1, #8]
 8006bce:	4620      	mov	r0, r4
 8006bd0:	f000 fd88 	bl	80076e4 <_Bfree>
 8006bd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	1e3b      	subs	r3, r7, #0
 8006bdc:	bfb9      	ittee	lt
 8006bde:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006be2:	9303      	strlt	r3, [sp, #12]
 8006be4:	2300      	movge	r3, #0
 8006be6:	f8c8 3000 	strge.w	r3, [r8]
 8006bea:	9d03      	ldr	r5, [sp, #12]
 8006bec:	4bac      	ldr	r3, [pc, #688]	; (8006ea0 <_dtoa_r+0x310>)
 8006bee:	bfbc      	itt	lt
 8006bf0:	2201      	movlt	r2, #1
 8006bf2:	f8c8 2000 	strlt.w	r2, [r8]
 8006bf6:	43ab      	bics	r3, r5
 8006bf8:	d11b      	bne.n	8006c32 <_dtoa_r+0xa2>
 8006bfa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006bfc:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c00:	6013      	str	r3, [r2, #0]
 8006c02:	9b02      	ldr	r3, [sp, #8]
 8006c04:	b923      	cbnz	r3, 8006c10 <_dtoa_r+0x80>
 8006c06:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8006c0a:	2d00      	cmp	r5, #0
 8006c0c:	f000 84dd 	beq.w	80075ca <_dtoa_r+0xa3a>
 8006c10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c12:	b953      	cbnz	r3, 8006c2a <_dtoa_r+0x9a>
 8006c14:	4ba3      	ldr	r3, [pc, #652]	; (8006ea4 <_dtoa_r+0x314>)
 8006c16:	e020      	b.n	8006c5a <_dtoa_r+0xca>
 8006c18:	4ba3      	ldr	r3, [pc, #652]	; (8006ea8 <_dtoa_r+0x318>)
 8006c1a:	9304      	str	r3, [sp, #16]
 8006c1c:	3308      	adds	r3, #8
 8006c1e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006c20:	6013      	str	r3, [r2, #0]
 8006c22:	9804      	ldr	r0, [sp, #16]
 8006c24:	b015      	add	sp, #84	; 0x54
 8006c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2a:	4b9e      	ldr	r3, [pc, #632]	; (8006ea4 <_dtoa_r+0x314>)
 8006c2c:	9304      	str	r3, [sp, #16]
 8006c2e:	3303      	adds	r3, #3
 8006c30:	e7f5      	b.n	8006c1e <_dtoa_r+0x8e>
 8006c32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c36:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c3e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006c42:	d10c      	bne.n	8006c5e <_dtoa_r+0xce>
 8006c44:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c46:	2301      	movs	r3, #1
 8006c48:	6013      	str	r3, [r2, #0]
 8006c4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f000 84b9 	beq.w	80075c4 <_dtoa_r+0xa34>
 8006c52:	4b96      	ldr	r3, [pc, #600]	; (8006eac <_dtoa_r+0x31c>)
 8006c54:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006c56:	6013      	str	r3, [r2, #0]
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	9304      	str	r3, [sp, #16]
 8006c5c:	e7e1      	b.n	8006c22 <_dtoa_r+0x92>
 8006c5e:	a913      	add	r1, sp, #76	; 0x4c
 8006c60:	aa12      	add	r2, sp, #72	; 0x48
 8006c62:	ed9d 0b04 	vldr	d0, [sp, #16]
 8006c66:	4620      	mov	r0, r4
 8006c68:	f000 ff95 	bl	8007b96 <__d2b>
 8006c6c:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8006c70:	9001      	str	r0, [sp, #4]
 8006c72:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006c74:	2e00      	cmp	r6, #0
 8006c76:	d046      	beq.n	8006d06 <_dtoa_r+0x176>
 8006c78:	9805      	ldr	r0, [sp, #20]
 8006c7a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8006c7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c82:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8006c86:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006c8a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8006c8e:	2700      	movs	r7, #0
 8006c90:	ee07 aa90 	vmov	s15, sl
 8006c94:	ec43 2b16 	vmov	d6, r2, r3
 8006c98:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8006c9c:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8006e88 <_dtoa_r+0x2f8>
 8006ca0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8006ca4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006ca8:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8006e90 <_dtoa_r+0x300>
 8006cac:	eea7 6b04 	vfma.f64	d6, d7, d4
 8006cb0:	eeb0 7b46 	vmov.f64	d7, d6
 8006cb4:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8006e98 <_dtoa_r+0x308>
 8006cb8:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006cbc:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006cc0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cc8:	ee16 ba90 	vmov	fp, s13
 8006ccc:	d508      	bpl.n	8006ce0 <_dtoa_r+0x150>
 8006cce:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006cd2:	eeb4 6b47 	vcmp.f64	d6, d7
 8006cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cda:	bf18      	it	ne
 8006cdc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8006ce0:	f1bb 0f16 	cmp.w	fp, #22
 8006ce4:	d834      	bhi.n	8006d50 <_dtoa_r+0x1c0>
 8006ce6:	4b72      	ldr	r3, [pc, #456]	; (8006eb0 <_dtoa_r+0x320>)
 8006ce8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006cec:	ed93 7b00 	vldr	d7, [r3]
 8006cf0:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006cf4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cfc:	dd01      	ble.n	8006d02 <_dtoa_r+0x172>
 8006cfe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d02:	2300      	movs	r3, #0
 8006d04:	e025      	b.n	8006d52 <_dtoa_r+0x1c2>
 8006d06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d08:	eb01 0a03 	add.w	sl, r1, r3
 8006d0c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8006d10:	2b20      	cmp	r3, #32
 8006d12:	dd17      	ble.n	8006d44 <_dtoa_r+0x1b4>
 8006d14:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006d18:	9a02      	ldr	r2, [sp, #8]
 8006d1a:	409d      	lsls	r5, r3
 8006d1c:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8006d20:	fa22 f303 	lsr.w	r3, r2, r3
 8006d24:	432b      	orrs	r3, r5
 8006d26:	ee07 3a90 	vmov	s15, r3
 8006d2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006d2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d32:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006d36:	9805      	ldr	r0, [sp, #20]
 8006d38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d3c:	2701      	movs	r7, #1
 8006d3e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8006d42:	e7a5      	b.n	8006c90 <_dtoa_r+0x100>
 8006d44:	9a02      	ldr	r2, [sp, #8]
 8006d46:	f1c3 0320 	rsb	r3, r3, #32
 8006d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4e:	e7ea      	b.n	8006d26 <_dtoa_r+0x196>
 8006d50:	2301      	movs	r3, #1
 8006d52:	eba1 0a0a 	sub.w	sl, r1, sl
 8006d56:	9310      	str	r3, [sp, #64]	; 0x40
 8006d58:	f1ba 0301 	subs.w	r3, sl, #1
 8006d5c:	9307      	str	r3, [sp, #28]
 8006d5e:	bf43      	ittte	mi
 8006d60:	2300      	movmi	r3, #0
 8006d62:	f1ca 0a01 	rsbmi	sl, sl, #1
 8006d66:	9307      	strmi	r3, [sp, #28]
 8006d68:	f04f 0a00 	movpl.w	sl, #0
 8006d6c:	f1bb 0f00 	cmp.w	fp, #0
 8006d70:	db19      	blt.n	8006da6 <_dtoa_r+0x216>
 8006d72:	9b07      	ldr	r3, [sp, #28]
 8006d74:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006d78:	445b      	add	r3, fp
 8006d7a:	9307      	str	r3, [sp, #28]
 8006d7c:	f04f 0800 	mov.w	r8, #0
 8006d80:	9b08      	ldr	r3, [sp, #32]
 8006d82:	2b09      	cmp	r3, #9
 8006d84:	d866      	bhi.n	8006e54 <_dtoa_r+0x2c4>
 8006d86:	2b05      	cmp	r3, #5
 8006d88:	bfc4      	itt	gt
 8006d8a:	3b04      	subgt	r3, #4
 8006d8c:	9308      	strgt	r3, [sp, #32]
 8006d8e:	9b08      	ldr	r3, [sp, #32]
 8006d90:	f1a3 0302 	sub.w	r3, r3, #2
 8006d94:	bfcc      	ite	gt
 8006d96:	2500      	movgt	r5, #0
 8006d98:	2501      	movle	r5, #1
 8006d9a:	2b03      	cmp	r3, #3
 8006d9c:	d866      	bhi.n	8006e6c <_dtoa_r+0x2dc>
 8006d9e:	e8df f003 	tbb	[pc, r3]
 8006da2:	5755      	.short	0x5755
 8006da4:	4909      	.short	0x4909
 8006da6:	2300      	movs	r3, #0
 8006da8:	ebaa 0a0b 	sub.w	sl, sl, fp
 8006dac:	f1cb 0800 	rsb	r8, fp, #0
 8006db0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006db2:	e7e5      	b.n	8006d80 <_dtoa_r+0x1f0>
 8006db4:	2301      	movs	r3, #1
 8006db6:	9309      	str	r3, [sp, #36]	; 0x24
 8006db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	dd59      	ble.n	8006e72 <_dtoa_r+0x2e2>
 8006dbe:	9306      	str	r3, [sp, #24]
 8006dc0:	4699      	mov	r9, r3
 8006dc2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	6072      	str	r2, [r6, #4]
 8006dc8:	2204      	movs	r2, #4
 8006dca:	f102 0014 	add.w	r0, r2, #20
 8006dce:	4298      	cmp	r0, r3
 8006dd0:	6871      	ldr	r1, [r6, #4]
 8006dd2:	d953      	bls.n	8006e7c <_dtoa_r+0x2ec>
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f000 fc51 	bl	800767c <_Balloc>
 8006dda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ddc:	6030      	str	r0, [r6, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	9304      	str	r3, [sp, #16]
 8006de2:	f1b9 0f0e 	cmp.w	r9, #14
 8006de6:	f200 80c2 	bhi.w	8006f6e <_dtoa_r+0x3de>
 8006dea:	2d00      	cmp	r5, #0
 8006dec:	f000 80bf 	beq.w	8006f6e <_dtoa_r+0x3de>
 8006df0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006df4:	f1bb 0f00 	cmp.w	fp, #0
 8006df8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006dfc:	f340 80e6 	ble.w	8006fcc <_dtoa_r+0x43c>
 8006e00:	4a2b      	ldr	r2, [pc, #172]	; (8006eb0 <_dtoa_r+0x320>)
 8006e02:	f00b 030f 	and.w	r3, fp, #15
 8006e06:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e0a:	ed93 7b00 	vldr	d7, [r3]
 8006e0e:	ea4f 132b 	mov.w	r3, fp, asr #4
 8006e12:	06da      	lsls	r2, r3, #27
 8006e14:	f140 80d8 	bpl.w	8006fc8 <_dtoa_r+0x438>
 8006e18:	4a26      	ldr	r2, [pc, #152]	; (8006eb4 <_dtoa_r+0x324>)
 8006e1a:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8006e1e:	ed92 6b08 	vldr	d6, [r2, #32]
 8006e22:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8006e26:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006e2a:	f003 030f 	and.w	r3, r3, #15
 8006e2e:	2203      	movs	r2, #3
 8006e30:	4920      	ldr	r1, [pc, #128]	; (8006eb4 <_dtoa_r+0x324>)
 8006e32:	e04a      	b.n	8006eca <_dtoa_r+0x33a>
 8006e34:	2301      	movs	r3, #1
 8006e36:	9309      	str	r3, [sp, #36]	; 0x24
 8006e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e3a:	445b      	add	r3, fp
 8006e3c:	f103 0901 	add.w	r9, r3, #1
 8006e40:	9306      	str	r3, [sp, #24]
 8006e42:	464b      	mov	r3, r9
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	bfb8      	it	lt
 8006e48:	2301      	movlt	r3, #1
 8006e4a:	e7ba      	b.n	8006dc2 <_dtoa_r+0x232>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	e7b2      	b.n	8006db6 <_dtoa_r+0x226>
 8006e50:	2300      	movs	r3, #0
 8006e52:	e7f0      	b.n	8006e36 <_dtoa_r+0x2a6>
 8006e54:	2501      	movs	r5, #1
 8006e56:	2300      	movs	r3, #0
 8006e58:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8006e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e60:	9306      	str	r3, [sp, #24]
 8006e62:	4699      	mov	r9, r3
 8006e64:	2200      	movs	r2, #0
 8006e66:	2312      	movs	r3, #18
 8006e68:	920a      	str	r2, [sp, #40]	; 0x28
 8006e6a:	e7aa      	b.n	8006dc2 <_dtoa_r+0x232>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e70:	e7f4      	b.n	8006e5c <_dtoa_r+0x2cc>
 8006e72:	2301      	movs	r3, #1
 8006e74:	9306      	str	r3, [sp, #24]
 8006e76:	4699      	mov	r9, r3
 8006e78:	461a      	mov	r2, r3
 8006e7a:	e7f5      	b.n	8006e68 <_dtoa_r+0x2d8>
 8006e7c:	3101      	adds	r1, #1
 8006e7e:	6071      	str	r1, [r6, #4]
 8006e80:	0052      	lsls	r2, r2, #1
 8006e82:	e7a2      	b.n	8006dca <_dtoa_r+0x23a>
 8006e84:	f3af 8000 	nop.w
 8006e88:	636f4361 	.word	0x636f4361
 8006e8c:	3fd287a7 	.word	0x3fd287a7
 8006e90:	8b60c8b3 	.word	0x8b60c8b3
 8006e94:	3fc68a28 	.word	0x3fc68a28
 8006e98:	509f79fb 	.word	0x509f79fb
 8006e9c:	3fd34413 	.word	0x3fd34413
 8006ea0:	7ff00000 	.word	0x7ff00000
 8006ea4:	080082f5 	.word	0x080082f5
 8006ea8:	080082ec 	.word	0x080082ec
 8006eac:	080082c9 	.word	0x080082c9
 8006eb0:	08008330 	.word	0x08008330
 8006eb4:	08008308 	.word	0x08008308
 8006eb8:	07de      	lsls	r6, r3, #31
 8006eba:	d504      	bpl.n	8006ec6 <_dtoa_r+0x336>
 8006ebc:	ed91 6b00 	vldr	d6, [r1]
 8006ec0:	3201      	adds	r2, #1
 8006ec2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ec6:	105b      	asrs	r3, r3, #1
 8006ec8:	3108      	adds	r1, #8
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1f4      	bne.n	8006eb8 <_dtoa_r+0x328>
 8006ece:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006ed2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006ed6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006eda:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	f000 80a7 	beq.w	8007030 <_dtoa_r+0x4a0>
 8006ee2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006ee6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006eea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ef2:	f140 809d 	bpl.w	8007030 <_dtoa_r+0x4a0>
 8006ef6:	f1b9 0f00 	cmp.w	r9, #0
 8006efa:	f000 8099 	beq.w	8007030 <_dtoa_r+0x4a0>
 8006efe:	9b06      	ldr	r3, [sp, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	dd30      	ble.n	8006f66 <_dtoa_r+0x3d6>
 8006f04:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006f08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006f10:	9d06      	ldr	r5, [sp, #24]
 8006f12:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006f16:	3201      	adds	r2, #1
 8006f18:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006f1c:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006f20:	ee07 2a90 	vmov	s15, r2
 8006f24:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006f28:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006f2c:	ed8d 5b02 	vstr	d5, [sp, #8]
 8006f30:	9a03      	ldr	r2, [sp, #12]
 8006f32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f36:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8006f3a:	2d00      	cmp	r5, #0
 8006f3c:	d17b      	bne.n	8007036 <_dtoa_r+0x4a6>
 8006f3e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006f42:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006f46:	ec41 0b17 	vmov	d7, r0, r1
 8006f4a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f52:	f300 8253 	bgt.w	80073fc <_dtoa_r+0x86c>
 8006f56:	eeb1 7b47 	vneg.f64	d7, d7
 8006f5a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f62:	f100 8249 	bmi.w	80073f8 <_dtoa_r+0x868>
 8006f66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006f6a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f6e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f2c0 8119 	blt.w	80071a8 <_dtoa_r+0x618>
 8006f76:	f1bb 0f0e 	cmp.w	fp, #14
 8006f7a:	f300 8115 	bgt.w	80071a8 <_dtoa_r+0x618>
 8006f7e:	4bc3      	ldr	r3, [pc, #780]	; (800728c <_dtoa_r+0x6fc>)
 8006f80:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006f84:	ed93 6b00 	vldr	d6, [r3]
 8006f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f280 80ba 	bge.w	8007104 <_dtoa_r+0x574>
 8006f90:	f1b9 0f00 	cmp.w	r9, #0
 8006f94:	f300 80b6 	bgt.w	8007104 <_dtoa_r+0x574>
 8006f98:	f040 822d 	bne.w	80073f6 <_dtoa_r+0x866>
 8006f9c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006fa0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006fa4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fa8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fb0:	464d      	mov	r5, r9
 8006fb2:	464f      	mov	r7, r9
 8006fb4:	f280 8204 	bge.w	80073c0 <_dtoa_r+0x830>
 8006fb8:	9b04      	ldr	r3, [sp, #16]
 8006fba:	9a04      	ldr	r2, [sp, #16]
 8006fbc:	1c5e      	adds	r6, r3, #1
 8006fbe:	2331      	movs	r3, #49	; 0x31
 8006fc0:	7013      	strb	r3, [r2, #0]
 8006fc2:	f10b 0b01 	add.w	fp, fp, #1
 8006fc6:	e1ff      	b.n	80073c8 <_dtoa_r+0x838>
 8006fc8:	2202      	movs	r2, #2
 8006fca:	e731      	b.n	8006e30 <_dtoa_r+0x2a0>
 8006fcc:	d02e      	beq.n	800702c <_dtoa_r+0x49c>
 8006fce:	f1cb 0300 	rsb	r3, fp, #0
 8006fd2:	4aae      	ldr	r2, [pc, #696]	; (800728c <_dtoa_r+0x6fc>)
 8006fd4:	f003 010f 	and.w	r1, r3, #15
 8006fd8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006fdc:	ed92 7b00 	vldr	d7, [r2]
 8006fe0:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8006fe4:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006fe8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006fec:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8006ff0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006ff4:	49a6      	ldr	r1, [pc, #664]	; (8007290 <_dtoa_r+0x700>)
 8006ff6:	111b      	asrs	r3, r3, #4
 8006ff8:	2000      	movs	r0, #0
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	b93b      	cbnz	r3, 800700e <_dtoa_r+0x47e>
 8006ffe:	2800      	cmp	r0, #0
 8007000:	f43f af6b 	beq.w	8006eda <_dtoa_r+0x34a>
 8007004:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007008:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800700c:	e765      	b.n	8006eda <_dtoa_r+0x34a>
 800700e:	07dd      	lsls	r5, r3, #31
 8007010:	d509      	bpl.n	8007026 <_dtoa_r+0x496>
 8007012:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8007016:	ed91 7b00 	vldr	d7, [r1]
 800701a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800701e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007022:	3201      	adds	r2, #1
 8007024:	2001      	movs	r0, #1
 8007026:	105b      	asrs	r3, r3, #1
 8007028:	3108      	adds	r1, #8
 800702a:	e7e7      	b.n	8006ffc <_dtoa_r+0x46c>
 800702c:	2202      	movs	r2, #2
 800702e:	e754      	b.n	8006eda <_dtoa_r+0x34a>
 8007030:	465b      	mov	r3, fp
 8007032:	464d      	mov	r5, r9
 8007034:	e770      	b.n	8006f18 <_dtoa_r+0x388>
 8007036:	4a95      	ldr	r2, [pc, #596]	; (800728c <_dtoa_r+0x6fc>)
 8007038:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800703c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007040:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007042:	ec41 0b17 	vmov	d7, r0, r1
 8007046:	b35a      	cbz	r2, 80070a0 <_dtoa_r+0x510>
 8007048:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800704c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007050:	9e04      	ldr	r6, [sp, #16]
 8007052:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007056:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800705a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800705e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007062:	ee14 2a90 	vmov	r2, s9
 8007066:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800706a:	3230      	adds	r2, #48	; 0x30
 800706c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007070:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007078:	f806 2b01 	strb.w	r2, [r6], #1
 800707c:	d43b      	bmi.n	80070f6 <_dtoa_r+0x566>
 800707e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007082:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800708a:	d472      	bmi.n	8007172 <_dtoa_r+0x5e2>
 800708c:	9a04      	ldr	r2, [sp, #16]
 800708e:	1ab2      	subs	r2, r6, r2
 8007090:	4295      	cmp	r5, r2
 8007092:	f77f af68 	ble.w	8006f66 <_dtoa_r+0x3d6>
 8007096:	ee27 7b03 	vmul.f64	d7, d7, d3
 800709a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800709e:	e7de      	b.n	800705e <_dtoa_r+0x4ce>
 80070a0:	9a04      	ldr	r2, [sp, #16]
 80070a2:	ee24 7b07 	vmul.f64	d7, d4, d7
 80070a6:	1956      	adds	r6, r2, r5
 80070a8:	4611      	mov	r1, r2
 80070aa:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80070ae:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80070b2:	ee14 2a90 	vmov	r2, s9
 80070b6:	3230      	adds	r2, #48	; 0x30
 80070b8:	f801 2b01 	strb.w	r2, [r1], #1
 80070bc:	42b1      	cmp	r1, r6
 80070be:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80070c2:	ee36 6b45 	vsub.f64	d6, d6, d5
 80070c6:	d11a      	bne.n	80070fe <_dtoa_r+0x56e>
 80070c8:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80070cc:	ee37 4b05 	vadd.f64	d4, d7, d5
 80070d0:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80070d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070d8:	dc4b      	bgt.n	8007172 <_dtoa_r+0x5e2>
 80070da:	ee35 7b47 	vsub.f64	d7, d5, d7
 80070de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80070e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070e6:	f57f af3e 	bpl.w	8006f66 <_dtoa_r+0x3d6>
 80070ea:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80070ee:	2a30      	cmp	r2, #48	; 0x30
 80070f0:	f106 31ff 	add.w	r1, r6, #4294967295
 80070f4:	d001      	beq.n	80070fa <_dtoa_r+0x56a>
 80070f6:	469b      	mov	fp, r3
 80070f8:	e02a      	b.n	8007150 <_dtoa_r+0x5c0>
 80070fa:	460e      	mov	r6, r1
 80070fc:	e7f5      	b.n	80070ea <_dtoa_r+0x55a>
 80070fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007102:	e7d4      	b.n	80070ae <_dtoa_r+0x51e>
 8007104:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007108:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800710c:	9e04      	ldr	r6, [sp, #16]
 800710e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007112:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007116:	ee15 3a10 	vmov	r3, s10
 800711a:	3330      	adds	r3, #48	; 0x30
 800711c:	f806 3b01 	strb.w	r3, [r6], #1
 8007120:	9b04      	ldr	r3, [sp, #16]
 8007122:	1af3      	subs	r3, r6, r3
 8007124:	4599      	cmp	r9, r3
 8007126:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800712a:	eea3 7b46 	vfms.f64	d7, d3, d6
 800712e:	d133      	bne.n	8007198 <_dtoa_r+0x608>
 8007130:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007134:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800713c:	dc18      	bgt.n	8007170 <_dtoa_r+0x5e0>
 800713e:	eeb4 7b46 	vcmp.f64	d7, d6
 8007142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007146:	d103      	bne.n	8007150 <_dtoa_r+0x5c0>
 8007148:	ee15 3a10 	vmov	r3, s10
 800714c:	07db      	lsls	r3, r3, #31
 800714e:	d40f      	bmi.n	8007170 <_dtoa_r+0x5e0>
 8007150:	9901      	ldr	r1, [sp, #4]
 8007152:	4620      	mov	r0, r4
 8007154:	f000 fac6 	bl	80076e4 <_Bfree>
 8007158:	2300      	movs	r3, #0
 800715a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800715c:	7033      	strb	r3, [r6, #0]
 800715e:	f10b 0301 	add.w	r3, fp, #1
 8007162:	6013      	str	r3, [r2, #0]
 8007164:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007166:	2b00      	cmp	r3, #0
 8007168:	f43f ad5b 	beq.w	8006c22 <_dtoa_r+0x92>
 800716c:	601e      	str	r6, [r3, #0]
 800716e:	e558      	b.n	8006c22 <_dtoa_r+0x92>
 8007170:	465b      	mov	r3, fp
 8007172:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007176:	2939      	cmp	r1, #57	; 0x39
 8007178:	f106 32ff 	add.w	r2, r6, #4294967295
 800717c:	d106      	bne.n	800718c <_dtoa_r+0x5fc>
 800717e:	9904      	ldr	r1, [sp, #16]
 8007180:	4291      	cmp	r1, r2
 8007182:	d107      	bne.n	8007194 <_dtoa_r+0x604>
 8007184:	2230      	movs	r2, #48	; 0x30
 8007186:	700a      	strb	r2, [r1, #0]
 8007188:	3301      	adds	r3, #1
 800718a:	460a      	mov	r2, r1
 800718c:	7811      	ldrb	r1, [r2, #0]
 800718e:	3101      	adds	r1, #1
 8007190:	7011      	strb	r1, [r2, #0]
 8007192:	e7b0      	b.n	80070f6 <_dtoa_r+0x566>
 8007194:	4616      	mov	r6, r2
 8007196:	e7ec      	b.n	8007172 <_dtoa_r+0x5e2>
 8007198:	ee27 7b04 	vmul.f64	d7, d7, d4
 800719c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80071a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071a4:	d1b3      	bne.n	800710e <_dtoa_r+0x57e>
 80071a6:	e7d3      	b.n	8007150 <_dtoa_r+0x5c0>
 80071a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071aa:	2a00      	cmp	r2, #0
 80071ac:	f000 808d 	beq.w	80072ca <_dtoa_r+0x73a>
 80071b0:	9a08      	ldr	r2, [sp, #32]
 80071b2:	2a01      	cmp	r2, #1
 80071b4:	dc72      	bgt.n	800729c <_dtoa_r+0x70c>
 80071b6:	2f00      	cmp	r7, #0
 80071b8:	d06c      	beq.n	8007294 <_dtoa_r+0x704>
 80071ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071be:	4645      	mov	r5, r8
 80071c0:	4656      	mov	r6, sl
 80071c2:	9a07      	ldr	r2, [sp, #28]
 80071c4:	2101      	movs	r1, #1
 80071c6:	441a      	add	r2, r3
 80071c8:	4620      	mov	r0, r4
 80071ca:	449a      	add	sl, r3
 80071cc:	9207      	str	r2, [sp, #28]
 80071ce:	f000 fb29 	bl	8007824 <__i2b>
 80071d2:	4607      	mov	r7, r0
 80071d4:	2e00      	cmp	r6, #0
 80071d6:	dd0b      	ble.n	80071f0 <_dtoa_r+0x660>
 80071d8:	9b07      	ldr	r3, [sp, #28]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	dd08      	ble.n	80071f0 <_dtoa_r+0x660>
 80071de:	42b3      	cmp	r3, r6
 80071e0:	9a07      	ldr	r2, [sp, #28]
 80071e2:	bfa8      	it	ge
 80071e4:	4633      	movge	r3, r6
 80071e6:	ebaa 0a03 	sub.w	sl, sl, r3
 80071ea:	1af6      	subs	r6, r6, r3
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	9307      	str	r3, [sp, #28]
 80071f0:	f1b8 0f00 	cmp.w	r8, #0
 80071f4:	d01d      	beq.n	8007232 <_dtoa_r+0x6a2>
 80071f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d06a      	beq.n	80072d2 <_dtoa_r+0x742>
 80071fc:	b18d      	cbz	r5, 8007222 <_dtoa_r+0x692>
 80071fe:	4639      	mov	r1, r7
 8007200:	462a      	mov	r2, r5
 8007202:	4620      	mov	r0, r4
 8007204:	f000 fbae 	bl	8007964 <__pow5mult>
 8007208:	9a01      	ldr	r2, [sp, #4]
 800720a:	4601      	mov	r1, r0
 800720c:	4607      	mov	r7, r0
 800720e:	4620      	mov	r0, r4
 8007210:	f000 fb11 	bl	8007836 <__multiply>
 8007214:	9901      	ldr	r1, [sp, #4]
 8007216:	900c      	str	r0, [sp, #48]	; 0x30
 8007218:	4620      	mov	r0, r4
 800721a:	f000 fa63 	bl	80076e4 <_Bfree>
 800721e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007220:	9301      	str	r3, [sp, #4]
 8007222:	ebb8 0205 	subs.w	r2, r8, r5
 8007226:	d004      	beq.n	8007232 <_dtoa_r+0x6a2>
 8007228:	9901      	ldr	r1, [sp, #4]
 800722a:	4620      	mov	r0, r4
 800722c:	f000 fb9a 	bl	8007964 <__pow5mult>
 8007230:	9001      	str	r0, [sp, #4]
 8007232:	2101      	movs	r1, #1
 8007234:	4620      	mov	r0, r4
 8007236:	f000 faf5 	bl	8007824 <__i2b>
 800723a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800723c:	4605      	mov	r5, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	f000 81ca 	beq.w	80075d8 <_dtoa_r+0xa48>
 8007244:	461a      	mov	r2, r3
 8007246:	4601      	mov	r1, r0
 8007248:	4620      	mov	r0, r4
 800724a:	f000 fb8b 	bl	8007964 <__pow5mult>
 800724e:	9b08      	ldr	r3, [sp, #32]
 8007250:	2b01      	cmp	r3, #1
 8007252:	4605      	mov	r5, r0
 8007254:	dc44      	bgt.n	80072e0 <_dtoa_r+0x750>
 8007256:	9b02      	ldr	r3, [sp, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d13c      	bne.n	80072d6 <_dtoa_r+0x746>
 800725c:	9b03      	ldr	r3, [sp, #12]
 800725e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007262:	2b00      	cmp	r3, #0
 8007264:	d137      	bne.n	80072d6 <_dtoa_r+0x746>
 8007266:	9b03      	ldr	r3, [sp, #12]
 8007268:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800726c:	0d1b      	lsrs	r3, r3, #20
 800726e:	051b      	lsls	r3, r3, #20
 8007270:	2b00      	cmp	r3, #0
 8007272:	d033      	beq.n	80072dc <_dtoa_r+0x74c>
 8007274:	9b07      	ldr	r3, [sp, #28]
 8007276:	3301      	adds	r3, #1
 8007278:	f10a 0a01 	add.w	sl, sl, #1
 800727c:	9307      	str	r3, [sp, #28]
 800727e:	f04f 0801 	mov.w	r8, #1
 8007282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007284:	bb73      	cbnz	r3, 80072e4 <_dtoa_r+0x754>
 8007286:	2001      	movs	r0, #1
 8007288:	e034      	b.n	80072f4 <_dtoa_r+0x764>
 800728a:	bf00      	nop
 800728c:	08008330 	.word	0x08008330
 8007290:	08008308 	.word	0x08008308
 8007294:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007296:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800729a:	e790      	b.n	80071be <_dtoa_r+0x62e>
 800729c:	f109 35ff 	add.w	r5, r9, #4294967295
 80072a0:	45a8      	cmp	r8, r5
 80072a2:	bfbf      	itttt	lt
 80072a4:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80072a6:	eba5 0808 	sublt.w	r8, r5, r8
 80072aa:	4443      	addlt	r3, r8
 80072ac:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80072ae:	bfb6      	itet	lt
 80072b0:	46a8      	movlt	r8, r5
 80072b2:	eba8 0505 	subge.w	r5, r8, r5
 80072b6:	2500      	movlt	r5, #0
 80072b8:	f1b9 0f00 	cmp.w	r9, #0
 80072bc:	bfb9      	ittee	lt
 80072be:	ebaa 0609 	sublt.w	r6, sl, r9
 80072c2:	2300      	movlt	r3, #0
 80072c4:	4656      	movge	r6, sl
 80072c6:	464b      	movge	r3, r9
 80072c8:	e77b      	b.n	80071c2 <_dtoa_r+0x632>
 80072ca:	4645      	mov	r5, r8
 80072cc:	4656      	mov	r6, sl
 80072ce:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80072d0:	e780      	b.n	80071d4 <_dtoa_r+0x644>
 80072d2:	4642      	mov	r2, r8
 80072d4:	e7a8      	b.n	8007228 <_dtoa_r+0x698>
 80072d6:	f04f 0800 	mov.w	r8, #0
 80072da:	e7d2      	b.n	8007282 <_dtoa_r+0x6f2>
 80072dc:	4698      	mov	r8, r3
 80072de:	e7d0      	b.n	8007282 <_dtoa_r+0x6f2>
 80072e0:	f04f 0800 	mov.w	r8, #0
 80072e4:	692b      	ldr	r3, [r5, #16]
 80072e6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80072ea:	6918      	ldr	r0, [r3, #16]
 80072ec:	f000 fa4c 	bl	8007788 <__hi0bits>
 80072f0:	f1c0 0020 	rsb	r0, r0, #32
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	4418      	add	r0, r3
 80072f8:	f010 001f 	ands.w	r0, r0, #31
 80072fc:	d047      	beq.n	800738e <_dtoa_r+0x7fe>
 80072fe:	f1c0 0320 	rsb	r3, r0, #32
 8007302:	2b04      	cmp	r3, #4
 8007304:	dd3b      	ble.n	800737e <_dtoa_r+0x7ee>
 8007306:	9b07      	ldr	r3, [sp, #28]
 8007308:	f1c0 001c 	rsb	r0, r0, #28
 800730c:	4482      	add	sl, r0
 800730e:	4406      	add	r6, r0
 8007310:	4403      	add	r3, r0
 8007312:	9307      	str	r3, [sp, #28]
 8007314:	f1ba 0f00 	cmp.w	sl, #0
 8007318:	dd05      	ble.n	8007326 <_dtoa_r+0x796>
 800731a:	4652      	mov	r2, sl
 800731c:	9901      	ldr	r1, [sp, #4]
 800731e:	4620      	mov	r0, r4
 8007320:	f000 fb6e 	bl	8007a00 <__lshift>
 8007324:	9001      	str	r0, [sp, #4]
 8007326:	9b07      	ldr	r3, [sp, #28]
 8007328:	2b00      	cmp	r3, #0
 800732a:	dd05      	ble.n	8007338 <_dtoa_r+0x7a8>
 800732c:	4629      	mov	r1, r5
 800732e:	461a      	mov	r2, r3
 8007330:	4620      	mov	r0, r4
 8007332:	f000 fb65 	bl	8007a00 <__lshift>
 8007336:	4605      	mov	r5, r0
 8007338:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800733a:	b353      	cbz	r3, 8007392 <_dtoa_r+0x802>
 800733c:	4629      	mov	r1, r5
 800733e:	9801      	ldr	r0, [sp, #4]
 8007340:	f000 fbb2 	bl	8007aa8 <__mcmp>
 8007344:	2800      	cmp	r0, #0
 8007346:	da24      	bge.n	8007392 <_dtoa_r+0x802>
 8007348:	2300      	movs	r3, #0
 800734a:	220a      	movs	r2, #10
 800734c:	9901      	ldr	r1, [sp, #4]
 800734e:	4620      	mov	r0, r4
 8007350:	f000 f9df 	bl	8007712 <__multadd>
 8007354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007356:	9001      	str	r0, [sp, #4]
 8007358:	f10b 3bff 	add.w	fp, fp, #4294967295
 800735c:	2b00      	cmp	r3, #0
 800735e:	f000 8142 	beq.w	80075e6 <_dtoa_r+0xa56>
 8007362:	2300      	movs	r3, #0
 8007364:	4639      	mov	r1, r7
 8007366:	220a      	movs	r2, #10
 8007368:	4620      	mov	r0, r4
 800736a:	f000 f9d2 	bl	8007712 <__multadd>
 800736e:	9b06      	ldr	r3, [sp, #24]
 8007370:	2b00      	cmp	r3, #0
 8007372:	4607      	mov	r7, r0
 8007374:	dc4b      	bgt.n	800740e <_dtoa_r+0x87e>
 8007376:	9b08      	ldr	r3, [sp, #32]
 8007378:	2b02      	cmp	r3, #2
 800737a:	dd48      	ble.n	800740e <_dtoa_r+0x87e>
 800737c:	e011      	b.n	80073a2 <_dtoa_r+0x812>
 800737e:	d0c9      	beq.n	8007314 <_dtoa_r+0x784>
 8007380:	9a07      	ldr	r2, [sp, #28]
 8007382:	331c      	adds	r3, #28
 8007384:	441a      	add	r2, r3
 8007386:	449a      	add	sl, r3
 8007388:	441e      	add	r6, r3
 800738a:	4613      	mov	r3, r2
 800738c:	e7c1      	b.n	8007312 <_dtoa_r+0x782>
 800738e:	4603      	mov	r3, r0
 8007390:	e7f6      	b.n	8007380 <_dtoa_r+0x7f0>
 8007392:	f1b9 0f00 	cmp.w	r9, #0
 8007396:	dc34      	bgt.n	8007402 <_dtoa_r+0x872>
 8007398:	9b08      	ldr	r3, [sp, #32]
 800739a:	2b02      	cmp	r3, #2
 800739c:	dd31      	ble.n	8007402 <_dtoa_r+0x872>
 800739e:	f8cd 9018 	str.w	r9, [sp, #24]
 80073a2:	9b06      	ldr	r3, [sp, #24]
 80073a4:	b963      	cbnz	r3, 80073c0 <_dtoa_r+0x830>
 80073a6:	4629      	mov	r1, r5
 80073a8:	2205      	movs	r2, #5
 80073aa:	4620      	mov	r0, r4
 80073ac:	f000 f9b1 	bl	8007712 <__multadd>
 80073b0:	4601      	mov	r1, r0
 80073b2:	4605      	mov	r5, r0
 80073b4:	9801      	ldr	r0, [sp, #4]
 80073b6:	f000 fb77 	bl	8007aa8 <__mcmp>
 80073ba:	2800      	cmp	r0, #0
 80073bc:	f73f adfc 	bgt.w	8006fb8 <_dtoa_r+0x428>
 80073c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c2:	9e04      	ldr	r6, [sp, #16]
 80073c4:	ea6f 0b03 	mvn.w	fp, r3
 80073c8:	f04f 0900 	mov.w	r9, #0
 80073cc:	4629      	mov	r1, r5
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 f988 	bl	80076e4 <_Bfree>
 80073d4:	2f00      	cmp	r7, #0
 80073d6:	f43f aebb 	beq.w	8007150 <_dtoa_r+0x5c0>
 80073da:	f1b9 0f00 	cmp.w	r9, #0
 80073de:	d005      	beq.n	80073ec <_dtoa_r+0x85c>
 80073e0:	45b9      	cmp	r9, r7
 80073e2:	d003      	beq.n	80073ec <_dtoa_r+0x85c>
 80073e4:	4649      	mov	r1, r9
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 f97c 	bl	80076e4 <_Bfree>
 80073ec:	4639      	mov	r1, r7
 80073ee:	4620      	mov	r0, r4
 80073f0:	f000 f978 	bl	80076e4 <_Bfree>
 80073f4:	e6ac      	b.n	8007150 <_dtoa_r+0x5c0>
 80073f6:	2500      	movs	r5, #0
 80073f8:	462f      	mov	r7, r5
 80073fa:	e7e1      	b.n	80073c0 <_dtoa_r+0x830>
 80073fc:	469b      	mov	fp, r3
 80073fe:	462f      	mov	r7, r5
 8007400:	e5da      	b.n	8006fb8 <_dtoa_r+0x428>
 8007402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007404:	f8cd 9018 	str.w	r9, [sp, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 80f3 	beq.w	80075f4 <_dtoa_r+0xa64>
 800740e:	2e00      	cmp	r6, #0
 8007410:	dd05      	ble.n	800741e <_dtoa_r+0x88e>
 8007412:	4639      	mov	r1, r7
 8007414:	4632      	mov	r2, r6
 8007416:	4620      	mov	r0, r4
 8007418:	f000 faf2 	bl	8007a00 <__lshift>
 800741c:	4607      	mov	r7, r0
 800741e:	f1b8 0f00 	cmp.w	r8, #0
 8007422:	d04c      	beq.n	80074be <_dtoa_r+0x92e>
 8007424:	6879      	ldr	r1, [r7, #4]
 8007426:	4620      	mov	r0, r4
 8007428:	f000 f928 	bl	800767c <_Balloc>
 800742c:	693a      	ldr	r2, [r7, #16]
 800742e:	3202      	adds	r2, #2
 8007430:	4606      	mov	r6, r0
 8007432:	0092      	lsls	r2, r2, #2
 8007434:	f107 010c 	add.w	r1, r7, #12
 8007438:	300c      	adds	r0, #12
 800743a:	f7fe fdab 	bl	8005f94 <memcpy>
 800743e:	2201      	movs	r2, #1
 8007440:	4631      	mov	r1, r6
 8007442:	4620      	mov	r0, r4
 8007444:	f000 fadc 	bl	8007a00 <__lshift>
 8007448:	9b02      	ldr	r3, [sp, #8]
 800744a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	46b9      	mov	r9, r7
 8007454:	9307      	str	r3, [sp, #28]
 8007456:	4607      	mov	r7, r0
 8007458:	4629      	mov	r1, r5
 800745a:	9801      	ldr	r0, [sp, #4]
 800745c:	f7ff fb0a 	bl	8006a74 <quorem>
 8007460:	4649      	mov	r1, r9
 8007462:	4606      	mov	r6, r0
 8007464:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007468:	9801      	ldr	r0, [sp, #4]
 800746a:	f000 fb1d 	bl	8007aa8 <__mcmp>
 800746e:	463a      	mov	r2, r7
 8007470:	9002      	str	r0, [sp, #8]
 8007472:	4629      	mov	r1, r5
 8007474:	4620      	mov	r0, r4
 8007476:	f000 fb31 	bl	8007adc <__mdiff>
 800747a:	68c3      	ldr	r3, [r0, #12]
 800747c:	4602      	mov	r2, r0
 800747e:	bb03      	cbnz	r3, 80074c2 <_dtoa_r+0x932>
 8007480:	4601      	mov	r1, r0
 8007482:	9009      	str	r0, [sp, #36]	; 0x24
 8007484:	9801      	ldr	r0, [sp, #4]
 8007486:	f000 fb0f 	bl	8007aa8 <__mcmp>
 800748a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800748c:	4603      	mov	r3, r0
 800748e:	4611      	mov	r1, r2
 8007490:	4620      	mov	r0, r4
 8007492:	9309      	str	r3, [sp, #36]	; 0x24
 8007494:	f000 f926 	bl	80076e4 <_Bfree>
 8007498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800749a:	b9a3      	cbnz	r3, 80074c6 <_dtoa_r+0x936>
 800749c:	9a08      	ldr	r2, [sp, #32]
 800749e:	b992      	cbnz	r2, 80074c6 <_dtoa_r+0x936>
 80074a0:	9a07      	ldr	r2, [sp, #28]
 80074a2:	b982      	cbnz	r2, 80074c6 <_dtoa_r+0x936>
 80074a4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80074a8:	d029      	beq.n	80074fe <_dtoa_r+0x96e>
 80074aa:	9b02      	ldr	r3, [sp, #8]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	dd01      	ble.n	80074b4 <_dtoa_r+0x924>
 80074b0:	f106 0831 	add.w	r8, r6, #49	; 0x31
 80074b4:	f10a 0601 	add.w	r6, sl, #1
 80074b8:	f88a 8000 	strb.w	r8, [sl]
 80074bc:	e786      	b.n	80073cc <_dtoa_r+0x83c>
 80074be:	4638      	mov	r0, r7
 80074c0:	e7c2      	b.n	8007448 <_dtoa_r+0x8b8>
 80074c2:	2301      	movs	r3, #1
 80074c4:	e7e3      	b.n	800748e <_dtoa_r+0x8fe>
 80074c6:	9a02      	ldr	r2, [sp, #8]
 80074c8:	2a00      	cmp	r2, #0
 80074ca:	db04      	blt.n	80074d6 <_dtoa_r+0x946>
 80074cc:	d124      	bne.n	8007518 <_dtoa_r+0x988>
 80074ce:	9a08      	ldr	r2, [sp, #32]
 80074d0:	bb12      	cbnz	r2, 8007518 <_dtoa_r+0x988>
 80074d2:	9a07      	ldr	r2, [sp, #28]
 80074d4:	bb02      	cbnz	r2, 8007518 <_dtoa_r+0x988>
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	ddec      	ble.n	80074b4 <_dtoa_r+0x924>
 80074da:	2201      	movs	r2, #1
 80074dc:	9901      	ldr	r1, [sp, #4]
 80074de:	4620      	mov	r0, r4
 80074e0:	f000 fa8e 	bl	8007a00 <__lshift>
 80074e4:	4629      	mov	r1, r5
 80074e6:	9001      	str	r0, [sp, #4]
 80074e8:	f000 fade 	bl	8007aa8 <__mcmp>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	dc03      	bgt.n	80074f8 <_dtoa_r+0x968>
 80074f0:	d1e0      	bne.n	80074b4 <_dtoa_r+0x924>
 80074f2:	f018 0f01 	tst.w	r8, #1
 80074f6:	d0dd      	beq.n	80074b4 <_dtoa_r+0x924>
 80074f8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80074fc:	d1d8      	bne.n	80074b0 <_dtoa_r+0x920>
 80074fe:	2339      	movs	r3, #57	; 0x39
 8007500:	f10a 0601 	add.w	r6, sl, #1
 8007504:	f88a 3000 	strb.w	r3, [sl]
 8007508:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800750c:	2b39      	cmp	r3, #57	; 0x39
 800750e:	f106 32ff 	add.w	r2, r6, #4294967295
 8007512:	d04c      	beq.n	80075ae <_dtoa_r+0xa1e>
 8007514:	3301      	adds	r3, #1
 8007516:	e051      	b.n	80075bc <_dtoa_r+0xa2c>
 8007518:	2b00      	cmp	r3, #0
 800751a:	f10a 0601 	add.w	r6, sl, #1
 800751e:	dd05      	ble.n	800752c <_dtoa_r+0x99c>
 8007520:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007524:	d0eb      	beq.n	80074fe <_dtoa_r+0x96e>
 8007526:	f108 0801 	add.w	r8, r8, #1
 800752a:	e7c5      	b.n	80074b8 <_dtoa_r+0x928>
 800752c:	9b04      	ldr	r3, [sp, #16]
 800752e:	9a06      	ldr	r2, [sp, #24]
 8007530:	f806 8c01 	strb.w	r8, [r6, #-1]
 8007534:	1af3      	subs	r3, r6, r3
 8007536:	4293      	cmp	r3, r2
 8007538:	d021      	beq.n	800757e <_dtoa_r+0x9ee>
 800753a:	2300      	movs	r3, #0
 800753c:	220a      	movs	r2, #10
 800753e:	9901      	ldr	r1, [sp, #4]
 8007540:	4620      	mov	r0, r4
 8007542:	f000 f8e6 	bl	8007712 <__multadd>
 8007546:	45b9      	cmp	r9, r7
 8007548:	9001      	str	r0, [sp, #4]
 800754a:	f04f 0300 	mov.w	r3, #0
 800754e:	f04f 020a 	mov.w	r2, #10
 8007552:	4649      	mov	r1, r9
 8007554:	4620      	mov	r0, r4
 8007556:	d105      	bne.n	8007564 <_dtoa_r+0x9d4>
 8007558:	f000 f8db 	bl	8007712 <__multadd>
 800755c:	4681      	mov	r9, r0
 800755e:	4607      	mov	r7, r0
 8007560:	46b2      	mov	sl, r6
 8007562:	e779      	b.n	8007458 <_dtoa_r+0x8c8>
 8007564:	f000 f8d5 	bl	8007712 <__multadd>
 8007568:	4639      	mov	r1, r7
 800756a:	4681      	mov	r9, r0
 800756c:	2300      	movs	r3, #0
 800756e:	220a      	movs	r2, #10
 8007570:	4620      	mov	r0, r4
 8007572:	f000 f8ce 	bl	8007712 <__multadd>
 8007576:	4607      	mov	r7, r0
 8007578:	e7f2      	b.n	8007560 <_dtoa_r+0x9d0>
 800757a:	f04f 0900 	mov.w	r9, #0
 800757e:	2201      	movs	r2, #1
 8007580:	9901      	ldr	r1, [sp, #4]
 8007582:	4620      	mov	r0, r4
 8007584:	f000 fa3c 	bl	8007a00 <__lshift>
 8007588:	4629      	mov	r1, r5
 800758a:	9001      	str	r0, [sp, #4]
 800758c:	f000 fa8c 	bl	8007aa8 <__mcmp>
 8007590:	2800      	cmp	r0, #0
 8007592:	dcb9      	bgt.n	8007508 <_dtoa_r+0x978>
 8007594:	d102      	bne.n	800759c <_dtoa_r+0xa0c>
 8007596:	f018 0f01 	tst.w	r8, #1
 800759a:	d1b5      	bne.n	8007508 <_dtoa_r+0x978>
 800759c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80075a0:	2b30      	cmp	r3, #48	; 0x30
 80075a2:	f106 32ff 	add.w	r2, r6, #4294967295
 80075a6:	f47f af11 	bne.w	80073cc <_dtoa_r+0x83c>
 80075aa:	4616      	mov	r6, r2
 80075ac:	e7f6      	b.n	800759c <_dtoa_r+0xa0c>
 80075ae:	9b04      	ldr	r3, [sp, #16]
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d105      	bne.n	80075c0 <_dtoa_r+0xa30>
 80075b4:	9a04      	ldr	r2, [sp, #16]
 80075b6:	f10b 0b01 	add.w	fp, fp, #1
 80075ba:	2331      	movs	r3, #49	; 0x31
 80075bc:	7013      	strb	r3, [r2, #0]
 80075be:	e705      	b.n	80073cc <_dtoa_r+0x83c>
 80075c0:	4616      	mov	r6, r2
 80075c2:	e7a1      	b.n	8007508 <_dtoa_r+0x978>
 80075c4:	4b16      	ldr	r3, [pc, #88]	; (8007620 <_dtoa_r+0xa90>)
 80075c6:	f7ff bb48 	b.w	8006c5a <_dtoa_r+0xca>
 80075ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f47f ab23 	bne.w	8006c18 <_dtoa_r+0x88>
 80075d2:	4b14      	ldr	r3, [pc, #80]	; (8007624 <_dtoa_r+0xa94>)
 80075d4:	f7ff bb41 	b.w	8006c5a <_dtoa_r+0xca>
 80075d8:	9b08      	ldr	r3, [sp, #32]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	f77f ae3b 	ble.w	8007256 <_dtoa_r+0x6c6>
 80075e0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80075e4:	e64f      	b.n	8007286 <_dtoa_r+0x6f6>
 80075e6:	9b06      	ldr	r3, [sp, #24]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dc03      	bgt.n	80075f4 <_dtoa_r+0xa64>
 80075ec:	9b08      	ldr	r3, [sp, #32]
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	f73f aed7 	bgt.w	80073a2 <_dtoa_r+0x812>
 80075f4:	9e04      	ldr	r6, [sp, #16]
 80075f6:	9801      	ldr	r0, [sp, #4]
 80075f8:	4629      	mov	r1, r5
 80075fa:	f7ff fa3b 	bl	8006a74 <quorem>
 80075fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007602:	f806 8b01 	strb.w	r8, [r6], #1
 8007606:	9b04      	ldr	r3, [sp, #16]
 8007608:	9a06      	ldr	r2, [sp, #24]
 800760a:	1af3      	subs	r3, r6, r3
 800760c:	429a      	cmp	r2, r3
 800760e:	ddb4      	ble.n	800757a <_dtoa_r+0x9ea>
 8007610:	2300      	movs	r3, #0
 8007612:	220a      	movs	r2, #10
 8007614:	9901      	ldr	r1, [sp, #4]
 8007616:	4620      	mov	r0, r4
 8007618:	f000 f87b 	bl	8007712 <__multadd>
 800761c:	9001      	str	r0, [sp, #4]
 800761e:	e7ea      	b.n	80075f6 <_dtoa_r+0xa66>
 8007620:	080082c8 	.word	0x080082c8
 8007624:	080082ec 	.word	0x080082ec

08007628 <_localeconv_r>:
 8007628:	4b04      	ldr	r3, [pc, #16]	; (800763c <_localeconv_r+0x14>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6a18      	ldr	r0, [r3, #32]
 800762e:	4b04      	ldr	r3, [pc, #16]	; (8007640 <_localeconv_r+0x18>)
 8007630:	2800      	cmp	r0, #0
 8007632:	bf08      	it	eq
 8007634:	4618      	moveq	r0, r3
 8007636:	30f0      	adds	r0, #240	; 0xf0
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	2000003c 	.word	0x2000003c
 8007640:	200000a0 	.word	0x200000a0

08007644 <malloc>:
 8007644:	4b02      	ldr	r3, [pc, #8]	; (8007650 <malloc+0xc>)
 8007646:	4601      	mov	r1, r0
 8007648:	6818      	ldr	r0, [r3, #0]
 800764a:	f7fe bccf 	b.w	8005fec <_malloc_r>
 800764e:	bf00      	nop
 8007650:	2000003c 	.word	0x2000003c

08007654 <__ascii_mbtowc>:
 8007654:	b082      	sub	sp, #8
 8007656:	b901      	cbnz	r1, 800765a <__ascii_mbtowc+0x6>
 8007658:	a901      	add	r1, sp, #4
 800765a:	b142      	cbz	r2, 800766e <__ascii_mbtowc+0x1a>
 800765c:	b14b      	cbz	r3, 8007672 <__ascii_mbtowc+0x1e>
 800765e:	7813      	ldrb	r3, [r2, #0]
 8007660:	600b      	str	r3, [r1, #0]
 8007662:	7812      	ldrb	r2, [r2, #0]
 8007664:	1c10      	adds	r0, r2, #0
 8007666:	bf18      	it	ne
 8007668:	2001      	movne	r0, #1
 800766a:	b002      	add	sp, #8
 800766c:	4770      	bx	lr
 800766e:	4610      	mov	r0, r2
 8007670:	e7fb      	b.n	800766a <__ascii_mbtowc+0x16>
 8007672:	f06f 0001 	mvn.w	r0, #1
 8007676:	e7f8      	b.n	800766a <__ascii_mbtowc+0x16>

08007678 <__malloc_lock>:
 8007678:	4770      	bx	lr

0800767a <__malloc_unlock>:
 800767a:	4770      	bx	lr

0800767c <_Balloc>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007680:	4604      	mov	r4, r0
 8007682:	460e      	mov	r6, r1
 8007684:	b93d      	cbnz	r5, 8007696 <_Balloc+0x1a>
 8007686:	2010      	movs	r0, #16
 8007688:	f7ff ffdc 	bl	8007644 <malloc>
 800768c:	6260      	str	r0, [r4, #36]	; 0x24
 800768e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007692:	6005      	str	r5, [r0, #0]
 8007694:	60c5      	str	r5, [r0, #12]
 8007696:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007698:	68eb      	ldr	r3, [r5, #12]
 800769a:	b183      	cbz	r3, 80076be <_Balloc+0x42>
 800769c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80076a4:	b9b8      	cbnz	r0, 80076d6 <_Balloc+0x5a>
 80076a6:	2101      	movs	r1, #1
 80076a8:	fa01 f506 	lsl.w	r5, r1, r6
 80076ac:	1d6a      	adds	r2, r5, #5
 80076ae:	0092      	lsls	r2, r2, #2
 80076b0:	4620      	mov	r0, r4
 80076b2:	f000 fabf 	bl	8007c34 <_calloc_r>
 80076b6:	b160      	cbz	r0, 80076d2 <_Balloc+0x56>
 80076b8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80076bc:	e00e      	b.n	80076dc <_Balloc+0x60>
 80076be:	2221      	movs	r2, #33	; 0x21
 80076c0:	2104      	movs	r1, #4
 80076c2:	4620      	mov	r0, r4
 80076c4:	f000 fab6 	bl	8007c34 <_calloc_r>
 80076c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076ca:	60e8      	str	r0, [r5, #12]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1e4      	bne.n	800769c <_Balloc+0x20>
 80076d2:	2000      	movs	r0, #0
 80076d4:	bd70      	pop	{r4, r5, r6, pc}
 80076d6:	6802      	ldr	r2, [r0, #0]
 80076d8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80076dc:	2300      	movs	r3, #0
 80076de:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80076e2:	e7f7      	b.n	80076d4 <_Balloc+0x58>

080076e4 <_Bfree>:
 80076e4:	b570      	push	{r4, r5, r6, lr}
 80076e6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80076e8:	4606      	mov	r6, r0
 80076ea:	460d      	mov	r5, r1
 80076ec:	b93c      	cbnz	r4, 80076fe <_Bfree+0x1a>
 80076ee:	2010      	movs	r0, #16
 80076f0:	f7ff ffa8 	bl	8007644 <malloc>
 80076f4:	6270      	str	r0, [r6, #36]	; 0x24
 80076f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076fa:	6004      	str	r4, [r0, #0]
 80076fc:	60c4      	str	r4, [r0, #12]
 80076fe:	b13d      	cbz	r5, 8007710 <_Bfree+0x2c>
 8007700:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007702:	686a      	ldr	r2, [r5, #4]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800770a:	6029      	str	r1, [r5, #0]
 800770c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007710:	bd70      	pop	{r4, r5, r6, pc}

08007712 <__multadd>:
 8007712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007716:	690d      	ldr	r5, [r1, #16]
 8007718:	461f      	mov	r7, r3
 800771a:	4606      	mov	r6, r0
 800771c:	460c      	mov	r4, r1
 800771e:	f101 0c14 	add.w	ip, r1, #20
 8007722:	2300      	movs	r3, #0
 8007724:	f8dc 0000 	ldr.w	r0, [ip]
 8007728:	b281      	uxth	r1, r0
 800772a:	fb02 7101 	mla	r1, r2, r1, r7
 800772e:	0c0f      	lsrs	r7, r1, #16
 8007730:	0c00      	lsrs	r0, r0, #16
 8007732:	fb02 7000 	mla	r0, r2, r0, r7
 8007736:	b289      	uxth	r1, r1
 8007738:	3301      	adds	r3, #1
 800773a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800773e:	429d      	cmp	r5, r3
 8007740:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007744:	f84c 1b04 	str.w	r1, [ip], #4
 8007748:	dcec      	bgt.n	8007724 <__multadd+0x12>
 800774a:	b1d7      	cbz	r7, 8007782 <__multadd+0x70>
 800774c:	68a3      	ldr	r3, [r4, #8]
 800774e:	42ab      	cmp	r3, r5
 8007750:	dc12      	bgt.n	8007778 <__multadd+0x66>
 8007752:	6861      	ldr	r1, [r4, #4]
 8007754:	4630      	mov	r0, r6
 8007756:	3101      	adds	r1, #1
 8007758:	f7ff ff90 	bl	800767c <_Balloc>
 800775c:	6922      	ldr	r2, [r4, #16]
 800775e:	3202      	adds	r2, #2
 8007760:	f104 010c 	add.w	r1, r4, #12
 8007764:	4680      	mov	r8, r0
 8007766:	0092      	lsls	r2, r2, #2
 8007768:	300c      	adds	r0, #12
 800776a:	f7fe fc13 	bl	8005f94 <memcpy>
 800776e:	4621      	mov	r1, r4
 8007770:	4630      	mov	r0, r6
 8007772:	f7ff ffb7 	bl	80076e4 <_Bfree>
 8007776:	4644      	mov	r4, r8
 8007778:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800777c:	3501      	adds	r5, #1
 800777e:	615f      	str	r7, [r3, #20]
 8007780:	6125      	str	r5, [r4, #16]
 8007782:	4620      	mov	r0, r4
 8007784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007788 <__hi0bits>:
 8007788:	0c02      	lsrs	r2, r0, #16
 800778a:	0412      	lsls	r2, r2, #16
 800778c:	4603      	mov	r3, r0
 800778e:	b9b2      	cbnz	r2, 80077be <__hi0bits+0x36>
 8007790:	0403      	lsls	r3, r0, #16
 8007792:	2010      	movs	r0, #16
 8007794:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007798:	bf04      	itt	eq
 800779a:	021b      	lsleq	r3, r3, #8
 800779c:	3008      	addeq	r0, #8
 800779e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80077a2:	bf04      	itt	eq
 80077a4:	011b      	lsleq	r3, r3, #4
 80077a6:	3004      	addeq	r0, #4
 80077a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80077ac:	bf04      	itt	eq
 80077ae:	009b      	lsleq	r3, r3, #2
 80077b0:	3002      	addeq	r0, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	db06      	blt.n	80077c4 <__hi0bits+0x3c>
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	d503      	bpl.n	80077c2 <__hi0bits+0x3a>
 80077ba:	3001      	adds	r0, #1
 80077bc:	4770      	bx	lr
 80077be:	2000      	movs	r0, #0
 80077c0:	e7e8      	b.n	8007794 <__hi0bits+0xc>
 80077c2:	2020      	movs	r0, #32
 80077c4:	4770      	bx	lr

080077c6 <__lo0bits>:
 80077c6:	6803      	ldr	r3, [r0, #0]
 80077c8:	f013 0207 	ands.w	r2, r3, #7
 80077cc:	4601      	mov	r1, r0
 80077ce:	d00b      	beq.n	80077e8 <__lo0bits+0x22>
 80077d0:	07da      	lsls	r2, r3, #31
 80077d2:	d423      	bmi.n	800781c <__lo0bits+0x56>
 80077d4:	0798      	lsls	r0, r3, #30
 80077d6:	bf49      	itett	mi
 80077d8:	085b      	lsrmi	r3, r3, #1
 80077da:	089b      	lsrpl	r3, r3, #2
 80077dc:	2001      	movmi	r0, #1
 80077de:	600b      	strmi	r3, [r1, #0]
 80077e0:	bf5c      	itt	pl
 80077e2:	600b      	strpl	r3, [r1, #0]
 80077e4:	2002      	movpl	r0, #2
 80077e6:	4770      	bx	lr
 80077e8:	b298      	uxth	r0, r3
 80077ea:	b9a8      	cbnz	r0, 8007818 <__lo0bits+0x52>
 80077ec:	0c1b      	lsrs	r3, r3, #16
 80077ee:	2010      	movs	r0, #16
 80077f0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80077f4:	bf04      	itt	eq
 80077f6:	0a1b      	lsreq	r3, r3, #8
 80077f8:	3008      	addeq	r0, #8
 80077fa:	071a      	lsls	r2, r3, #28
 80077fc:	bf04      	itt	eq
 80077fe:	091b      	lsreq	r3, r3, #4
 8007800:	3004      	addeq	r0, #4
 8007802:	079a      	lsls	r2, r3, #30
 8007804:	bf04      	itt	eq
 8007806:	089b      	lsreq	r3, r3, #2
 8007808:	3002      	addeq	r0, #2
 800780a:	07da      	lsls	r2, r3, #31
 800780c:	d402      	bmi.n	8007814 <__lo0bits+0x4e>
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	d006      	beq.n	8007820 <__lo0bits+0x5a>
 8007812:	3001      	adds	r0, #1
 8007814:	600b      	str	r3, [r1, #0]
 8007816:	4770      	bx	lr
 8007818:	4610      	mov	r0, r2
 800781a:	e7e9      	b.n	80077f0 <__lo0bits+0x2a>
 800781c:	2000      	movs	r0, #0
 800781e:	4770      	bx	lr
 8007820:	2020      	movs	r0, #32
 8007822:	4770      	bx	lr

08007824 <__i2b>:
 8007824:	b510      	push	{r4, lr}
 8007826:	460c      	mov	r4, r1
 8007828:	2101      	movs	r1, #1
 800782a:	f7ff ff27 	bl	800767c <_Balloc>
 800782e:	2201      	movs	r2, #1
 8007830:	6144      	str	r4, [r0, #20]
 8007832:	6102      	str	r2, [r0, #16]
 8007834:	bd10      	pop	{r4, pc}

08007836 <__multiply>:
 8007836:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800783a:	4614      	mov	r4, r2
 800783c:	690a      	ldr	r2, [r1, #16]
 800783e:	6923      	ldr	r3, [r4, #16]
 8007840:	429a      	cmp	r2, r3
 8007842:	bfb8      	it	lt
 8007844:	460b      	movlt	r3, r1
 8007846:	4688      	mov	r8, r1
 8007848:	bfbc      	itt	lt
 800784a:	46a0      	movlt	r8, r4
 800784c:	461c      	movlt	r4, r3
 800784e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007852:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007856:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800785a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800785e:	eb07 0609 	add.w	r6, r7, r9
 8007862:	42b3      	cmp	r3, r6
 8007864:	bfb8      	it	lt
 8007866:	3101      	addlt	r1, #1
 8007868:	f7ff ff08 	bl	800767c <_Balloc>
 800786c:	f100 0514 	add.w	r5, r0, #20
 8007870:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007874:	462b      	mov	r3, r5
 8007876:	2200      	movs	r2, #0
 8007878:	4573      	cmp	r3, lr
 800787a:	d316      	bcc.n	80078aa <__multiply+0x74>
 800787c:	f104 0214 	add.w	r2, r4, #20
 8007880:	f108 0114 	add.w	r1, r8, #20
 8007884:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007888:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	9b00      	ldr	r3, [sp, #0]
 8007890:	9201      	str	r2, [sp, #4]
 8007892:	4293      	cmp	r3, r2
 8007894:	d80c      	bhi.n	80078b0 <__multiply+0x7a>
 8007896:	2e00      	cmp	r6, #0
 8007898:	dd03      	ble.n	80078a2 <__multiply+0x6c>
 800789a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d05d      	beq.n	800795e <__multiply+0x128>
 80078a2:	6106      	str	r6, [r0, #16]
 80078a4:	b003      	add	sp, #12
 80078a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078aa:	f843 2b04 	str.w	r2, [r3], #4
 80078ae:	e7e3      	b.n	8007878 <__multiply+0x42>
 80078b0:	f8b2 b000 	ldrh.w	fp, [r2]
 80078b4:	f1bb 0f00 	cmp.w	fp, #0
 80078b8:	d023      	beq.n	8007902 <__multiply+0xcc>
 80078ba:	4689      	mov	r9, r1
 80078bc:	46ac      	mov	ip, r5
 80078be:	f04f 0800 	mov.w	r8, #0
 80078c2:	f859 4b04 	ldr.w	r4, [r9], #4
 80078c6:	f8dc a000 	ldr.w	sl, [ip]
 80078ca:	b2a3      	uxth	r3, r4
 80078cc:	fa1f fa8a 	uxth.w	sl, sl
 80078d0:	fb0b a303 	mla	r3, fp, r3, sl
 80078d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80078d8:	f8dc 4000 	ldr.w	r4, [ip]
 80078dc:	4443      	add	r3, r8
 80078de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80078e2:	fb0b 840a 	mla	r4, fp, sl, r8
 80078e6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80078ea:	46e2      	mov	sl, ip
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80078f2:	454f      	cmp	r7, r9
 80078f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80078f8:	f84a 3b04 	str.w	r3, [sl], #4
 80078fc:	d82b      	bhi.n	8007956 <__multiply+0x120>
 80078fe:	f8cc 8004 	str.w	r8, [ip, #4]
 8007902:	9b01      	ldr	r3, [sp, #4]
 8007904:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007908:	3204      	adds	r2, #4
 800790a:	f1ba 0f00 	cmp.w	sl, #0
 800790e:	d020      	beq.n	8007952 <__multiply+0x11c>
 8007910:	682b      	ldr	r3, [r5, #0]
 8007912:	4689      	mov	r9, r1
 8007914:	46a8      	mov	r8, r5
 8007916:	f04f 0b00 	mov.w	fp, #0
 800791a:	f8b9 c000 	ldrh.w	ip, [r9]
 800791e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007922:	fb0a 440c 	mla	r4, sl, ip, r4
 8007926:	445c      	add	r4, fp
 8007928:	46c4      	mov	ip, r8
 800792a:	b29b      	uxth	r3, r3
 800792c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007930:	f84c 3b04 	str.w	r3, [ip], #4
 8007934:	f859 3b04 	ldr.w	r3, [r9], #4
 8007938:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800793c:	0c1b      	lsrs	r3, r3, #16
 800793e:	fb0a b303 	mla	r3, sl, r3, fp
 8007942:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007946:	454f      	cmp	r7, r9
 8007948:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800794c:	d805      	bhi.n	800795a <__multiply+0x124>
 800794e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007952:	3504      	adds	r5, #4
 8007954:	e79b      	b.n	800788e <__multiply+0x58>
 8007956:	46d4      	mov	ip, sl
 8007958:	e7b3      	b.n	80078c2 <__multiply+0x8c>
 800795a:	46e0      	mov	r8, ip
 800795c:	e7dd      	b.n	800791a <__multiply+0xe4>
 800795e:	3e01      	subs	r6, #1
 8007960:	e799      	b.n	8007896 <__multiply+0x60>
	...

08007964 <__pow5mult>:
 8007964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007968:	4615      	mov	r5, r2
 800796a:	f012 0203 	ands.w	r2, r2, #3
 800796e:	4606      	mov	r6, r0
 8007970:	460f      	mov	r7, r1
 8007972:	d007      	beq.n	8007984 <__pow5mult+0x20>
 8007974:	3a01      	subs	r2, #1
 8007976:	4c21      	ldr	r4, [pc, #132]	; (80079fc <__pow5mult+0x98>)
 8007978:	2300      	movs	r3, #0
 800797a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800797e:	f7ff fec8 	bl	8007712 <__multadd>
 8007982:	4607      	mov	r7, r0
 8007984:	10ad      	asrs	r5, r5, #2
 8007986:	d035      	beq.n	80079f4 <__pow5mult+0x90>
 8007988:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800798a:	b93c      	cbnz	r4, 800799c <__pow5mult+0x38>
 800798c:	2010      	movs	r0, #16
 800798e:	f7ff fe59 	bl	8007644 <malloc>
 8007992:	6270      	str	r0, [r6, #36]	; 0x24
 8007994:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007998:	6004      	str	r4, [r0, #0]
 800799a:	60c4      	str	r4, [r0, #12]
 800799c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80079a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079a4:	b94c      	cbnz	r4, 80079ba <__pow5mult+0x56>
 80079a6:	f240 2171 	movw	r1, #625	; 0x271
 80079aa:	4630      	mov	r0, r6
 80079ac:	f7ff ff3a 	bl	8007824 <__i2b>
 80079b0:	2300      	movs	r3, #0
 80079b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80079b6:	4604      	mov	r4, r0
 80079b8:	6003      	str	r3, [r0, #0]
 80079ba:	f04f 0800 	mov.w	r8, #0
 80079be:	07eb      	lsls	r3, r5, #31
 80079c0:	d50a      	bpl.n	80079d8 <__pow5mult+0x74>
 80079c2:	4639      	mov	r1, r7
 80079c4:	4622      	mov	r2, r4
 80079c6:	4630      	mov	r0, r6
 80079c8:	f7ff ff35 	bl	8007836 <__multiply>
 80079cc:	4639      	mov	r1, r7
 80079ce:	4681      	mov	r9, r0
 80079d0:	4630      	mov	r0, r6
 80079d2:	f7ff fe87 	bl	80076e4 <_Bfree>
 80079d6:	464f      	mov	r7, r9
 80079d8:	106d      	asrs	r5, r5, #1
 80079da:	d00b      	beq.n	80079f4 <__pow5mult+0x90>
 80079dc:	6820      	ldr	r0, [r4, #0]
 80079de:	b938      	cbnz	r0, 80079f0 <__pow5mult+0x8c>
 80079e0:	4622      	mov	r2, r4
 80079e2:	4621      	mov	r1, r4
 80079e4:	4630      	mov	r0, r6
 80079e6:	f7ff ff26 	bl	8007836 <__multiply>
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	f8c0 8000 	str.w	r8, [r0]
 80079f0:	4604      	mov	r4, r0
 80079f2:	e7e4      	b.n	80079be <__pow5mult+0x5a>
 80079f4:	4638      	mov	r0, r7
 80079f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079fa:	bf00      	nop
 80079fc:	080083f8 	.word	0x080083f8

08007a00 <__lshift>:
 8007a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a04:	460c      	mov	r4, r1
 8007a06:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a0a:	6923      	ldr	r3, [r4, #16]
 8007a0c:	6849      	ldr	r1, [r1, #4]
 8007a0e:	eb0a 0903 	add.w	r9, sl, r3
 8007a12:	68a3      	ldr	r3, [r4, #8]
 8007a14:	4607      	mov	r7, r0
 8007a16:	4616      	mov	r6, r2
 8007a18:	f109 0501 	add.w	r5, r9, #1
 8007a1c:	42ab      	cmp	r3, r5
 8007a1e:	db32      	blt.n	8007a86 <__lshift+0x86>
 8007a20:	4638      	mov	r0, r7
 8007a22:	f7ff fe2b 	bl	800767c <_Balloc>
 8007a26:	2300      	movs	r3, #0
 8007a28:	4680      	mov	r8, r0
 8007a2a:	f100 0114 	add.w	r1, r0, #20
 8007a2e:	461a      	mov	r2, r3
 8007a30:	4553      	cmp	r3, sl
 8007a32:	db2b      	blt.n	8007a8c <__lshift+0x8c>
 8007a34:	6920      	ldr	r0, [r4, #16]
 8007a36:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a3a:	f104 0314 	add.w	r3, r4, #20
 8007a3e:	f016 021f 	ands.w	r2, r6, #31
 8007a42:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a46:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a4a:	d025      	beq.n	8007a98 <__lshift+0x98>
 8007a4c:	f1c2 0e20 	rsb	lr, r2, #32
 8007a50:	2000      	movs	r0, #0
 8007a52:	681e      	ldr	r6, [r3, #0]
 8007a54:	468a      	mov	sl, r1
 8007a56:	4096      	lsls	r6, r2
 8007a58:	4330      	orrs	r0, r6
 8007a5a:	f84a 0b04 	str.w	r0, [sl], #4
 8007a5e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007a62:	459c      	cmp	ip, r3
 8007a64:	fa20 f00e 	lsr.w	r0, r0, lr
 8007a68:	d814      	bhi.n	8007a94 <__lshift+0x94>
 8007a6a:	6048      	str	r0, [r1, #4]
 8007a6c:	b108      	cbz	r0, 8007a72 <__lshift+0x72>
 8007a6e:	f109 0502 	add.w	r5, r9, #2
 8007a72:	3d01      	subs	r5, #1
 8007a74:	4638      	mov	r0, r7
 8007a76:	f8c8 5010 	str.w	r5, [r8, #16]
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	f7ff fe32 	bl	80076e4 <_Bfree>
 8007a80:	4640      	mov	r0, r8
 8007a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a86:	3101      	adds	r1, #1
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	e7c7      	b.n	8007a1c <__lshift+0x1c>
 8007a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007a90:	3301      	adds	r3, #1
 8007a92:	e7cd      	b.n	8007a30 <__lshift+0x30>
 8007a94:	4651      	mov	r1, sl
 8007a96:	e7dc      	b.n	8007a52 <__lshift+0x52>
 8007a98:	3904      	subs	r1, #4
 8007a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007aa2:	459c      	cmp	ip, r3
 8007aa4:	d8f9      	bhi.n	8007a9a <__lshift+0x9a>
 8007aa6:	e7e4      	b.n	8007a72 <__lshift+0x72>

08007aa8 <__mcmp>:
 8007aa8:	6903      	ldr	r3, [r0, #16]
 8007aaa:	690a      	ldr	r2, [r1, #16]
 8007aac:	1a9b      	subs	r3, r3, r2
 8007aae:	b530      	push	{r4, r5, lr}
 8007ab0:	d10c      	bne.n	8007acc <__mcmp+0x24>
 8007ab2:	0092      	lsls	r2, r2, #2
 8007ab4:	3014      	adds	r0, #20
 8007ab6:	3114      	adds	r1, #20
 8007ab8:	1884      	adds	r4, r0, r2
 8007aba:	4411      	add	r1, r2
 8007abc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ac0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ac4:	4295      	cmp	r5, r2
 8007ac6:	d003      	beq.n	8007ad0 <__mcmp+0x28>
 8007ac8:	d305      	bcc.n	8007ad6 <__mcmp+0x2e>
 8007aca:	2301      	movs	r3, #1
 8007acc:	4618      	mov	r0, r3
 8007ace:	bd30      	pop	{r4, r5, pc}
 8007ad0:	42a0      	cmp	r0, r4
 8007ad2:	d3f3      	bcc.n	8007abc <__mcmp+0x14>
 8007ad4:	e7fa      	b.n	8007acc <__mcmp+0x24>
 8007ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8007ada:	e7f7      	b.n	8007acc <__mcmp+0x24>

08007adc <__mdiff>:
 8007adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ae0:	460d      	mov	r5, r1
 8007ae2:	4607      	mov	r7, r0
 8007ae4:	4611      	mov	r1, r2
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	4614      	mov	r4, r2
 8007aea:	f7ff ffdd 	bl	8007aa8 <__mcmp>
 8007aee:	1e06      	subs	r6, r0, #0
 8007af0:	d108      	bne.n	8007b04 <__mdiff+0x28>
 8007af2:	4631      	mov	r1, r6
 8007af4:	4638      	mov	r0, r7
 8007af6:	f7ff fdc1 	bl	800767c <_Balloc>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b04:	bfa4      	itt	ge
 8007b06:	4623      	movge	r3, r4
 8007b08:	462c      	movge	r4, r5
 8007b0a:	4638      	mov	r0, r7
 8007b0c:	6861      	ldr	r1, [r4, #4]
 8007b0e:	bfa6      	itte	ge
 8007b10:	461d      	movge	r5, r3
 8007b12:	2600      	movge	r6, #0
 8007b14:	2601      	movlt	r6, #1
 8007b16:	f7ff fdb1 	bl	800767c <_Balloc>
 8007b1a:	692b      	ldr	r3, [r5, #16]
 8007b1c:	60c6      	str	r6, [r0, #12]
 8007b1e:	6926      	ldr	r6, [r4, #16]
 8007b20:	f105 0914 	add.w	r9, r5, #20
 8007b24:	f104 0214 	add.w	r2, r4, #20
 8007b28:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007b2c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007b30:	f100 0514 	add.w	r5, r0, #20
 8007b34:	f04f 0e00 	mov.w	lr, #0
 8007b38:	f852 ab04 	ldr.w	sl, [r2], #4
 8007b3c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007b40:	fa1e f18a 	uxtah	r1, lr, sl
 8007b44:	b2a3      	uxth	r3, r4
 8007b46:	1ac9      	subs	r1, r1, r3
 8007b48:	0c23      	lsrs	r3, r4, #16
 8007b4a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007b4e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007b52:	b289      	uxth	r1, r1
 8007b54:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007b58:	45c8      	cmp	r8, r9
 8007b5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007b5e:	4694      	mov	ip, r2
 8007b60:	f845 3b04 	str.w	r3, [r5], #4
 8007b64:	d8e8      	bhi.n	8007b38 <__mdiff+0x5c>
 8007b66:	45bc      	cmp	ip, r7
 8007b68:	d304      	bcc.n	8007b74 <__mdiff+0x98>
 8007b6a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007b6e:	b183      	cbz	r3, 8007b92 <__mdiff+0xb6>
 8007b70:	6106      	str	r6, [r0, #16]
 8007b72:	e7c5      	b.n	8007b00 <__mdiff+0x24>
 8007b74:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007b78:	fa1e f381 	uxtah	r3, lr, r1
 8007b7c:	141a      	asrs	r2, r3, #16
 8007b7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b88:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007b8c:	f845 3b04 	str.w	r3, [r5], #4
 8007b90:	e7e9      	b.n	8007b66 <__mdiff+0x8a>
 8007b92:	3e01      	subs	r6, #1
 8007b94:	e7e9      	b.n	8007b6a <__mdiff+0x8e>

08007b96 <__d2b>:
 8007b96:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b9a:	460e      	mov	r6, r1
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	ec59 8b10 	vmov	r8, r9, d0
 8007ba2:	4615      	mov	r5, r2
 8007ba4:	f7ff fd6a 	bl	800767c <_Balloc>
 8007ba8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007bac:	4607      	mov	r7, r0
 8007bae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bb2:	bb34      	cbnz	r4, 8007c02 <__d2b+0x6c>
 8007bb4:	9301      	str	r3, [sp, #4]
 8007bb6:	f1b8 0300 	subs.w	r3, r8, #0
 8007bba:	d027      	beq.n	8007c0c <__d2b+0x76>
 8007bbc:	a802      	add	r0, sp, #8
 8007bbe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007bc2:	f7ff fe00 	bl	80077c6 <__lo0bits>
 8007bc6:	9900      	ldr	r1, [sp, #0]
 8007bc8:	b1f0      	cbz	r0, 8007c08 <__d2b+0x72>
 8007bca:	9a01      	ldr	r2, [sp, #4]
 8007bcc:	f1c0 0320 	rsb	r3, r0, #32
 8007bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	40c2      	lsrs	r2, r0
 8007bd8:	617b      	str	r3, [r7, #20]
 8007bda:	9201      	str	r2, [sp, #4]
 8007bdc:	9b01      	ldr	r3, [sp, #4]
 8007bde:	61bb      	str	r3, [r7, #24]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	bf14      	ite	ne
 8007be4:	2102      	movne	r1, #2
 8007be6:	2101      	moveq	r1, #1
 8007be8:	6139      	str	r1, [r7, #16]
 8007bea:	b1c4      	cbz	r4, 8007c1e <__d2b+0x88>
 8007bec:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007bf0:	4404      	add	r4, r0
 8007bf2:	6034      	str	r4, [r6, #0]
 8007bf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bf8:	6028      	str	r0, [r5, #0]
 8007bfa:	4638      	mov	r0, r7
 8007bfc:	b003      	add	sp, #12
 8007bfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c06:	e7d5      	b.n	8007bb4 <__d2b+0x1e>
 8007c08:	6179      	str	r1, [r7, #20]
 8007c0a:	e7e7      	b.n	8007bdc <__d2b+0x46>
 8007c0c:	a801      	add	r0, sp, #4
 8007c0e:	f7ff fdda 	bl	80077c6 <__lo0bits>
 8007c12:	9b01      	ldr	r3, [sp, #4]
 8007c14:	617b      	str	r3, [r7, #20]
 8007c16:	2101      	movs	r1, #1
 8007c18:	6139      	str	r1, [r7, #16]
 8007c1a:	3020      	adds	r0, #32
 8007c1c:	e7e5      	b.n	8007bea <__d2b+0x54>
 8007c1e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007c22:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c26:	6030      	str	r0, [r6, #0]
 8007c28:	6918      	ldr	r0, [r3, #16]
 8007c2a:	f7ff fdad 	bl	8007788 <__hi0bits>
 8007c2e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007c32:	e7e1      	b.n	8007bf8 <__d2b+0x62>

08007c34 <_calloc_r>:
 8007c34:	b538      	push	{r3, r4, r5, lr}
 8007c36:	fb02 f401 	mul.w	r4, r2, r1
 8007c3a:	4621      	mov	r1, r4
 8007c3c:	f7fe f9d6 	bl	8005fec <_malloc_r>
 8007c40:	4605      	mov	r5, r0
 8007c42:	b118      	cbz	r0, 8007c4c <_calloc_r+0x18>
 8007c44:	4622      	mov	r2, r4
 8007c46:	2100      	movs	r1, #0
 8007c48:	f7fe f9c8 	bl	8005fdc <memset>
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	bd38      	pop	{r3, r4, r5, pc}

08007c50 <_free_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	4605      	mov	r5, r0
 8007c54:	2900      	cmp	r1, #0
 8007c56:	d045      	beq.n	8007ce4 <_free_r+0x94>
 8007c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c5c:	1f0c      	subs	r4, r1, #4
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	bfb8      	it	lt
 8007c62:	18e4      	addlt	r4, r4, r3
 8007c64:	f7ff fd08 	bl	8007678 <__malloc_lock>
 8007c68:	4a1f      	ldr	r2, [pc, #124]	; (8007ce8 <_free_r+0x98>)
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	4610      	mov	r0, r2
 8007c6e:	b933      	cbnz	r3, 8007c7e <_free_r+0x2e>
 8007c70:	6063      	str	r3, [r4, #4]
 8007c72:	6014      	str	r4, [r2, #0]
 8007c74:	4628      	mov	r0, r5
 8007c76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c7a:	f7ff bcfe 	b.w	800767a <__malloc_unlock>
 8007c7e:	42a3      	cmp	r3, r4
 8007c80:	d90c      	bls.n	8007c9c <_free_r+0x4c>
 8007c82:	6821      	ldr	r1, [r4, #0]
 8007c84:	1862      	adds	r2, r4, r1
 8007c86:	4293      	cmp	r3, r2
 8007c88:	bf04      	itt	eq
 8007c8a:	681a      	ldreq	r2, [r3, #0]
 8007c8c:	685b      	ldreq	r3, [r3, #4]
 8007c8e:	6063      	str	r3, [r4, #4]
 8007c90:	bf04      	itt	eq
 8007c92:	1852      	addeq	r2, r2, r1
 8007c94:	6022      	streq	r2, [r4, #0]
 8007c96:	6004      	str	r4, [r0, #0]
 8007c98:	e7ec      	b.n	8007c74 <_free_r+0x24>
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	b10a      	cbz	r2, 8007ca4 <_free_r+0x54>
 8007ca0:	42a2      	cmp	r2, r4
 8007ca2:	d9fa      	bls.n	8007c9a <_free_r+0x4a>
 8007ca4:	6819      	ldr	r1, [r3, #0]
 8007ca6:	1858      	adds	r0, r3, r1
 8007ca8:	42a0      	cmp	r0, r4
 8007caa:	d10b      	bne.n	8007cc4 <_free_r+0x74>
 8007cac:	6820      	ldr	r0, [r4, #0]
 8007cae:	4401      	add	r1, r0
 8007cb0:	1858      	adds	r0, r3, r1
 8007cb2:	4282      	cmp	r2, r0
 8007cb4:	6019      	str	r1, [r3, #0]
 8007cb6:	d1dd      	bne.n	8007c74 <_free_r+0x24>
 8007cb8:	6810      	ldr	r0, [r2, #0]
 8007cba:	6852      	ldr	r2, [r2, #4]
 8007cbc:	605a      	str	r2, [r3, #4]
 8007cbe:	4401      	add	r1, r0
 8007cc0:	6019      	str	r1, [r3, #0]
 8007cc2:	e7d7      	b.n	8007c74 <_free_r+0x24>
 8007cc4:	d902      	bls.n	8007ccc <_free_r+0x7c>
 8007cc6:	230c      	movs	r3, #12
 8007cc8:	602b      	str	r3, [r5, #0]
 8007cca:	e7d3      	b.n	8007c74 <_free_r+0x24>
 8007ccc:	6820      	ldr	r0, [r4, #0]
 8007cce:	1821      	adds	r1, r4, r0
 8007cd0:	428a      	cmp	r2, r1
 8007cd2:	bf04      	itt	eq
 8007cd4:	6811      	ldreq	r1, [r2, #0]
 8007cd6:	6852      	ldreq	r2, [r2, #4]
 8007cd8:	6062      	str	r2, [r4, #4]
 8007cda:	bf04      	itt	eq
 8007cdc:	1809      	addeq	r1, r1, r0
 8007cde:	6021      	streq	r1, [r4, #0]
 8007ce0:	605c      	str	r4, [r3, #4]
 8007ce2:	e7c7      	b.n	8007c74 <_free_r+0x24>
 8007ce4:	bd38      	pop	{r3, r4, r5, pc}
 8007ce6:	bf00      	nop
 8007ce8:	20020684 	.word	0x20020684

08007cec <__ssputs_r>:
 8007cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf0:	688e      	ldr	r6, [r1, #8]
 8007cf2:	429e      	cmp	r6, r3
 8007cf4:	4682      	mov	sl, r0
 8007cf6:	460c      	mov	r4, r1
 8007cf8:	4690      	mov	r8, r2
 8007cfa:	4699      	mov	r9, r3
 8007cfc:	d837      	bhi.n	8007d6e <__ssputs_r+0x82>
 8007cfe:	898a      	ldrh	r2, [r1, #12]
 8007d00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d04:	d031      	beq.n	8007d6a <__ssputs_r+0x7e>
 8007d06:	6825      	ldr	r5, [r4, #0]
 8007d08:	6909      	ldr	r1, [r1, #16]
 8007d0a:	1a6f      	subs	r7, r5, r1
 8007d0c:	6965      	ldr	r5, [r4, #20]
 8007d0e:	2302      	movs	r3, #2
 8007d10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d14:	fb95 f5f3 	sdiv	r5, r5, r3
 8007d18:	f109 0301 	add.w	r3, r9, #1
 8007d1c:	443b      	add	r3, r7
 8007d1e:	429d      	cmp	r5, r3
 8007d20:	bf38      	it	cc
 8007d22:	461d      	movcc	r5, r3
 8007d24:	0553      	lsls	r3, r2, #21
 8007d26:	d530      	bpl.n	8007d8a <__ssputs_r+0x9e>
 8007d28:	4629      	mov	r1, r5
 8007d2a:	f7fe f95f 	bl	8005fec <_malloc_r>
 8007d2e:	4606      	mov	r6, r0
 8007d30:	b950      	cbnz	r0, 8007d48 <__ssputs_r+0x5c>
 8007d32:	230c      	movs	r3, #12
 8007d34:	f8ca 3000 	str.w	r3, [sl]
 8007d38:	89a3      	ldrh	r3, [r4, #12]
 8007d3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d3e:	81a3      	strh	r3, [r4, #12]
 8007d40:	f04f 30ff 	mov.w	r0, #4294967295
 8007d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d48:	463a      	mov	r2, r7
 8007d4a:	6921      	ldr	r1, [r4, #16]
 8007d4c:	f7fe f922 	bl	8005f94 <memcpy>
 8007d50:	89a3      	ldrh	r3, [r4, #12]
 8007d52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d5a:	81a3      	strh	r3, [r4, #12]
 8007d5c:	6126      	str	r6, [r4, #16]
 8007d5e:	6165      	str	r5, [r4, #20]
 8007d60:	443e      	add	r6, r7
 8007d62:	1bed      	subs	r5, r5, r7
 8007d64:	6026      	str	r6, [r4, #0]
 8007d66:	60a5      	str	r5, [r4, #8]
 8007d68:	464e      	mov	r6, r9
 8007d6a:	454e      	cmp	r6, r9
 8007d6c:	d900      	bls.n	8007d70 <__ssputs_r+0x84>
 8007d6e:	464e      	mov	r6, r9
 8007d70:	4632      	mov	r2, r6
 8007d72:	4641      	mov	r1, r8
 8007d74:	6820      	ldr	r0, [r4, #0]
 8007d76:	f7fe f918 	bl	8005faa <memmove>
 8007d7a:	68a3      	ldr	r3, [r4, #8]
 8007d7c:	1b9b      	subs	r3, r3, r6
 8007d7e:	60a3      	str	r3, [r4, #8]
 8007d80:	6823      	ldr	r3, [r4, #0]
 8007d82:	441e      	add	r6, r3
 8007d84:	6026      	str	r6, [r4, #0]
 8007d86:	2000      	movs	r0, #0
 8007d88:	e7dc      	b.n	8007d44 <__ssputs_r+0x58>
 8007d8a:	462a      	mov	r2, r5
 8007d8c:	f000 f90d 	bl	8007faa <_realloc_r>
 8007d90:	4606      	mov	r6, r0
 8007d92:	2800      	cmp	r0, #0
 8007d94:	d1e2      	bne.n	8007d5c <__ssputs_r+0x70>
 8007d96:	6921      	ldr	r1, [r4, #16]
 8007d98:	4650      	mov	r0, sl
 8007d9a:	f7ff ff59 	bl	8007c50 <_free_r>
 8007d9e:	e7c8      	b.n	8007d32 <__ssputs_r+0x46>

08007da0 <_svfiprintf_r>:
 8007da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	461d      	mov	r5, r3
 8007da6:	898b      	ldrh	r3, [r1, #12]
 8007da8:	061f      	lsls	r7, r3, #24
 8007daa:	b09d      	sub	sp, #116	; 0x74
 8007dac:	4680      	mov	r8, r0
 8007dae:	460c      	mov	r4, r1
 8007db0:	4616      	mov	r6, r2
 8007db2:	d50f      	bpl.n	8007dd4 <_svfiprintf_r+0x34>
 8007db4:	690b      	ldr	r3, [r1, #16]
 8007db6:	b96b      	cbnz	r3, 8007dd4 <_svfiprintf_r+0x34>
 8007db8:	2140      	movs	r1, #64	; 0x40
 8007dba:	f7fe f917 	bl	8005fec <_malloc_r>
 8007dbe:	6020      	str	r0, [r4, #0]
 8007dc0:	6120      	str	r0, [r4, #16]
 8007dc2:	b928      	cbnz	r0, 8007dd0 <_svfiprintf_r+0x30>
 8007dc4:	230c      	movs	r3, #12
 8007dc6:	f8c8 3000 	str.w	r3, [r8]
 8007dca:	f04f 30ff 	mov.w	r0, #4294967295
 8007dce:	e0c8      	b.n	8007f62 <_svfiprintf_r+0x1c2>
 8007dd0:	2340      	movs	r3, #64	; 0x40
 8007dd2:	6163      	str	r3, [r4, #20]
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd8:	2320      	movs	r3, #32
 8007dda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007dde:	2330      	movs	r3, #48	; 0x30
 8007de0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007de4:	9503      	str	r5, [sp, #12]
 8007de6:	f04f 0b01 	mov.w	fp, #1
 8007dea:	4637      	mov	r7, r6
 8007dec:	463d      	mov	r5, r7
 8007dee:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007df2:	b10b      	cbz	r3, 8007df8 <_svfiprintf_r+0x58>
 8007df4:	2b25      	cmp	r3, #37	; 0x25
 8007df6:	d13e      	bne.n	8007e76 <_svfiprintf_r+0xd6>
 8007df8:	ebb7 0a06 	subs.w	sl, r7, r6
 8007dfc:	d00b      	beq.n	8007e16 <_svfiprintf_r+0x76>
 8007dfe:	4653      	mov	r3, sl
 8007e00:	4632      	mov	r2, r6
 8007e02:	4621      	mov	r1, r4
 8007e04:	4640      	mov	r0, r8
 8007e06:	f7ff ff71 	bl	8007cec <__ssputs_r>
 8007e0a:	3001      	adds	r0, #1
 8007e0c:	f000 80a4 	beq.w	8007f58 <_svfiprintf_r+0x1b8>
 8007e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e12:	4453      	add	r3, sl
 8007e14:	9309      	str	r3, [sp, #36]	; 0x24
 8007e16:	783b      	ldrb	r3, [r7, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 809d 	beq.w	8007f58 <_svfiprintf_r+0x1b8>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	f04f 32ff 	mov.w	r2, #4294967295
 8007e24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e28:	9304      	str	r3, [sp, #16]
 8007e2a:	9307      	str	r3, [sp, #28]
 8007e2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e30:	931a      	str	r3, [sp, #104]	; 0x68
 8007e32:	462f      	mov	r7, r5
 8007e34:	2205      	movs	r2, #5
 8007e36:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007e3a:	4850      	ldr	r0, [pc, #320]	; (8007f7c <_svfiprintf_r+0x1dc>)
 8007e3c:	f7f8 fa08 	bl	8000250 <memchr>
 8007e40:	9b04      	ldr	r3, [sp, #16]
 8007e42:	b9d0      	cbnz	r0, 8007e7a <_svfiprintf_r+0xda>
 8007e44:	06d9      	lsls	r1, r3, #27
 8007e46:	bf44      	itt	mi
 8007e48:	2220      	movmi	r2, #32
 8007e4a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e4e:	071a      	lsls	r2, r3, #28
 8007e50:	bf44      	itt	mi
 8007e52:	222b      	movmi	r2, #43	; 0x2b
 8007e54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e58:	782a      	ldrb	r2, [r5, #0]
 8007e5a:	2a2a      	cmp	r2, #42	; 0x2a
 8007e5c:	d015      	beq.n	8007e8a <_svfiprintf_r+0xea>
 8007e5e:	9a07      	ldr	r2, [sp, #28]
 8007e60:	462f      	mov	r7, r5
 8007e62:	2000      	movs	r0, #0
 8007e64:	250a      	movs	r5, #10
 8007e66:	4639      	mov	r1, r7
 8007e68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e6c:	3b30      	subs	r3, #48	; 0x30
 8007e6e:	2b09      	cmp	r3, #9
 8007e70:	d94d      	bls.n	8007f0e <_svfiprintf_r+0x16e>
 8007e72:	b1b8      	cbz	r0, 8007ea4 <_svfiprintf_r+0x104>
 8007e74:	e00f      	b.n	8007e96 <_svfiprintf_r+0xf6>
 8007e76:	462f      	mov	r7, r5
 8007e78:	e7b8      	b.n	8007dec <_svfiprintf_r+0x4c>
 8007e7a:	4a40      	ldr	r2, [pc, #256]	; (8007f7c <_svfiprintf_r+0x1dc>)
 8007e7c:	1a80      	subs	r0, r0, r2
 8007e7e:	fa0b f000 	lsl.w	r0, fp, r0
 8007e82:	4318      	orrs	r0, r3
 8007e84:	9004      	str	r0, [sp, #16]
 8007e86:	463d      	mov	r5, r7
 8007e88:	e7d3      	b.n	8007e32 <_svfiprintf_r+0x92>
 8007e8a:	9a03      	ldr	r2, [sp, #12]
 8007e8c:	1d11      	adds	r1, r2, #4
 8007e8e:	6812      	ldr	r2, [r2, #0]
 8007e90:	9103      	str	r1, [sp, #12]
 8007e92:	2a00      	cmp	r2, #0
 8007e94:	db01      	blt.n	8007e9a <_svfiprintf_r+0xfa>
 8007e96:	9207      	str	r2, [sp, #28]
 8007e98:	e004      	b.n	8007ea4 <_svfiprintf_r+0x104>
 8007e9a:	4252      	negs	r2, r2
 8007e9c:	f043 0302 	orr.w	r3, r3, #2
 8007ea0:	9207      	str	r2, [sp, #28]
 8007ea2:	9304      	str	r3, [sp, #16]
 8007ea4:	783b      	ldrb	r3, [r7, #0]
 8007ea6:	2b2e      	cmp	r3, #46	; 0x2e
 8007ea8:	d10c      	bne.n	8007ec4 <_svfiprintf_r+0x124>
 8007eaa:	787b      	ldrb	r3, [r7, #1]
 8007eac:	2b2a      	cmp	r3, #42	; 0x2a
 8007eae:	d133      	bne.n	8007f18 <_svfiprintf_r+0x178>
 8007eb0:	9b03      	ldr	r3, [sp, #12]
 8007eb2:	1d1a      	adds	r2, r3, #4
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	9203      	str	r2, [sp, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	bfb8      	it	lt
 8007ebc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ec0:	3702      	adds	r7, #2
 8007ec2:	9305      	str	r3, [sp, #20]
 8007ec4:	4d2e      	ldr	r5, [pc, #184]	; (8007f80 <_svfiprintf_r+0x1e0>)
 8007ec6:	7839      	ldrb	r1, [r7, #0]
 8007ec8:	2203      	movs	r2, #3
 8007eca:	4628      	mov	r0, r5
 8007ecc:	f7f8 f9c0 	bl	8000250 <memchr>
 8007ed0:	b138      	cbz	r0, 8007ee2 <_svfiprintf_r+0x142>
 8007ed2:	2340      	movs	r3, #64	; 0x40
 8007ed4:	1b40      	subs	r0, r0, r5
 8007ed6:	fa03 f000 	lsl.w	r0, r3, r0
 8007eda:	9b04      	ldr	r3, [sp, #16]
 8007edc:	4303      	orrs	r3, r0
 8007ede:	3701      	adds	r7, #1
 8007ee0:	9304      	str	r3, [sp, #16]
 8007ee2:	7839      	ldrb	r1, [r7, #0]
 8007ee4:	4827      	ldr	r0, [pc, #156]	; (8007f84 <_svfiprintf_r+0x1e4>)
 8007ee6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007eea:	2206      	movs	r2, #6
 8007eec:	1c7e      	adds	r6, r7, #1
 8007eee:	f7f8 f9af 	bl	8000250 <memchr>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	d038      	beq.n	8007f68 <_svfiprintf_r+0x1c8>
 8007ef6:	4b24      	ldr	r3, [pc, #144]	; (8007f88 <_svfiprintf_r+0x1e8>)
 8007ef8:	bb13      	cbnz	r3, 8007f40 <_svfiprintf_r+0x1a0>
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	3307      	adds	r3, #7
 8007efe:	f023 0307 	bic.w	r3, r3, #7
 8007f02:	3308      	adds	r3, #8
 8007f04:	9303      	str	r3, [sp, #12]
 8007f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f08:	444b      	add	r3, r9
 8007f0a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f0c:	e76d      	b.n	8007dea <_svfiprintf_r+0x4a>
 8007f0e:	fb05 3202 	mla	r2, r5, r2, r3
 8007f12:	2001      	movs	r0, #1
 8007f14:	460f      	mov	r7, r1
 8007f16:	e7a6      	b.n	8007e66 <_svfiprintf_r+0xc6>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	3701      	adds	r7, #1
 8007f1c:	9305      	str	r3, [sp, #20]
 8007f1e:	4619      	mov	r1, r3
 8007f20:	250a      	movs	r5, #10
 8007f22:	4638      	mov	r0, r7
 8007f24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f28:	3a30      	subs	r2, #48	; 0x30
 8007f2a:	2a09      	cmp	r2, #9
 8007f2c:	d903      	bls.n	8007f36 <_svfiprintf_r+0x196>
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d0c8      	beq.n	8007ec4 <_svfiprintf_r+0x124>
 8007f32:	9105      	str	r1, [sp, #20]
 8007f34:	e7c6      	b.n	8007ec4 <_svfiprintf_r+0x124>
 8007f36:	fb05 2101 	mla	r1, r5, r1, r2
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	4607      	mov	r7, r0
 8007f3e:	e7f0      	b.n	8007f22 <_svfiprintf_r+0x182>
 8007f40:	ab03      	add	r3, sp, #12
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	4622      	mov	r2, r4
 8007f46:	4b11      	ldr	r3, [pc, #68]	; (8007f8c <_svfiprintf_r+0x1ec>)
 8007f48:	a904      	add	r1, sp, #16
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	f7fe f930 	bl	80061b0 <_printf_float>
 8007f50:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007f54:	4681      	mov	r9, r0
 8007f56:	d1d6      	bne.n	8007f06 <_svfiprintf_r+0x166>
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	065b      	lsls	r3, r3, #25
 8007f5c:	f53f af35 	bmi.w	8007dca <_svfiprintf_r+0x2a>
 8007f60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f62:	b01d      	add	sp, #116	; 0x74
 8007f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f68:	ab03      	add	r3, sp, #12
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	4622      	mov	r2, r4
 8007f6e:	4b07      	ldr	r3, [pc, #28]	; (8007f8c <_svfiprintf_r+0x1ec>)
 8007f70:	a904      	add	r1, sp, #16
 8007f72:	4640      	mov	r0, r8
 8007f74:	f7fe fbbe 	bl	80066f4 <_printf_i>
 8007f78:	e7ea      	b.n	8007f50 <_svfiprintf_r+0x1b0>
 8007f7a:	bf00      	nop
 8007f7c:	08008404 	.word	0x08008404
 8007f80:	0800840a 	.word	0x0800840a
 8007f84:	0800840e 	.word	0x0800840e
 8007f88:	080061b1 	.word	0x080061b1
 8007f8c:	08007ced 	.word	0x08007ced

08007f90 <__ascii_wctomb>:
 8007f90:	b149      	cbz	r1, 8007fa6 <__ascii_wctomb+0x16>
 8007f92:	2aff      	cmp	r2, #255	; 0xff
 8007f94:	bf85      	ittet	hi
 8007f96:	238a      	movhi	r3, #138	; 0x8a
 8007f98:	6003      	strhi	r3, [r0, #0]
 8007f9a:	700a      	strbls	r2, [r1, #0]
 8007f9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007fa0:	bf98      	it	ls
 8007fa2:	2001      	movls	r0, #1
 8007fa4:	4770      	bx	lr
 8007fa6:	4608      	mov	r0, r1
 8007fa8:	4770      	bx	lr

08007faa <_realloc_r>:
 8007faa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fac:	4607      	mov	r7, r0
 8007fae:	4614      	mov	r4, r2
 8007fb0:	460e      	mov	r6, r1
 8007fb2:	b921      	cbnz	r1, 8007fbe <_realloc_r+0x14>
 8007fb4:	4611      	mov	r1, r2
 8007fb6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007fba:	f7fe b817 	b.w	8005fec <_malloc_r>
 8007fbe:	b922      	cbnz	r2, 8007fca <_realloc_r+0x20>
 8007fc0:	f7ff fe46 	bl	8007c50 <_free_r>
 8007fc4:	4625      	mov	r5, r4
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fca:	f000 f814 	bl	8007ff6 <_malloc_usable_size_r>
 8007fce:	42a0      	cmp	r0, r4
 8007fd0:	d20f      	bcs.n	8007ff2 <_realloc_r+0x48>
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4638      	mov	r0, r7
 8007fd6:	f7fe f809 	bl	8005fec <_malloc_r>
 8007fda:	4605      	mov	r5, r0
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	d0f2      	beq.n	8007fc6 <_realloc_r+0x1c>
 8007fe0:	4631      	mov	r1, r6
 8007fe2:	4622      	mov	r2, r4
 8007fe4:	f7fd ffd6 	bl	8005f94 <memcpy>
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4638      	mov	r0, r7
 8007fec:	f7ff fe30 	bl	8007c50 <_free_r>
 8007ff0:	e7e9      	b.n	8007fc6 <_realloc_r+0x1c>
 8007ff2:	4635      	mov	r5, r6
 8007ff4:	e7e7      	b.n	8007fc6 <_realloc_r+0x1c>

08007ff6 <_malloc_usable_size_r>:
 8007ff6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ffa:	1f18      	subs	r0, r3, #4
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	bfbc      	itt	lt
 8008000:	580b      	ldrlt	r3, [r1, r0]
 8008002:	18c0      	addlt	r0, r0, r3
 8008004:	4770      	bx	lr
	...

08008008 <_init>:
 8008008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800800a:	bf00      	nop
 800800c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800800e:	bc08      	pop	{r3}
 8008010:	469e      	mov	lr, r3
 8008012:	4770      	bx	lr

08008014 <_fini>:
 8008014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008016:	bf00      	nop
 8008018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801a:	bc08      	pop	{r3}
 800801c:	469e      	mov	lr, r3
 800801e:	4770      	bx	lr
