
*** Running vivado
    with args -log msg_out_strm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source msg_out_strm.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source msg_out_strm.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1116.531 ; gain = 182.086 ; free physical = 445 ; free virtual = 6506
INFO: [Synth 8-638] synthesizing module 'msg_out_strm' [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_out_strm/synth/msg_out_strm.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'msg_out_strm' (26#1) [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/msg_out_strm/synth/msg_out_strm.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1329.680 ; gain = 395.234 ; free physical = 142 ; free virtual = 5742
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1329.680 ; gain = 395.234 ; free physical = 142 ; free virtual = 5741
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1458.691 ; gain = 0.004 ; free physical = 124 ; free virtual = 5622
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1458.691 ; gain = 524.246 ; free physical = 157 ; free virtual = 5601
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1458.691 ; gain = 524.246 ; free physical = 157 ; free virtual = 5601
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1458.691 ; gain = 524.246 ; free physical = 158 ; free virtual = 5601
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1458.691 ; gain = 524.246 ; free physical = 155 ; free virtual = 5598
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 1458.695 ; gain = 524.250 ; free physical = 139 ; free virtual = 5582
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1460.688 ; gain = 526.242 ; free physical = 122 ; free virtual = 5466
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 1460.688 ; gain = 526.242 ; free physical = 122 ; free virtual = 5466
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 1480.719 ; gain = 546.273 ; free physical = 139 ; free virtual = 5451
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |     8|
|3     |LUT3     |     4|
|4     |LUT4     |     9|
|5     |LUT5     |     6|
|6     |LUT6     |     4|
|7     |RAMB36E1 |     2|
|8     |FDCE     |    21|
|9     |FDPE     |    26|
|10    |FDRE     |   132|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1480.723 ; gain = 546.277 ; free physical = 139 ; free virtual = 5451
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1493.723 ; gain = 469.773 ; free physical = 126 ; free virtual = 5439
