// Seed: 1042072544
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output logic id_2
    , id_13,
    output wor id_3,
    output wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11
);
  always id_2 = #1 1'b0 * id_10;
  notif0 (id_2, id_8, id_9);
  uwire id_14 = id_11;
  module_0();
  wire  id_15;
  wire  id_16;
  wire  id_17;
endmodule
