$date
	Mon Oct 15 22:21:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_halfAdder $end
$var wire 1 ! wsum $end
$var wire 1 " wcarry $end
$var reg 1 # rbit1 $end
$var reg 1 $ rbit2 $end
$scope module ins $end
$var wire 1 " carry $end
$var wire 1 # inputBit1 $end
$var wire 1 $ inputBit2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1$
#200
0$
1#
#300
0!
1"
1$
#800
