Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 18:00:13 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
score_one/i8236_3_lut/A	->	score_one/i8236_3_lut/Z

++++ Loop2
score_one/i8234_3_lut/A	->	score_one/i8234_3_lut/Z

++++ Loop3
score_one/i8222_3_lut/A	->	score_one/i8222_3_lut/Z

++++ Loop4
score_two/i8238_3_lut/A	->	score_two/i8238_3_lut/Z

++++ Loop5
score_two/i8224_3_lut/A	->	score_two/i8224_3_lut/Z

++++ Loop6
score_two/i8240_3_lut/A	->	score_two/i8240_3_lut/Z

++++ Loop7
paused_menu/i11402_2_lut_3_lut/A	->	paused_menu/i11402_2_lut_3_lut/Z

++++ Loop8
paused_menu/i8226_3_lut_3_lut/A	->	paused_menu/i8226_3_lut_3_lut/Z

++++ Loop9
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop10
paused_menu/i8218_3_lut_4_lut_3_lut/C	->	paused_menu/i8218_3_lut_4_lut_3_lut/Z

++++ Loop11
paused_menu/i11401_3_lut/C	->	paused_menu/i11401_3_lut/Z

++++ Loop12
paused_menu/i1_3_lut_adj_159/B	->	paused_menu/i1_3_lut_adj_159/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          16.529 ns |         60.500 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.86941%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   62.936 ns |   13   |   20.830 ns |  48.008 MHz |       40       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   23.271 ns |    4   |   16.529 ns |  60.500 MHz |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}              
                                         |   23.272 ns 
{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}              
                                         |   23.272 ns 
vga_driver/h_count_558__i9/SR            |   23.682 ns 
{vga_driver/h_count_558__i7/SR   vga_driver/h_count_558__i8/SR}              
                                         |   23.682 ns 
{vga_driver/v_count__i0/SP   vga_driver/v_count__i1/SP}              
                                         |   23.788 ns 
{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}              
                                         |   23.788 ns 
{vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}              
                                         |   23.788 ns 
{vga_driver/h_count_558__i5/SR   vga_driver/h_count_558__i6/SR}              
                                         |   24.199 ns 
{vga_driver/h_count_558__i3/SR   vga_driver/h_count_558__i4/SR}              
                                         |   24.199 ns 
{vga_driver/h_count_558__i1/SR   vga_driver/h_count_558__i2/SR}              
                                         |   24.199 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       40       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
buzzer_clock_557__i1/D                   |    3.417 ns 
buzzer_clock_557__i2/D                   |    3.417 ns 
buzzer_clock_557__i3/D                   |    3.417 ns 
tick_c/D                                 |    3.417 ns 
buzzer_clock_557__i4/D                   |    3.417 ns 
buzzer_clock_557__i5/D                   |    3.417 ns 
buzzer_clock_557__i6/D                   |    3.417 ns 
buzzer_clock_557__i7/D                   |    3.417 ns 
buzzer_clock_557__i8/D                   |    3.417 ns 
buzzer_clock_557__i9/D                   |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i0/SR   vga_driver/v_count__i1/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i3                                |                  No Clock
pos_y_i4                                |                  No Clock
accelerator_timer_560__i5               |                  No Clock
accelerator_timer_560__i6               |                  No Clock
pos_y_i0                                |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
accelerator_timer_560__i1               |                  No Clock
accelerator_timer_560__i2               |                  No Clock
accelerator_timer_560__i0               |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       972
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 71.7% (route), 28.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 62.936 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       20.198
-------------------------------------   ------
End-of-path arrival time( ns )          25.708

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            5.298        25.231  1       
i82_2_lut/B->i82_2_lut/Z                  SLICE_R14C31B   A0_TO_F0_DELAY       0.477        25.708  1       
n55                                                       NET DELAY            0.000        25.708  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 68.3% (route), 31.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.082 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.052
-------------------------------------   ------
End-of-path arrival time( ns )          23.562

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            3.152        23.085  1       
i8119_2_lut/A->i8119_2_lut/Z              SLICE_R25C26A   A0_TO_F0_DELAY       0.477        23.562  1       
n108347                                                   NET DELAY            0.000        23.562  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.122 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.681
-------------------------------------   ------
End-of-path arrival time( ns )          23.191

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            3.258        23.191  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.122 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.681
-------------------------------------   ------
End-of-path arrival time( ns )          23.191

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            3.258        23.191  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.122 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.681
-------------------------------------   ------
End-of-path arrival time( ns )          23.191

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            3.258        23.191  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 68.1% (route), 31.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.201 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.933
-------------------------------------   ------
End-of-path arrival time( ns )          23.443

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            3.033        22.966  1       
i8116_2_lut/A->i8116_2_lut/Z              SLICE_R25C25B   C1_TO_F1_DELAY       0.477        23.443  1       
n108344                                                   NET DELAY            0.000        23.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 68.1% (route), 31.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.201 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.933
-------------------------------------   ------
End-of-path arrival time( ns )          23.443

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            3.033        22.966  1       
i8120_2_lut/A->i8120_2_lut/Z              SLICE_R25C25C   C1_TO_F1_DELAY       0.477        23.443  1       
n108348                                                   NET DELAY            0.000        23.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.668
-------------------------------------   ------
End-of-path arrival time( ns )          23.178

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            2.768        22.701  1       
i8117_2_lut/A->i8117_2_lut/Z              SLICE_R25C25B   D0_TO_F0_DELAY       0.477        23.178  1       
n108345                                                   NET DELAY            0.000        23.178  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.668
-------------------------------------   ------
End-of-path arrival time( ns )          23.178

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            2.768        22.701  1       
i8118_2_lut/A->i8118_2_lut/Z              SLICE_R25C26A   D1_TO_F1_DELAY       0.477        23.178  1       
n108346                                                   NET DELAY            0.000        23.178  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.668
-------------------------------------   ------
End-of-path arrival time( ns )          23.178

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R24C25A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R24C25A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n115629                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R24C25B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n129794                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R24C25B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n115631                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R24C25C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n129797                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R24C25C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n115633                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R24C25D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n129800                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R24C25D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n115635                                                   NET DELAY            1.219        12.225  1       
add_85_add_5_9/D0->add_85_add_5_9/S0      SLICE_R24C26A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_43[7]                                   NET DELAY            2.490        15.165  1       
i795_4_lut/B->i795_4_lut/Z                SLICE_R25C25A   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R25C25A   C1_TO_F1_DELAY       0.450        16.397  2       
n120972                                                   NET DELAY            3.086        19.483  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R25C26B   B1_TO_F1_DELAY       0.450        19.933  11      
timer_clock_14__N_58                                      NET DELAY            2.768        22.701  1       
i8121_2_lut/A->i8121_2_lut/Z              SLICE_R25C25C   D0_TO_F0_DELAY       0.477        23.178  1       
n108349                                                   NET DELAY            0.000        23.178  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.271 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.330
-------------------------------------------   ------
End-of-path arrival time( ns )                26.957

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        4.516        26.957  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.271 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.330
-------------------------------------------   ------
End-of-path arrival time( ns )                26.957

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        4.516        26.957  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/h_count_558__i7/SR   vga_driver/h_count_558__i8/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.681 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.589
-------------------------------------------   ------
End-of-path arrival time( ns )                26.216

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        3.775        26.216  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : vga_driver/h_count_558__i9/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.681 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.589
-------------------------------------------   ------
End-of-path arrival time( ns )                26.216

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        3.775        26.216  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.787 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.814
-------------------------------------------   ------
End-of-path arrival time( ns )                26.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        4.000        26.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.787 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.814
-------------------------------------------   ------
End-of-path arrival time( ns )                26.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        4.000        26.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/v_count__i0/SP   vga_driver/v_count__i1/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.787 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.814
-------------------------------------------   ------
End-of-path arrival time( ns )                26.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        4.000        26.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : vga_driver/h_count_558__i0/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.198 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.072
-------------------------------------------   ------
End-of-path arrival time( ns )                25.699

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        3.258        25.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/h_count_558__i1/SR   vga_driver/h_count_558__i2/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.198 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.072
-------------------------------------------   ------
End-of-path arrival time( ns )                25.699

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        3.258        25.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : {vga_driver/h_count_558__i3/SR   vga_driver/h_count_558__i4/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.198 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.072
-------------------------------------------   ------
End-of-path arrival time( ns )                25.699

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        5.589        17.607  1       
vga_driver/i18730_2_lut_3_lut/C->vga_driver/i18730_2_lut_3_lut/Z
                                          SLICE_R15C16C   B0_TO_F0_DELAY   0.450        18.057  6       
n113328                                                   NET DELAY        3.152        21.209  1       
vga_driver/i4_4_lut_adj_119/D->vga_driver/i4_4_lut_adj_119/Z
                                          SLICE_R14C17A   A1_TO_F1_DELAY   0.477        21.686  1       
n10_adj_1351                                              NET DELAY        0.305        21.991  1       
menu/i1_4_lut_4_lut/C->menu/i1_4_lut_4_lut/Z
                                          SLICE_R14C17B   C0_TO_F0_DELAY   0.450        22.441  11      
n99147                                                    NET DELAY        3.258        25.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i0/Q
Path End         : buzzer_clock_557__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_557__i0/CK->buzzer_clock_557__i0/Q
                                          SLICE_R21C13A   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[0]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_1/C1->buzzer_clock_557_add_4_1/S1
                                          SLICE_R21C13A   C1_TO_F1_DELAY   0.450         8.927  1       
n55_adj_1335                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i2/Q
Path End         : buzzer_clock_557__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i1/CK   buzzer_clock_557__i2/CK}->buzzer_clock_557__i2/Q
                                          SLICE_R21C13B   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[2]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_3/C1->buzzer_clock_557_add_4_3/S1
                                          SLICE_R21C13B   C1_TO_F1_DELAY   0.450         8.927  1       
n53                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i1/Q
Path End         : buzzer_clock_557__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i1/CK   buzzer_clock_557__i2/CK}->buzzer_clock_557__i1/Q
                                          SLICE_R21C13B   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[1]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_3/C0->buzzer_clock_557_add_4_3/S0
                                          SLICE_R21C13B   C0_TO_F0_DELAY   0.450         8.927  1       
n54                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i4/Q
Path End         : buzzer_clock_557__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i3/CK   buzzer_clock_557__i4/CK}->buzzer_clock_557__i4/Q
                                          SLICE_R21C13C   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[4]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_5/C1->buzzer_clock_557_add_4_5/S1
                                          SLICE_R21C13C   C1_TO_F1_DELAY   0.450         8.927  1       
n51                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i3/Q
Path End         : buzzer_clock_557__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i3/CK   buzzer_clock_557__i4/CK}->buzzer_clock_557__i3/Q
                                          SLICE_R21C13C   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[3]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_5/C0->buzzer_clock_557_add_4_5/S0
                                          SLICE_R21C13C   C0_TO_F0_DELAY   0.450         8.927  1       
n52                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i6/Q
Path End         : buzzer_clock_557__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i5/CK   buzzer_clock_557__i6/CK}->buzzer_clock_557__i6/Q
                                          SLICE_R21C13D   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[6]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_7/C1->buzzer_clock_557_add_4_7/S1
                                          SLICE_R21C13D   C1_TO_F1_DELAY   0.450         8.927  1       
n49                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i5/Q
Path End         : buzzer_clock_557__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i5/CK   buzzer_clock_557__i6/CK}->buzzer_clock_557__i5/Q
                                          SLICE_R21C13D   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[5]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_7/C0->buzzer_clock_557_add_4_7/S0
                                          SLICE_R21C13D   C0_TO_F0_DELAY   0.450         8.927  1       
n50                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i8/Q
Path End         : buzzer_clock_557__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i7/CK   buzzer_clock_557__i8/CK}->buzzer_clock_557__i8/Q
                                          SLICE_R21C14A   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[8]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_9/C1->buzzer_clock_557_add_4_9/S1
                                          SLICE_R21C14A   C1_TO_F1_DELAY   0.450         8.927  1       
n47_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i7/Q
Path End         : buzzer_clock_557__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i7/CK   buzzer_clock_557__i8/CK}->buzzer_clock_557__i7/Q
                                          SLICE_R21C14A   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[7]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_9/C0->buzzer_clock_557_add_4_9/S0
                                          SLICE_R21C14A   C0_TO_F0_DELAY   0.450         8.927  1       
n48                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i9/Q
Path End         : buzzer_clock_557__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_557__i9/CK->buzzer_clock_557__i9/Q
                                          SLICE_R21C14B   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[9]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_557_add_4_11/C0->buzzer_clock_557_add_4_11/S0
                                          SLICE_R21C14B   C0_TO_F0_DELAY   0.450         8.927  1       
n46_adj_1336                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i0/Q
Path End         : vga_driver/h_count_558__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_558__i0/CK->vga_driver/h_count_558__i0/Q
                                          SLICE_R8C17A    CLK_TO_Q1_DELAY  1.391        12.018  17      
pixel_col[0]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_1/C1->vga_driver/h_count_558_add_4_1/S1
                                          SLICE_R8C17A    C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i1/Q
Path End         : vga_driver/h_count_558__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i1/CK   vga_driver/h_count_558__i2/CK}->vga_driver/h_count_558__i1/Q
                                          SLICE_R8C17B    CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_3/C0->vga_driver/h_count_558_add_4_3/S0
                                          SLICE_R8C17B    C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/h_count_558__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE_R8C17C    CLK_TO_Q1_DELAY  1.391        12.018  27      
pixel_col[4]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_5/C1->vga_driver/h_count_558_add_4_5/S1
                                          SLICE_R8C17C    C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i3/Q
Path End         : vga_driver/h_count_558__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i3/Q
                                          SLICE_R8C17C    CLK_TO_Q0_DELAY  1.391        12.018  19      
pixel_col[3]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_5/C0->vga_driver/h_count_558_add_4_5/S0
                                          SLICE_R8C17C    C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i6/Q
Path End         : vga_driver/h_count_558__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i6/Q
                                          SLICE_R8C17D    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[6]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_7/C1->vga_driver/h_count_558_add_4_7/S1
                                          SLICE_R8C17D    C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i5/Q
Path End         : vga_driver/h_count_558__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i5/CK   vga_driver/h_count_558__i6/CK}->vga_driver/h_count_558__i5/Q
                                          SLICE_R8C17D    CLK_TO_Q0_DELAY  1.391        12.018  19      
pixel_col[5]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_7/C0->vga_driver/h_count_558_add_4_7/S0
                                          SLICE_R8C17D    C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i8/Q
Path End         : vga_driver/h_count_558__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i7/CK   vga_driver/h_count_558__i8/CK}->vga_driver/h_count_558__i8/Q
                                          SLICE_R8C18A    CLK_TO_Q1_DELAY  1.391        12.018  19      
pixel_col[8]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_9/C1->vga_driver/h_count_558_add_4_9/S1
                                          SLICE_R8C18A    C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i7/Q
Path End         : vga_driver/h_count_558__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i7/CK   vga_driver/h_count_558__i8/CK}->vga_driver/h_count_558__i7/Q
                                          SLICE_R8C18A    CLK_TO_Q0_DELAY  1.391        12.018  23      
pixel_col[7]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_9/C0->vga_driver/h_count_558_add_4_9/S0
                                          SLICE_R8C18A    C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i9/Q
Path End         : vga_driver/h_count_558__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_558__i9/CK->vga_driver/h_count_558__i9/Q
                                          SLICE_R8C18B    CLK_TO_Q0_DELAY  1.391        12.018  18      
pixel_col[9]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_558_add_4_11/C0->vga_driver/h_count_558_add_4_11/S0
                                          SLICE_R8C18B    C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[9]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i1/Q
Path End         : vga_driver/h_count_558__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.470 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.470
-------------------------------------------   ------
End-of-path arrival time( ns )                14.097

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_558__i1/CK   vga_driver/h_count_558__i2/CK}->vga_driver/h_count_558__i1/Q
                                          SLICE_R8C17B    CLK_TO_Q0_DELAY    1.391        12.018  16      
pixel_col[1]                                              NET DELAY          1.576        13.594  1       
vga_driver/h_count_558_add_4_3/C0->vga_driver/h_count_558_add_4_3/CO0
                                          SLICE_R8C17B    C0_TO_COUT0_DELAY  0.053        13.647  2       
vga_driver/n130343                                        NET DELAY          0.000        13.647  1       
vga_driver/h_count_558_add_4_3/D1->vga_driver/h_count_558_add_4_3/S1
                                          SLICE_R8C17B    D1_TO_F1_DELAY     0.450        14.097  1       
vga_driver/n45[2]                                         NET DELAY          0.000        14.097  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

