// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/04/2025 11:14:55"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Top_Problema1_FPGA_7SEG (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[2]~input_o ;
wire \k2_q~0_combout ;
wire \KEY[1]~input_o ;
wire \k2_q~q ;
wire \k2_d~q ;
wire \KEY[3]~input_o ;
wire \k3_q~0_combout ;
wire \k3_q~q ;
wire \k3_d~q ;
wire \opcode_reg[0]~0_combout ;
wire \k2_fall~combout ;
wire \opcode_reg[1]~DUPLICATE_q ;
wire \opcode_reg~3_combout ;
wire \opcode_reg[2]~DUPLICATE_q ;
wire \opcode_reg~2_combout ;
wire \opcode_reg[0]~1_combout ;
wire \opcode_reg~4_combout ;
wire \opcode_reg[3]~DUPLICATE_q ;
wire \SW[2]~input_o ;
wire \KEY[0]~input_o ;
wire \key0_sync~0_combout ;
wire \key0_sync~q ;
wire \key0_sync_d~q ;
wire \load_pulse~combout ;
wire \opcode_reg[0]~DUPLICATE_q ;
wire \dut|Mux3~1_combout ;
wire \SW[5]~input_o ;
wire \SW[1]~input_o ;
wire \dut|Mux3~10_combout ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[6]~input_o ;
wire \dut|Mux3~0_combout ;
wire \SW[4]~input_o ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \dut|Equal0~0_combout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout ;
wire \SW[3]~input_o ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15 ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout ;
wire \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \dut|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ;
wire \dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \dut|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \dut|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ;
wire \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \dut|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \dut|Div0|auto_generated|divider|divider|op_4~18_cout ;
wire \dut|Div0|auto_generated|divider|divider|op_4~14_cout ;
wire \dut|Div0|auto_generated|divider|divider|op_4~10_cout ;
wire \dut|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \dut|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dut|Mux3~6_combout ;
wire \dut|Mux3~2_combout ;
wire \dut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \dut|Mux2~0_combout ;
wire \dut|Mux2~2_combout ;
wire \dut|Mux2~1_combout ;
wire \dut|Mux2~3_combout ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dut|Mux2~4_combout ;
wire \dut|Mux2~5_combout ;
wire \dut|Mux2~7_combout ;
wire \dut|Mux2~6_combout ;
wire \dut|Mux2~8_combout ;
wire \dut|Mux2~9_combout ;
wire \dut|Mux2~10_combout ;
wire \dut|Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ;
wire \dut|Mux1~0_combout ;
wire \dut|u_add|sum_loop[2].fa|suma~combout ;
wire \dut|Mux1~2_combout ;
wire \dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout ;
wire \dut|Mux2~11_combout ;
wire \dut|Mux1~1_combout ;
wire \dut|Mux1~3_combout ;
wire \dut|Mux1~4_combout ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dut|Mux1~5_combout ;
wire \dut|Mux0~2_combout ;
wire \dut|Mux0~3_combout ;
wire \dut|Mux3~4_combout ;
wire \dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout ;
wire \dut|u_add|sum_loop[2].fa|Cout~0_combout ;
wire \dut|Mux3~3_combout ;
wire \dut|Mux0~4_combout ;
wire \dut|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dut|Mux0~0_combout ;
wire \dut|Mux0~1_combout ;
wire \dut|Mux5~0_combout ;
wire \dut|Mux5~1_combout ;
wire \V_r~q ;
wire \dut|Mux3~5_combout ;
wire \dut|Mux4~0_combout ;
wire \C_r~q ;
wire \dut|Equal1~0_combout ;
wire \Z_r~q ;
wire \N_r~q ;
wire \WideOr6~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr3~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~0_combout ;
wire \WideOr13~0_combout ;
wire \WideOr12~0_combout ;
wire \WideOr11~0_combout ;
wire \WideOr10~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr8~0_combout ;
wire \WideOr7~0_combout ;
wire \WideOr20~0_combout ;
wire \WideOr19~0_combout ;
wire \WideOr18~0_combout ;
wire \WideOr17~0_combout ;
wire \WideOr16~0_combout ;
wire \WideOr15~0_combout ;
wire \WideOr14~0_combout ;
wire \WideOr27~0_combout ;
wire \WideOr26~0_combout ;
wire \WideOr25~0_combout ;
wire \WideOr24~0_combout ;
wire \WideOr23~0_combout ;
wire \WideOr22~0_combout ;
wire \WideOr21~0_combout ;
wire [3:0] result_r;
wire [3:0] B_reg;
wire [3:0] A_reg;
wire [19:0] \dut|Mod0|auto_generated|divider|divider|selnose ;
wire [3:0] opcode_reg;
wire [3:0] \dut|Q_and ;
wire [19:0] \dut|Div0|auto_generated|divider|divider|selnose ;


// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(result_r[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(result_r[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(result_r[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(result_r[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\V_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\C_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\Z_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(\N_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(\WideOr13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(\WideOr12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(\WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(\WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(\WideOr20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(\WideOr19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\WideOr18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\WideOr17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\WideOr16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\WideOr15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\WideOr14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\WideOr27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\WideOr26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\WideOr25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\WideOr24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\WideOr23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\WideOr22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\WideOr21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N9
cyclonev_lcell_comb \k2_q~0 (
// Equation(s):
// \k2_q~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k2_q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k2_q~0 .extended_lut = "off";
defparam \k2_q~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \k2_q~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y2_N11
dffeas k2_q(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k2_q~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k2_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam k2_q.is_wysiwyg = "true";
defparam k2_q.power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas k2_d(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\k2_q~q ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k2_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam k2_d.is_wysiwyg = "true";
defparam k2_d.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \k3_q~0 (
// Equation(s):
// \k3_q~0_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k3_q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k3_q~0 .extended_lut = "off";
defparam \k3_q~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \k3_q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N56
dffeas k3_q(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k3_q~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k3_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam k3_q.is_wysiwyg = "true";
defparam k3_q.power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N41
dffeas k3_d(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\k3_q~q ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k3_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam k3_d.is_wysiwyg = "true";
defparam k3_d.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \opcode_reg[0]~0 (
// Equation(s):
// \opcode_reg[0]~0_combout  = ( \k2_q~q  & ( (!\k2_d~q ) # ((!\k3_d~q  & \k3_q~q )) ) ) # ( !\k2_q~q  & ( (!\k3_d~q  & \k3_q~q ) ) )

	.dataa(!\k2_d~q ),
	.datab(gnd),
	.datac(!\k3_d~q ),
	.datad(!\k3_q~q ),
	.datae(gnd),
	.dataf(!\k2_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode_reg[0]~0 .extended_lut = "off";
defparam \opcode_reg[0]~0 .lut_mask = 64'h00F000F0AAFAAAFA;
defparam \opcode_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N44
dffeas \opcode_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\opcode_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[3] .is_wysiwyg = "true";
defparam \opcode_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb k2_fall(
// Equation(s):
// \k2_fall~combout  = ( \k2_q~q  & ( !\k2_d~q  ) )

	.dataa(!\k2_d~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k2_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k2_fall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam k2_fall.extended_lut = "off";
defparam k2_fall.lut_mask = 64'h00000000AAAAAAAA;
defparam k2_fall.shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N26
dffeas \opcode_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\opcode_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[2] .is_wysiwyg = "true";
defparam \opcode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N46
dffeas \opcode_reg[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\opcode_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \opcode_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \opcode_reg~3 (
// Equation(s):
// \opcode_reg~3_combout  = ( \opcode_reg[1]~DUPLICATE_q  & ( !opcode_reg[2] $ (((!opcode_reg[0]) # (!\k2_fall~combout ))) ) ) # ( !\opcode_reg[1]~DUPLICATE_q  & ( (!opcode_reg[0] & ((!\k2_fall~combout  & (opcode_reg[3] & !opcode_reg[2])) # (\k2_fall~combout 
//  & ((opcode_reg[2]))))) # (opcode_reg[0] & (((opcode_reg[2])))) ) )

	.dataa(!opcode_reg[0]),
	.datab(!opcode_reg[3]),
	.datac(!\k2_fall~combout ),
	.datad(!opcode_reg[2]),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode_reg~3 .extended_lut = "off";
defparam \opcode_reg~3 .lut_mask = 64'h205F205F05FA05FA;
defparam \opcode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N25
dffeas \opcode_reg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\opcode_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \opcode_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \opcode_reg~2 (
// Equation(s):
// \opcode_reg~2_combout  = ( \opcode_reg[2]~DUPLICATE_q  & ( !opcode_reg[0] $ (!\k2_fall~combout  $ (!opcode_reg[1])) ) ) # ( !\opcode_reg[2]~DUPLICATE_q  & ( (!opcode_reg[0] & ((!\k2_fall~combout  & (opcode_reg[3] & !opcode_reg[1])) # (\k2_fall~combout  & 
// ((opcode_reg[1]))))) # (opcode_reg[0] & (!\k2_fall~combout  $ (((!opcode_reg[1]))))) ) )

	.dataa(!opcode_reg[0]),
	.datab(!\k2_fall~combout ),
	.datac(!opcode_reg[3]),
	.datad(!opcode_reg[1]),
	.datae(gnd),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode_reg~2 .extended_lut = "off";
defparam \opcode_reg~2 .lut_mask = 64'h1966196699669966;
defparam \opcode_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N47
dffeas \opcode_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\opcode_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[1] .is_wysiwyg = "true";
defparam \opcode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \opcode_reg[0]~1 (
// Equation(s):
// \opcode_reg[0]~1_combout  = ( opcode_reg[0] & ( \opcode_reg[2]~DUPLICATE_q  & ( !\opcode_reg[0]~0_combout  ) ) ) # ( !opcode_reg[0] & ( \opcode_reg[2]~DUPLICATE_q  & ( \opcode_reg[0]~0_combout  ) ) ) # ( opcode_reg[0] & ( !\opcode_reg[2]~DUPLICATE_q  & ( 
// !\opcode_reg[0]~0_combout  ) ) ) # ( !opcode_reg[0] & ( !\opcode_reg[2]~DUPLICATE_q  & ( (\opcode_reg[0]~0_combout  & ((!opcode_reg[3] $ (!\k2_fall~combout )) # (opcode_reg[1]))) ) ) )

	.dataa(!\opcode_reg[0]~0_combout ),
	.datab(!opcode_reg[3]),
	.datac(!\k2_fall~combout ),
	.datad(!opcode_reg[1]),
	.datae(!opcode_reg[0]),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode_reg[0]~1 .extended_lut = "off";
defparam \opcode_reg[0]~1 .lut_mask = 64'h1455AAAA5555AAAA;
defparam \opcode_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N50
dffeas \opcode_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[0] .is_wysiwyg = "true";
defparam \opcode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \opcode_reg~4 (
// Equation(s):
// \opcode_reg~4_combout  = ( \opcode_reg[1]~DUPLICATE_q  & ( !opcode_reg[3] $ (((!opcode_reg[0]) # ((!\k2_fall~combout ) # (!opcode_reg[2])))) ) ) # ( !\opcode_reg[1]~DUPLICATE_q  & ( (!opcode_reg[0] & ((!opcode_reg[2] & (!\k2_fall~combout  & 
// !opcode_reg[3])) # (opcode_reg[2] & ((opcode_reg[3]))))) # (opcode_reg[0] & (((opcode_reg[3])))) ) )

	.dataa(!opcode_reg[0]),
	.datab(!\k2_fall~combout ),
	.datac(!opcode_reg[2]),
	.datad(!opcode_reg[3]),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcode_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcode_reg~4 .extended_lut = "off";
defparam \opcode_reg~4 .lut_mask = 64'h805F805F01FE01FE;
defparam \opcode_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N43
dffeas \opcode_reg[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\opcode_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \opcode_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N27
cyclonev_lcell_comb \key0_sync~0 (
// Equation(s):
// \key0_sync~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_sync~0 .extended_lut = "off";
defparam \key0_sync~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \key0_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N29
dffeas key0_sync(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\key0_sync~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_sync.is_wysiwyg = "true";
defparam key0_sync.power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N8
dffeas key0_sync_d(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key0_sync~q ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_sync_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_sync_d.is_wysiwyg = "true";
defparam key0_sync_d.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N6
cyclonev_lcell_comb load_pulse(
// Equation(s):
// \load_pulse~combout  = ( !\key0_sync_d~q  & ( \key0_sync~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key0_sync~q ),
	.datae(gnd),
	.dataf(!\key0_sync_d~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\load_pulse~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam load_pulse.extended_lut = "off";
defparam load_pulse.lut_mask = 64'h00FF00FF00000000;
defparam load_pulse.shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N32
dffeas \A_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[1] .is_wysiwyg = "true";
defparam \A_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N49
dffeas \opcode_reg[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\opcode_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\opcode_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \opcode_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \opcode_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N57
cyclonev_lcell_comb \dut|Mux3~1 (
// Equation(s):
// \dut|Mux3~1_combout  = ( !\opcode_reg[2]~DUPLICATE_q  & ( (A_reg[1] & (\opcode_reg[3]~DUPLICATE_q  & (!\opcode_reg[1]~DUPLICATE_q  & !\opcode_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!A_reg[1]),
	.datab(!\opcode_reg[3]~DUPLICATE_q ),
	.datac(!\opcode_reg[1]~DUPLICATE_q ),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~1 .extended_lut = "off";
defparam \dut|Mux3~1 .lut_mask = 64'h1000100000000000;
defparam \dut|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y1_N23
dffeas \B_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[0] .is_wysiwyg = "true";
defparam \B_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y1_N11
dffeas \A_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[0] .is_wysiwyg = "true";
defparam \A_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N21
cyclonev_lcell_comb \dut|Mux3~10 (
// Equation(s):
// \dut|Mux3~10_combout  = ( A_reg[0] & ( (!B_reg[0] & ((!\opcode_reg[1]~DUPLICATE_q ) # ((\opcode_reg[2]~DUPLICATE_q )))) # (B_reg[0] & ((!\opcode_reg[0]~DUPLICATE_q  & ((\opcode_reg[2]~DUPLICATE_q ))) # (\opcode_reg[0]~DUPLICATE_q  & 
// (\opcode_reg[1]~DUPLICATE_q )))) ) ) # ( !A_reg[0] & ( (!\opcode_reg[1]~DUPLICATE_q  & B_reg[0]) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!B_reg[0]),
	.datac(!\opcode_reg[0]~DUPLICATE_q ),
	.datad(!\opcode_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~10 .extended_lut = "off";
defparam \dut|Mux3~10 .lut_mask = 64'h2222222289FD89FD;
defparam \dut|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N12
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dut|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N15
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( !B_reg[0] ) + ( A_reg[0] ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \dut|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( !B_reg[0] ) + ( A_reg[0] ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A_reg[0]),
	.datad(!B_reg[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000F0F00000FF00;
defparam \dut|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y1_N53
dffeas \B_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[2] .is_wysiwyg = "true";
defparam \B_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y1_N47
dffeas \B_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[3] .is_wysiwyg = "true";
defparam \B_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y1_N56
dffeas \B_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg[1] .is_wysiwyg = "true";
defparam \B_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N3
cyclonev_lcell_comb \dut|Mux3~0 (
// Equation(s):
// \dut|Mux3~0_combout  = ( B_reg[1] & ( !\opcode_reg[0]~DUPLICATE_q  ) ) # ( !B_reg[1] & ( (!\opcode_reg[0]~DUPLICATE_q  & (((B_reg[0]) # (B_reg[3])) # (B_reg[2]))) ) )

	.dataa(!B_reg[2]),
	.datab(!\opcode_reg[0]~DUPLICATE_q ),
	.datac(!B_reg[3]),
	.datad(!B_reg[0]),
	.datae(gnd),
	.dataf(!B_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~0 .extended_lut = "off";
defparam \dut|Mux3~0 .lut_mask = 64'h4CCC4CCCCCCCCCCC;
defparam \dut|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y1_N56
dffeas \A_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[3] .is_wysiwyg = "true";
defparam \A_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !B_reg[0] $ (!A_reg[3]) ) + ( !VCC ) + ( !VCC ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !B_reg[0] $ (!A_reg[3]) ) + ( !VCC ) + ( !VCC ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!B_reg[0]) # (A_reg[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[0]),
	.datad(!A_reg[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N42
cyclonev_lcell_comb \dut|Equal0~0 (
// Equation(s):
// \dut|Equal0~0_combout  = ( !B_reg[3] & ( (!B_reg[2] & !B_reg[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[2]),
	.datad(!B_reg[1]),
	.datae(gnd),
	.dataf(!B_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal0~0 .extended_lut = "off";
defparam \dut|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \dut|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N3
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N39
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout  = ( A_reg[3] & ( ((!\dut|Equal0~0_combout ) # (\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ) ) ) # ( !A_reg[3] & ( (\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  & (\dut|Equal0~0_combout  & 
// !\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )) ) )

	.dataa(!\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datab(gnd),
	.datac(!\dut|Equal0~0_combout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datae(gnd),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4 .lut_mask = 64'h05000500F5FFF5FF;
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N57
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|selnose [0] = (!\dut|Equal0~0_combout ) # (\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datad(!\dut|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \dut|Mod0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y1_N50
dffeas \A_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_pulse~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg[2] .is_wysiwyg = "true";
defparam \A_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N0
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout  = SUM(( !B_reg[0] $ (!A_reg[2]) ) + ( !VCC ) + ( !VCC ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6  = CARRY(( !B_reg[0] $ (!A_reg[2]) ) + ( !VCC ) + ( !VCC ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7  = SHARE((!B_reg[0]) # (A_reg[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[0]),
	.datad(!A_reg[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6 ),
	.shareout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7 ));
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 .lut_mask = 64'h0000F0FF00000FF0;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N3
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout  = SUM(( !B_reg[1] $ (((!\dut|Mod0|auto_generated|divider|divider|selnose [0] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [0] & (A_reg[3])))) ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6  ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10  = CARRY(( !B_reg[1] $ (((!\dut|Mod0|auto_generated|divider|divider|selnose [0] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [0] & (A_reg[3])))) ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6  ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11  = SHARE((!B_reg[1] & ((!\dut|Mod0|auto_generated|divider|divider|selnose [0] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [0] & (A_reg[3])))))

	.dataa(!B_reg[1]),
	.datab(!A_reg[3]),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|selnose [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6 ),
	.sharein(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7 ),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 ),
	.shareout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11 ));
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 .lut_mask = 64'h00000A220000A599;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N6
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 ),
	.sharein(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11 ),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N45
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|selnose [5] = ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  ) # ( !\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (B_reg[3]) # (B_reg[2]) ) )

	.dataa(!B_reg[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B_reg[3]),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \dut|Mod0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N30
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout  = SUM(( !B_reg[0] $ (!A_reg[1]) ) + ( !VCC ) + ( !VCC ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6  = CARRY(( !B_reg[0] $ (!A_reg[1]) ) + ( !VCC ) + ( !VCC ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7  = SHARE((!B_reg[0]) # (A_reg[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[0]),
	.datad(!A_reg[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6 ),
	.shareout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7 ));
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 .lut_mask = 64'h0000F0FF00000FF0;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !B_reg[1] $ (((!\dut|Mod0|auto_generated|divider|divider|selnose [5] & (\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [5] & ((A_reg[2]))))) ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6  ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !B_reg[1] $ (((!\dut|Mod0|auto_generated|divider|divider|selnose [5] & (\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [5] & ((A_reg[2]))))) ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6  ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!B_reg[1] & ((!\dut|Mod0|auto_generated|divider|divider|selnose [5] & (\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [5] & ((A_reg[2]))))))

	.dataa(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ),
	.datab(!B_reg[1]),
	.datac(!A_reg[2]),
	.datad(!\dut|Mod0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6 ),
	.sharein(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7 ),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h0000440C000099C3;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N36
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout  = SUM(( !B_reg[2] $ (((!\dut|Mod0|auto_generated|divider|divider|selnose [5] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [5] & (\dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout )))) ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14  = CARRY(( !B_reg[2] $ (((!\dut|Mod0|auto_generated|divider|divider|selnose [5] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [5] & (\dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout )))) ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15  = SHARE((!B_reg[2] & ((!\dut|Mod0|auto_generated|divider|divider|selnose [5] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|selnose [5] & (\dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout )))))

	.dataa(!\dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.datab(!B_reg[2]),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14 ),
	.shareout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15 ));
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 .lut_mask = 64'h00000C440000C399;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N51
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|StageOut[5]~3 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout  = ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout  & ( (!B_reg[3] & (!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & !B_reg[2])) ) )

	.dataa(!B_reg[3]),
	.datab(gnd),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datad(!B_reg[2]),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[5]~3 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[5]~3 .lut_mask = 64'h00000000A000A000;
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15  ) + ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14 ),
	.sharein(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15 ),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N48
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|selnose [10] = ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( B_reg[3] ) )

	.dataa(!B_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h55555555FFFFFFFF;
defparam \dut|Mod0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N48
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|StageOut[5]~5 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout  = ( \dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout  & ( ((\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) # (B_reg[2])) # (B_reg[3]) ) )

	.dataa(gnd),
	.datab(!B_reg[3]),
	.datac(!B_reg[2]),
	.datad(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[5]~5 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[5]~5 .lut_mask = 64'h000000003FFF3FFF;
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N54
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout  = ( \dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( A_reg[2] ) ) # ( !\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (!B_reg[2] 
// & ((!B_reg[3] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ))) # (B_reg[3] & (A_reg[2])))) # (B_reg[2] & (A_reg[2])) ) )

	.dataa(!B_reg[2]),
	.datab(!A_reg[2]),
	.datac(!B_reg[3]),
	.datad(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1 .lut_mask = 64'h13B313B333333333;
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N18
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !B_reg[1] ) + ( (!B_reg[3] & ((!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((A_reg[1]))))) # (B_reg[3] & (((A_reg[1])))) ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~6  ))
// \dut|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( !B_reg[1] ) + ( (!B_reg[3] & ((!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((A_reg[1]))))) # (B_reg[3] & (((A_reg[1])))) ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!B_reg[3]),
	.datab(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ),
	.datad(!B_reg[1]),
	.datae(gnd),
	.dataf(!A_reg[1]),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F7800000FF00;
defparam \dut|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N21
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!B_reg[3] & ((!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout ))))) # (B_reg[3] & (((\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout )))) ) + ( !B_reg[2] ) + ( 
// \dut|Mod0|auto_generated|divider|divider|op_4~10  ))
// \dut|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( (!B_reg[3] & ((!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout ))))) # (B_reg[3] & (((\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout )))) ) + ( !B_reg[2] ) + ( 
// \dut|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!B_reg[3]),
	.datab(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout ),
	.datae(gnd),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF0000087F;
defparam \dut|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N24
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\dut|Mod0|auto_generated|divider|divider|selnose [10] & (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout )) # (\dut|Mod0|auto_generated|divider|divider|selnose 
// [10] & (((\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ) # (\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout )))) ) + ( !B_reg[3] ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~14  ))
// \dut|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\dut|Mod0|auto_generated|divider|divider|selnose [10] & (\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout )) # (\dut|Mod0|auto_generated|divider|divider|selnose [10] & 
// (((\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ) # (\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout )))) ) + ( !B_reg[3] ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ),
	.datab(!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ),
	.datac(!\dut|Mod0|auto_generated|divider|divider|selnose [10]),
	.datad(!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ),
	.datae(gnd),
	.dataf(!B_reg[3]),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dut|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF0000535F;
defparam \dut|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N27
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dut|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dut|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N30
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  = SUM(( !B_reg[0] $ (!A_reg[3]) ) + ( !VCC ) + ( !VCC ))
// \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  = CARRY(( !B_reg[0] $ (!A_reg[3]) ) + ( !VCC ) + ( !VCC ))
// \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  = SHARE((!B_reg[0]) # (A_reg[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[0]),
	.datad(!A_reg[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.cout(\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.shareout(\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ));
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .lut_mask = 64'h0000F0FF00000FF0;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N33
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  = SUM(( VCC ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.sharein(\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|selnose [0] = ( \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  ) # ( !\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & ( !\dut|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \dut|Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N30
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !A_reg[2] $ (!B_reg[0]) ) + ( !VCC ) + ( !VCC ))
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !A_reg[2] $ (!B_reg[0]) ) + ( !VCC ) + ( !VCC ))
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!B_reg[0]) # (A_reg[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A_reg[2]),
	.datad(!B_reg[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N33
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !B_reg[1] $ (((!\dut|Div0|auto_generated|divider|divider|selnose [0] & ((\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [0] & (A_reg[3])))) ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !B_reg[1] $ (((!\dut|Div0|auto_generated|divider|divider|selnose [0] & ((\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [0] & (A_reg[3])))) ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!B_reg[1] & ((!\dut|Div0|auto_generated|divider|divider|selnose [0] & ((\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [0] & (A_reg[3])))))

	.dataa(!B_reg[1]),
	.datab(!A_reg[3]),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datad(!\dut|Div0|auto_generated|divider|divider|selnose [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h00000A220000A599;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N36
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N27
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|StageOut[5]~0 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|StageOut[5]~0_combout  = ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  & ( (!B_reg[3] & (!B_reg[2] & !\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout )) ) )

	.dataa(!B_reg[3]),
	.datab(gnd),
	.datac(!B_reg[2]),
	.datad(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|StageOut[5]~0 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|StageOut[5]~0 .lut_mask = 64'h00000000A000A000;
defparam \dut|Div0|auto_generated|divider|divider|StageOut[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N48
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  = ( \dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( ((!\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & \dut|Equal0~0_combout )) # 
// (A_reg[3]) ) ) # ( !\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( (A_reg[3] & ((!\dut|Equal0~0_combout ) # (\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ))) ) )

	.dataa(!A_reg[3]),
	.datab(gnd),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datad(!\dut|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|StageOut[0]~1 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 64'h5505550555F555F5;
defparam \dut|Div0|auto_generated|divider|divider|StageOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N21
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|selnose [5] = ( B_reg[3] ) # ( !B_reg[3] & ( (\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) # (B_reg[2]) ) )

	.dataa(!B_reg[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datae(gnd),
	.dataf(!B_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \dut|Div0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N0
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !B_reg[0] $ (!A_reg[1]) ) + ( !VCC ) + ( !VCC ))
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !B_reg[0] $ (!A_reg[1]) ) + ( !VCC ) + ( !VCC ))
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!B_reg[0]) # (A_reg[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B_reg[0]),
	.datad(!A_reg[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N3
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !B_reg[1] $ (((!\dut|Div0|auto_generated|divider|divider|selnose [5] & ((\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [5] & (A_reg[2])))) ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !B_reg[1] $ (((!\dut|Div0|auto_generated|divider|divider|selnose [5] & ((\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [5] & (A_reg[2])))) ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!B_reg[1] & ((!\dut|Div0|auto_generated|divider|divider|selnose [5] & ((\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [5] & (A_reg[2])))))

	.dataa(!B_reg[1]),
	.datab(!A_reg[2]),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\dut|Div0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h00000A220000A599;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N6
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !B_reg[2] $ (((!\dut|Div0|auto_generated|divider|divider|selnose [5] & ((\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [5] & (\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout )))) ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !B_reg[2] $ (((!\dut|Div0|auto_generated|divider|divider|selnose [5] & ((\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [5] & (\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout )))) ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!B_reg[2] & ((!\dut|Div0|auto_generated|divider|divider|selnose [5] & ((\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))) # 
// (\dut|Div0|auto_generated|divider|divider|selnose [5] & (\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout )))))

	.dataa(!B_reg[2]),
	.datab(!\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datad(!\dut|Div0|auto_generated|divider|divider|selnose [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h00000A220000A599;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N9
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N24
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|selnose [10] = ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  ) # ( !\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( B_reg[3] ) )

	.dataa(!B_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h55555555FFFFFFFF;
defparam \dut|Div0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N3
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|StageOut[5]~2_combout  = ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  ) ) # ( 
// !\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  & ((B_reg[2]) # (B_reg[3]))) ) )

	.dataa(gnd),
	.datab(!B_reg[3]),
	.datac(!\dut|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datad(!B_reg[2]),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|StageOut[5]~2 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \dut|Div0|auto_generated|divider|divider|StageOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N9
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|StageOut[4]~3 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|StageOut[4]~3_combout  = ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( A_reg[2] ) ) # ( !\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (!B_reg[2] 
// & ((!B_reg[3] & (\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (B_reg[3] & ((A_reg[2]))))) # (B_reg[2] & (((A_reg[2])))) ) )

	.dataa(!B_reg[2]),
	.datab(!B_reg[3]),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!A_reg[2]),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|StageOut[4]~3 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|StageOut[4]~3 .lut_mask = 64'h087F087F00FF00FF;
defparam \dut|Div0|auto_generated|divider|divider|StageOut[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N42
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dut|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N45
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|op_4~18_cout  = CARRY(( A_reg[0] ) + ( !B_reg[0] ) + ( \dut|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!B_reg[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A_reg[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dut|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|op_4~18 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|op_4~18 .lut_mask = 64'h00005555000000FF;
defparam \dut|Div0|auto_generated|divider|divider|op_4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N48
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( (!B_reg[3] & ((!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # 
// (\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((A_reg[1]))))) # (B_reg[3] & (((A_reg[1])))) ) + ( !B_reg[1] ) + ( \dut|Div0|auto_generated|divider|divider|op_4~18_cout  ))

	.dataa(!B_reg[3]),
	.datab(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!A_reg[1]),
	.datae(gnd),
	.dataf(!B_reg[1]),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dut|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000FF0000087F;
defparam \dut|Div0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N51
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|op_4~10_cout  = CARRY(( !B_reg[2] ) + ( (!B_reg[3] & ((!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # 
// (\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\dut|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ))))) # (B_reg[3] & (((\dut|Div0|auto_generated|divider|divider|StageOut[4]~3_combout )))) ) + ( 
// \dut|Div0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(!B_reg[3]),
	.datab(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!B_reg[2]),
	.datae(gnd),
	.dataf(!\dut|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dut|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|op_4~10 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|op_4~10 .lut_mask = 64'h0000F7800000FF00;
defparam \dut|Div0|auto_generated|divider|divider|op_4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N54
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\dut|Div0|auto_generated|divider|divider|selnose [10] & (((\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )))) # (\dut|Div0|auto_generated|divider|divider|selnose 
// [10] & (((\dut|Div0|auto_generated|divider|divider|StageOut[5]~2_combout )) # (\dut|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ))) ) + ( !B_reg[3] ) + ( \dut|Div0|auto_generated|divider|divider|op_4~10_cout  ))

	.dataa(!\dut|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datab(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datac(!\dut|Div0|auto_generated|divider|divider|selnose [10]),
	.datad(!\dut|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datae(gnd),
	.dataf(!B_reg[3]),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dut|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h000000FF0000353F;
defparam \dut|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N57
cyclonev_lcell_comb \dut|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dut|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dut|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dut|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dut|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N12
cyclonev_lcell_comb \dut|Mux3~6 (
// Equation(s):
// \dut|Mux3~6_combout  = ( !\opcode_reg[2]~DUPLICATE_q  & ( ((\opcode_reg[1]~DUPLICATE_q  & (!\dut|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dut|Mux3~0_combout )))) # (\dut|Mux3~10_combout ) ) ) # ( \opcode_reg[2]~DUPLICATE_q  & ( 
// (!\opcode_reg[1]~DUPLICATE_q  & (\dut|Mux3~10_combout )) # (\opcode_reg[1]~DUPLICATE_q  & (\dut|Mux3~0_combout  & ((!\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dut|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dut|Mux3~10_combout ))))) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!\dut|Mux3~10_combout ),
	.datac(!\dut|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(!\dut|Mux3~0_combout ),
	.datae(!\opcode_reg[2]~DUPLICATE_q ),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(!\dut|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~6 .extended_lut = "on";
defparam \dut|Mux3~6 .lut_mask = 64'h3373222733732233;
defparam \dut|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N18
cyclonev_lcell_comb \dut|Mux3~2 (
// Equation(s):
// \dut|Mux3~2_combout  = ( \dut|Mux3~6_combout  & ( (!\opcode_reg[3]~DUPLICATE_q ) # (\dut|Mux3~1_combout ) ) ) # ( !\dut|Mux3~6_combout  & ( \dut|Mux3~1_combout  ) )

	.dataa(gnd),
	.datab(!\opcode_reg[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\dut|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\dut|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~2 .extended_lut = "off";
defparam \dut|Mux3~2 .lut_mask = 64'h00FF00FFCCFFCCFF;
defparam \dut|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N19
dffeas \result_r[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \result_r[0] .is_wysiwyg = "true";
defparam \result_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N6
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  = ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( A_reg[1] ) ) # ( !\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!B_reg[3] 
// & ((\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ))) # (B_reg[3] & (A_reg[1])) ) )

	.dataa(gnd),
	.datab(!B_reg[3]),
	.datac(!A_reg[1]),
	.datad(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[13]~0 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N15
cyclonev_lcell_comb \dut|Mux2~0 (
// Equation(s):
// \dut|Mux2~0_combout  = ( \opcode_reg[2]~DUPLICATE_q  & ( (\opcode_reg[1]~DUPLICATE_q  & (!\opcode_reg[3]~DUPLICATE_q  & (\dut|Mux3~0_combout  & !\opcode_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!\opcode_reg[3]~DUPLICATE_q ),
	.datac(!\dut|Mux3~0_combout ),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~0 .extended_lut = "off";
defparam \dut|Mux2~0 .lut_mask = 64'h0000000004000400;
defparam \dut|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N18
cyclonev_lcell_comb \dut|Mux2~2 (
// Equation(s):
// \dut|Mux2~2_combout  = ( \opcode_reg[2]~DUPLICATE_q  & ( (\opcode_reg[0]~DUPLICATE_q  & !\opcode_reg[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\opcode_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\opcode_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~2 .extended_lut = "off";
defparam \dut|Mux2~2 .lut_mask = 64'h0000000033003300;
defparam \dut|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N9
cyclonev_lcell_comb \dut|Mux2~1 (
// Equation(s):
// \dut|Mux2~1_combout  = ( \opcode_reg[1]~DUPLICATE_q  & ( !\dut|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~1 .extended_lut = "off";
defparam \dut|Mux2~1 .lut_mask = 64'h00000000FF00FF00;
defparam \dut|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N12
cyclonev_lcell_comb \dut|Mux2~3 (
// Equation(s):
// \dut|Mux2~3_combout  = ( \dut|Mux2~1_combout  & ( (A_reg[0] & \dut|Mux2~2_combout ) ) ) # ( !\dut|Mux2~1_combout  & ( (\dut|Mux2~2_combout  & (!B_reg[1] $ (!A_reg[1]))) ) )

	.dataa(!B_reg[1]),
	.datab(!A_reg[0]),
	.datac(!\dut|Mux2~2_combout ),
	.datad(!A_reg[1]),
	.datae(gnd),
	.dataf(!\dut|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~3 .extended_lut = "off";
defparam \dut|Mux2~3 .lut_mask = 64'h050A050A03030303;
defparam \dut|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N27
cyclonev_lcell_comb \dut|Mux2~4 (
// Equation(s):
// \dut|Mux2~4_combout  = ( !\opcode_reg[1]~DUPLICATE_q  & ( !\opcode_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~4 .extended_lut = "off";
defparam \dut|Mux2~4 .lut_mask = 64'hFF00FF0000000000;
defparam \dut|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N21
cyclonev_lcell_comb \dut|Mux2~5 (
// Equation(s):
// \dut|Mux2~5_combout  = ( \opcode_reg[1]~DUPLICATE_q  & ( (!\opcode_reg[2]~DUPLICATE_q  & (\dut|Mux3~0_combout  & !\opcode_reg[0]~DUPLICATE_q )) ) )

	.dataa(!\opcode_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\dut|Mux3~0_combout ),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~5 .extended_lut = "off";
defparam \dut|Mux2~5 .lut_mask = 64'h000000000A000A00;
defparam \dut|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N45
cyclonev_lcell_comb \dut|Q_and[0] (
// Equation(s):
// \dut|Q_and [0] = ( B_reg[0] & ( A_reg[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!A_reg[0]),
	.datae(gnd),
	.dataf(!B_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Q_and [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Q_and[0] .extended_lut = "off";
defparam \dut|Q_and[0] .lut_mask = 64'h0000000000FF00FF;
defparam \dut|Q_and[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N42
cyclonev_lcell_comb \dut|Mux2~7 (
// Equation(s):
// \dut|Mux2~7_combout  = ( \dut|Mux2~4_combout  & ( (!\opcode_reg[2]~DUPLICATE_q  & (!A_reg[1] $ (!B_reg[1] $ (\dut|Q_and [0])))) # (\opcode_reg[2]~DUPLICATE_q  & (((B_reg[1])) # (A_reg[1]))) ) ) # ( !\dut|Mux2~4_combout  & ( (\opcode_reg[2]~DUPLICATE_q  & 
// ((B_reg[1]) # (A_reg[1]))) ) )

	.dataa(!A_reg[1]),
	.datab(!B_reg[1]),
	.datac(!\opcode_reg[2]~DUPLICATE_q ),
	.datad(!\dut|Q_and [0]),
	.datae(gnd),
	.dataf(!\dut|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~7 .extended_lut = "off";
defparam \dut|Mux2~7 .lut_mask = 64'h0707070767976797;
defparam \dut|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N24
cyclonev_lcell_comb \dut|Mux2~6 (
// Equation(s):
// \dut|Mux2~6_combout  = ( A_reg[1] & ( B_reg[1] & ( ((!\opcode_reg[2]~DUPLICATE_q  & (!A_reg[0] & B_reg[0]))) # (\dut|Mux2~1_combout ) ) ) ) # ( !A_reg[1] & ( B_reg[1] & ( (!\opcode_reg[2]~DUPLICATE_q  & (!\dut|Mux2~1_combout  & ((!B_reg[0]) # 
// (A_reg[0])))) ) ) ) # ( A_reg[1] & ( !B_reg[1] & ( (!\opcode_reg[2]~DUPLICATE_q  & (!\dut|Mux2~1_combout  & ((!B_reg[0]) # (A_reg[0])))) ) ) ) # ( !A_reg[1] & ( !B_reg[1] & ( (!\opcode_reg[2]~DUPLICATE_q  & (!A_reg[0] & (B_reg[0] & !\dut|Mux2~1_combout 
// ))) ) ) )

	.dataa(!\opcode_reg[2]~DUPLICATE_q ),
	.datab(!A_reg[0]),
	.datac(!B_reg[0]),
	.datad(!\dut|Mux2~1_combout ),
	.datae(!A_reg[1]),
	.dataf(!B_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~6 .extended_lut = "off";
defparam \dut|Mux2~6 .lut_mask = 64'h0800A200A20008FF;
defparam \dut|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N30
cyclonev_lcell_comb \dut|Mux2~8 (
// Equation(s):
// \dut|Mux2~8_combout  = ( \dut|Mux2~6_combout  & ( \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\opcode_reg[0]~DUPLICATE_q  & !\dut|Mux2~7_combout ) ) ) ) # ( !\dut|Mux2~6_combout  & ( 
// \dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( !\dut|Mux2~7_combout  ) ) ) # ( \dut|Mux2~6_combout  & ( !\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\opcode_reg[0]~DUPLICATE_q  & 
// (!\dut|Mux2~7_combout  & ((!\dut|Mux2~5_combout ) # (B_reg[3])))) ) ) ) # ( !\dut|Mux2~6_combout  & ( !\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!\dut|Mux2~7_combout  & ((!\dut|Mux2~5_combout ) # (B_reg[3]))) ) ) )

	.dataa(!\dut|Mux2~5_combout ),
	.datab(!B_reg[3]),
	.datac(!\opcode_reg[0]~DUPLICATE_q ),
	.datad(!\dut|Mux2~7_combout ),
	.datae(!\dut|Mux2~6_combout ),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~8 .extended_lut = "off";
defparam \dut|Mux2~8 .lut_mask = 64'hBB00B000FF00F000;
defparam \dut|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N18
cyclonev_lcell_comb \dut|Mux2~9 (
// Equation(s):
// \dut|Mux2~9_combout  = ( \dut|Mux2~8_combout  & ( (!\opcode_reg[2]~DUPLICATE_q  & (\opcode_reg[3]~DUPLICATE_q  & (\dut|Mux2~4_combout  & A_reg[2]))) ) ) # ( !\dut|Mux2~8_combout  & ( (!\opcode_reg[2]~DUPLICATE_q  & ((!\opcode_reg[3]~DUPLICATE_q ) # 
// ((\dut|Mux2~4_combout  & A_reg[2])))) # (\opcode_reg[2]~DUPLICATE_q  & (!\opcode_reg[3]~DUPLICATE_q  & (\dut|Mux2~4_combout ))) ) )

	.dataa(!\opcode_reg[2]~DUPLICATE_q ),
	.datab(!\opcode_reg[3]~DUPLICATE_q ),
	.datac(!\dut|Mux2~4_combout ),
	.datad(!A_reg[2]),
	.datae(gnd),
	.dataf(!\dut|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~9 .extended_lut = "off";
defparam \dut|Mux2~9 .lut_mask = 64'h8C8E8C8E00020002;
defparam \dut|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N36
cyclonev_lcell_comb \dut|Mux2~10 (
// Equation(s):
// \dut|Mux2~10_combout  = ( \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dut|Mux2~9_combout  ) ) # ( !\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dut|Mux2~9_combout  ) ) # ( 
// \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\dut|Mux2~9_combout  & ( ((\dut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & \dut|Mux2~0_combout )) # (\dut|Mux2~3_combout ) ) ) ) # ( 
// !\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\dut|Mux2~9_combout  & ( ((\dut|Mux2~0_combout  & \dut|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\dut|Mux2~3_combout ) ) ) )

	.dataa(!\dut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(!\dut|Mux2~0_combout ),
	.datac(!\dut|Mux2~3_combout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(!\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\dut|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~10 .extended_lut = "off";
defparam \dut|Mux2~10 .lut_mask = 64'h0F3F1F1FFFFFFFFF;
defparam \dut|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N38
dffeas \result_r[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \result_r[1] .is_wysiwyg = "true";
defparam \result_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N51
cyclonev_lcell_comb \dut|Mod0|auto_generated|divider|divider|StageOut[14]~2 (
// Equation(s):
// \dut|Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  = ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( \dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout  ) ) # ( 
// !\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ( (!B_reg[3] & ((\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ))) # (B_reg[3] & (\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout )) ) 
// )

	.dataa(gnd),
	.datab(!B_reg[3]),
	.datac(!\dut|Mod0|auto_generated|divider|divider|StageOut[4]~1_combout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[14]~2 .extended_lut = "off";
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[14]~2 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \dut|Mod0|auto_generated|divider|divider|StageOut[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N54
cyclonev_lcell_comb \dut|Mux1~0 (
// Equation(s):
// \dut|Mux1~0_combout  = ( \dut|Mux2~1_combout  & ( (A_reg[1] & \dut|Mux2~2_combout ) ) ) # ( !\dut|Mux2~1_combout  & ( (\dut|Mux2~2_combout  & (!A_reg[2] $ (!B_reg[2]))) ) )

	.dataa(!A_reg[2]),
	.datab(!A_reg[1]),
	.datac(!\dut|Mux2~2_combout ),
	.datad(!B_reg[2]),
	.datae(gnd),
	.dataf(!\dut|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux1~0 .extended_lut = "off";
defparam \dut|Mux1~0 .lut_mask = 64'h050A050A03030303;
defparam \dut|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N6
cyclonev_lcell_comb \dut|u_add|sum_loop[2].fa|suma (
// Equation(s):
// \dut|u_add|sum_loop[2].fa|suma~combout  = ( A_reg[2] & ( !B_reg[2] $ (((!A_reg[1] & (B_reg[1] & \dut|Q_and [0])) # (A_reg[1] & ((\dut|Q_and [0]) # (B_reg[1]))))) ) ) # ( !A_reg[2] & ( !B_reg[2] $ (((!A_reg[1] & ((!B_reg[1]) # (!\dut|Q_and [0]))) # 
// (A_reg[1] & (!B_reg[1] & !\dut|Q_and [0])))) ) )

	.dataa(!B_reg[2]),
	.datab(!A_reg[1]),
	.datac(!B_reg[1]),
	.datad(!\dut|Q_and [0]),
	.datae(gnd),
	.dataf(!A_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|u_add|sum_loop[2].fa|suma~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|u_add|sum_loop[2].fa|suma .extended_lut = "off";
defparam \dut|u_add|sum_loop[2].fa|suma .lut_mask = 64'h566A566AA995A995;
defparam \dut|u_add|sum_loop[2].fa|suma .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N0
cyclonev_lcell_comb \dut|Mux1~2 (
// Equation(s):
// \dut|Mux1~2_combout  = ( \opcode_reg[1]~DUPLICATE_q  & ( (!B_reg[2] & (((\opcode_reg[2]~DUPLICATE_q  & A_reg[2])))) # (B_reg[2] & (((\opcode_reg[0]~DUPLICATE_q  & A_reg[2])) # (\opcode_reg[2]~DUPLICATE_q ))) ) ) # ( !\opcode_reg[1]~DUPLICATE_q  & ( 
// (\opcode_reg[2]~DUPLICATE_q  & ((A_reg[2]) # (B_reg[2]))) ) )

	.dataa(!B_reg[2]),
	.datab(!\opcode_reg[0]~DUPLICATE_q ),
	.datac(!\opcode_reg[2]~DUPLICATE_q ),
	.datad(!A_reg[2]),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux1~2 .extended_lut = "off";
defparam \dut|Mux1~2 .lut_mask = 64'h050F050F051F051F;
defparam \dut|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N9
cyclonev_lcell_comb \dut|u_sub|U1|sum_loop[1].fa|Cout~0 (
// Equation(s):
// \dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout  = ( B_reg[0] & ( (!A_reg[1] & ((!A_reg[0]) # (B_reg[1]))) # (A_reg[1] & (B_reg[1] & !A_reg[0])) ) ) # ( !B_reg[0] & ( (!A_reg[1] & B_reg[1]) ) )

	.dataa(!A_reg[1]),
	.datab(gnd),
	.datac(!B_reg[1]),
	.datad(!A_reg[0]),
	.datae(gnd),
	.dataf(!B_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|u_sub|U1|sum_loop[1].fa|Cout~0 .extended_lut = "off";
defparam \dut|u_sub|U1|sum_loop[1].fa|Cout~0 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \dut|u_sub|U1|sum_loop[1].fa|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N36
cyclonev_lcell_comb \dut|Mux2~11 (
// Equation(s):
// \dut|Mux2~11_combout  = ( !\opcode_reg[0]~DUPLICATE_q  & ( \opcode_reg[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\opcode_reg[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux2~11 .extended_lut = "off";
defparam \dut|Mux2~11 .lut_mask = 64'h3333333300000000;
defparam \dut|Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N42
cyclonev_lcell_comb \dut|Mux1~1 (
// Equation(s):
// \dut|Mux1~1_combout  = ( !\dut|Mux2~11_combout  & ( \dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( !B_reg[2] $ (!A_reg[2] $ (\dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout )) ) ) ) # ( \dut|Mux2~11_combout  & ( 
// !\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (!B_reg[2] & !B_reg[3]) ) ) ) # ( !\dut|Mux2~11_combout  & ( !\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( !B_reg[2] $ (!A_reg[2] $ 
// (\dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout )) ) ) )

	.dataa(!B_reg[2]),
	.datab(!B_reg[3]),
	.datac(!A_reg[2]),
	.datad(!\dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout ),
	.datae(!\dut|Mux2~11_combout ),
	.dataf(!\dut|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux1~1 .extended_lut = "off";
defparam \dut|Mux1~1 .lut_mask = 64'h5AA588885AA50000;
defparam \dut|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N48
cyclonev_lcell_comb \dut|Mux1~3 (
// Equation(s):
// \dut|Mux1~3_combout  = ( !\dut|Mux1~2_combout  & ( \dut|Mux1~1_combout  & ( ((!\dut|Mux2~4_combout  & ((\dut|Mux2~1_combout ))) # (\dut|Mux2~4_combout  & (!\dut|u_add|sum_loop[2].fa|suma~combout ))) # (\opcode_reg[2]~DUPLICATE_q ) ) ) ) # ( 
// !\dut|Mux1~2_combout  & ( !\dut|Mux1~1_combout  & ( (!\dut|Mux2~4_combout ) # ((!\dut|u_add|sum_loop[2].fa|suma~combout ) # (\opcode_reg[2]~DUPLICATE_q )) ) ) )

	.dataa(!\dut|Mux2~4_combout ),
	.datab(!\dut|u_add|sum_loop[2].fa|suma~combout ),
	.datac(!\opcode_reg[2]~DUPLICATE_q ),
	.datad(!\dut|Mux2~1_combout ),
	.datae(!\dut|Mux1~2_combout ),
	.dataf(!\dut|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux1~3 .extended_lut = "off";
defparam \dut|Mux1~3 .lut_mask = 64'hEFEF00004FEF0000;
defparam \dut|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N30
cyclonev_lcell_comb \dut|Mux1~4 (
// Equation(s):
// \dut|Mux1~4_combout  = ( !\dut|Mux1~0_combout  & ( \dut|Mux1~3_combout  & ( ((!\opcode_reg[3]~DUPLICATE_q ) # ((!\dut|Mux2~4_combout ) # (!A_reg[3]))) # (\opcode_reg[2]~DUPLICATE_q ) ) ) ) # ( !\dut|Mux1~0_combout  & ( !\dut|Mux1~3_combout  & ( 
// (!\opcode_reg[2]~DUPLICATE_q  & (\opcode_reg[3]~DUPLICATE_q  & ((!\dut|Mux2~4_combout ) # (!A_reg[3])))) # (\opcode_reg[2]~DUPLICATE_q  & (((!\dut|Mux2~4_combout )) # (\opcode_reg[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\opcode_reg[2]~DUPLICATE_q ),
	.datab(!\opcode_reg[3]~DUPLICATE_q ),
	.datac(!\dut|Mux2~4_combout ),
	.datad(!A_reg[3]),
	.datae(!\dut|Mux1~0_combout ),
	.dataf(!\dut|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux1~4 .extended_lut = "off";
defparam \dut|Mux1~4 .lut_mask = 64'h73710000FFFD0000;
defparam \dut|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N24
cyclonev_lcell_comb \dut|Mux1~5 (
// Equation(s):
// \dut|Mux1~5_combout  = ( \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\dut|Mux1~4_combout ) # ((\dut|Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & \dut|Mux2~0_combout )) ) ) # ( 
// !\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\dut|Mux1~4_combout ) # ((\dut|Mux2~0_combout  & \dut|Mod0|auto_generated|divider|divider|op_4~13_sumout )) ) )

	.dataa(!\dut|Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datab(!\dut|Mux2~0_combout ),
	.datac(!\dut|Mux1~4_combout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux1~5 .extended_lut = "off";
defparam \dut|Mux1~5 .lut_mask = 64'hF0F3F0F3F1F1F1F1;
defparam \dut|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N26
dffeas \result_r[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Mux1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \result_r[2] .is_wysiwyg = "true";
defparam \result_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N0
cyclonev_lcell_comb \dut|Mux0~2 (
// Equation(s):
// \dut|Mux0~2_combout  = ( \dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout  & ( (!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout  & (!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout  & 
// ((\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ) # (B_reg[3])))) ) ) # ( !\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout  & ( (!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout  & 
// ((!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ) # ((!B_reg[3] & !\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )))) # (\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout  & (!B_reg[3] & 
// (!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ))) ) )

	.dataa(!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ),
	.datab(!B_reg[3]),
	.datac(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datad(!\dut|Mod0|auto_generated|divider|divider|StageOut[5]~5_combout ),
	.datae(gnd),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux0~2 .extended_lut = "off";
defparam \dut|Mux0~2 .lut_mask = 64'hEAC0EAC02A002A00;
defparam \dut|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N36
cyclonev_lcell_comb \dut|Mux0~3 (
// Equation(s):
// \dut|Mux0~3_combout  = ( \opcode_reg[2]~DUPLICATE_q  & ( (\opcode_reg[1]~DUPLICATE_q  & ((!A_reg[2]) # (!\opcode_reg[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!A_reg[2]),
	.datac(!\opcode_reg[1]~DUPLICATE_q ),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux0~3 .extended_lut = "off";
defparam \dut|Mux0~3 .lut_mask = 64'h000000000F0C0F0C;
defparam \dut|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N51
cyclonev_lcell_comb \dut|Mux3~4 (
// Equation(s):
// \dut|Mux3~4_combout  = ( \dut|Mux3~0_combout  & ( (!\dut|Div0|auto_generated|divider|divider|selnose [0]) # ((A_reg[3] & (B_reg[3] & \opcode_reg[0]~DUPLICATE_q ))) ) ) # ( !\dut|Mux3~0_combout  & ( (A_reg[3] & (B_reg[3] & \opcode_reg[0]~DUPLICATE_q )) ) )

	.dataa(!A_reg[3]),
	.datab(!\dut|Div0|auto_generated|divider|divider|selnose [0]),
	.datac(!B_reg[3]),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dut|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~4 .extended_lut = "off";
defparam \dut|Mux3~4 .lut_mask = 64'h00050005CCCDCCCD;
defparam \dut|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N24
cyclonev_lcell_comb \dut|u_sub|U1|sum_loop[2].fa|Cout~0 (
// Equation(s):
// \dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout  = ( \dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout  & ( (!B_reg[2] & A_reg[2]) ) ) # ( !\dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout  & ( (!B_reg[2]) # (A_reg[2]) ) )

	.dataa(!B_reg[2]),
	.datab(!A_reg[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|u_sub|U1|sum_loop[1].fa|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|u_sub|U1|sum_loop[2].fa|Cout~0 .extended_lut = "off";
defparam \dut|u_sub|U1|sum_loop[2].fa|Cout~0 .lut_mask = 64'hBBBBBBBB22222222;
defparam \dut|u_sub|U1|sum_loop[2].fa|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N27
cyclonev_lcell_comb \dut|u_add|sum_loop[2].fa|Cout~0 (
// Equation(s):
// \dut|u_add|sum_loop[2].fa|Cout~0_combout  = ( A_reg[1] & ( (!B_reg[2] & (A_reg[2] & ((\dut|Q_and [0]) # (B_reg[1])))) # (B_reg[2] & (((\dut|Q_and [0]) # (B_reg[1])) # (A_reg[2]))) ) ) # ( !A_reg[1] & ( (!B_reg[2] & (A_reg[2] & (B_reg[1] & \dut|Q_and 
// [0]))) # (B_reg[2] & (((B_reg[1] & \dut|Q_and [0])) # (A_reg[2]))) ) )

	.dataa(!B_reg[2]),
	.datab(!A_reg[2]),
	.datac(!B_reg[1]),
	.datad(!\dut|Q_and [0]),
	.datae(gnd),
	.dataf(!A_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|u_add|sum_loop[2].fa|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|u_add|sum_loop[2].fa|Cout~0 .extended_lut = "off";
defparam \dut|u_add|sum_loop[2].fa|Cout~0 .lut_mask = 64'h1117111717771777;
defparam \dut|u_add|sum_loop[2].fa|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N3
cyclonev_lcell_comb \dut|Mux3~3 (
// Equation(s):
// \dut|Mux3~3_combout  = ( \opcode_reg[0]~DUPLICATE_q  & ( !B_reg[3] $ (!A_reg[3] $ (!\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout )) ) ) # ( !\opcode_reg[0]~DUPLICATE_q  & ( !B_reg[3] $ (!A_reg[3] $ (\dut|u_add|sum_loop[2].fa|Cout~0_combout )) ) )

	.dataa(!B_reg[3]),
	.datab(!A_reg[3]),
	.datac(!\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout ),
	.datad(!\dut|u_add|sum_loop[2].fa|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~3 .extended_lut = "off";
defparam \dut|Mux3~3 .lut_mask = 64'h6699669996969696;
defparam \dut|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N24
cyclonev_lcell_comb \dut|Mux0~4 (
// Equation(s):
// \dut|Mux0~4_combout  = ( !\opcode_reg[2]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  & (((\dut|Mux3~3_combout )))) # (\opcode_reg[1]~DUPLICATE_q  & ((((\dut|Mux3~4_combout ))))) ) ) # ( \opcode_reg[2]~DUPLICATE_q  & ( ((!A_reg[3] & (B_reg[3])) # 
// (A_reg[3] & ((!B_reg[3]) # ((!\opcode_reg[0]~DUPLICATE_q ))))) # (\opcode_reg[1]~DUPLICATE_q ) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!A_reg[3]),
	.datac(!B_reg[3]),
	.datad(!\opcode_reg[0]~DUPLICATE_q ),
	.datae(!\opcode_reg[2]~DUPLICATE_q ),
	.dataf(!\dut|Mux3~4_combout ),
	.datag(!\dut|Mux3~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux0~4 .extended_lut = "on";
defparam \dut|Mux0~4 .lut_mask = 64'h0A0A7F7D5F5F7F7D;
defparam \dut|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N42
cyclonev_lcell_comb \dut|Mux0~0 (
// Equation(s):
// \dut|Mux0~0_combout  = ( \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dut|Mod0|auto_generated|divider|divider|op_4~17_sumout  & ( (\dut|Mux0~4_combout  & ((!\dut|Mux0~3_combout ) # ((!\dut|Mux0~2_combout  & \dut|Mux3~0_combout )))) ) ) ) # 
// ( !\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dut|Mod0|auto_generated|divider|divider|op_4~17_sumout  & ( (\dut|Mux0~4_combout  & ((!\dut|Mux0~3_combout ) # (\dut|Mux3~0_combout ))) ) ) ) # ( 
// \dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\dut|Mod0|auto_generated|divider|divider|op_4~17_sumout  & ( (\dut|Mux0~4_combout  & ((!\dut|Mux0~3_combout ) # ((!\dut|Mux0~2_combout  & \dut|Mux3~0_combout )))) ) ) ) # ( 
// !\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\dut|Mod0|auto_generated|divider|divider|op_4~17_sumout  & ( (!\dut|Mux0~3_combout  & \dut|Mux0~4_combout ) ) ) )

	.dataa(!\dut|Mux0~2_combout ),
	.datab(!\dut|Mux0~3_combout ),
	.datac(!\dut|Mux0~4_combout ),
	.datad(!\dut|Mux3~0_combout ),
	.datae(!\dut|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\dut|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux0~0 .extended_lut = "off";
defparam \dut|Mux0~0 .lut_mask = 64'h0C0C0C0E0C0F0C0E;
defparam \dut|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N54
cyclonev_lcell_comb \dut|Mux0~1 (
// Equation(s):
// \dut|Mux0~1_combout  = ( \dut|Mux0~0_combout  & ( !\opcode_reg[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\opcode_reg[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux0~1 .extended_lut = "off";
defparam \dut|Mux0~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dut|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N46
dffeas \result_r[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|Mux0~1_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \result_r[3] .is_wysiwyg = "true";
defparam \result_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \dut|Mux5~0 (
// Equation(s):
// \dut|Mux5~0_combout  = ( \opcode_reg[0]~DUPLICATE_q  & ( (!B_reg[3] & (!\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout  & A_reg[3])) # (B_reg[3] & (\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout  & !A_reg[3])) ) ) # ( !\opcode_reg[0]~DUPLICATE_q  & ( (!B_reg[3] 
// & (!A_reg[3] & \dut|u_add|sum_loop[2].fa|Cout~0_combout )) # (B_reg[3] & (A_reg[3] & !\dut|u_add|sum_loop[2].fa|Cout~0_combout )) ) )

	.dataa(!B_reg[3]),
	.datab(!\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout ),
	.datac(!A_reg[3]),
	.datad(!\dut|u_add|sum_loop[2].fa|Cout~0_combout ),
	.datae(gnd),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux5~0 .extended_lut = "off";
defparam \dut|Mux5~0 .lut_mask = 64'h05A005A018181818;
defparam \dut|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N54
cyclonev_lcell_comb \dut|Mux5~1 (
// Equation(s):
// \dut|Mux5~1_combout  = ( !\opcode_reg[1]~DUPLICATE_q  & ( (!\opcode_reg[3]~DUPLICATE_q  & (!\opcode_reg[2]~DUPLICATE_q  & (\dut|Mux5~0_combout ))) ) ) # ( \opcode_reg[1]~DUPLICATE_q  & ( (!\opcode_reg[3]~DUPLICATE_q  & (!\opcode_reg[2]~DUPLICATE_q  & 
// (!\opcode_reg[0]~DUPLICATE_q  & (\dut|Equal0~0_combout  & !B_reg[0])))) ) )

	.dataa(!\opcode_reg[3]~DUPLICATE_q ),
	.datab(!\opcode_reg[2]~DUPLICATE_q ),
	.datac(!\opcode_reg[0]~DUPLICATE_q ),
	.datad(!\dut|Equal0~0_combout ),
	.datae(!\opcode_reg[1]~DUPLICATE_q ),
	.dataf(!B_reg[0]),
	.datag(!\dut|Mux5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux5~1 .extended_lut = "on";
defparam \dut|Mux5~1 .lut_mask = 64'h0808008008080000;
defparam \dut|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N55
dffeas V_r(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam V_r.is_wysiwyg = "true";
defparam V_r.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N42
cyclonev_lcell_comb \dut|Mux3~5 (
// Equation(s):
// \dut|Mux3~5_combout  = ( \opcode_reg[0]~DUPLICATE_q  & ( (!B_reg[3] & ((A_reg[3]) # (\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout ))) # (B_reg[3] & (\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout  & A_reg[3])) ) ) # ( !\opcode_reg[0]~DUPLICATE_q  & ( 
// (!B_reg[3] & (\dut|u_add|sum_loop[2].fa|Cout~0_combout  & A_reg[3])) # (B_reg[3] & ((A_reg[3]) # (\dut|u_add|sum_loop[2].fa|Cout~0_combout ))) ) )

	.dataa(!B_reg[3]),
	.datab(!\dut|u_sub|U1|sum_loop[2].fa|Cout~0_combout ),
	.datac(!\dut|u_add|sum_loop[2].fa|Cout~0_combout ),
	.datad(!A_reg[3]),
	.datae(gnd),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux3~5 .extended_lut = "off";
defparam \dut|Mux3~5 .lut_mask = 64'h055F055F22BB22BB;
defparam \dut|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \dut|Mux4~0 (
// Equation(s):
// \dut|Mux4~0_combout  = ( !\opcode_reg[3]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  & (!\opcode_reg[2]~DUPLICATE_q  & (\dut|Mux3~5_combout ))) # (\opcode_reg[1]~DUPLICATE_q  & (\opcode_reg[2]~DUPLICATE_q  & (((A_reg[3] & \opcode_reg[0]~DUPLICATE_q 
// ))))) ) ) # ( \opcode_reg[3]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  & (!\opcode_reg[2]~DUPLICATE_q  & (A_reg[0] & ((!\opcode_reg[0]~DUPLICATE_q ))))) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!\opcode_reg[2]~DUPLICATE_q ),
	.datac(!A_reg[0]),
	.datad(!A_reg[3]),
	.datae(!\opcode_reg[3]~DUPLICATE_q ),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(!\dut|Mux3~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux4~0 .extended_lut = "on";
defparam \dut|Mux4~0 .lut_mask = 64'h0808080808190000;
defparam \dut|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N37
dffeas C_r(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam C_r.is_wysiwyg = "true";
defparam C_r.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N12
cyclonev_lcell_comb \dut|Equal1~0 (
// Equation(s):
// \dut|Equal1~0_combout  = ( !\dut|Mux2~10_combout  & ( \dut|Mux3~6_combout  & ( (\opcode_reg[3]~DUPLICATE_q  & (!\dut|Mux3~1_combout  & !\dut|Mux1~5_combout )) ) ) ) # ( !\dut|Mux2~10_combout  & ( !\dut|Mux3~6_combout  & ( (!\dut|Mux3~1_combout  & 
// (!\dut|Mux1~5_combout  & ((!\dut|Mux0~0_combout ) # (\opcode_reg[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\opcode_reg[3]~DUPLICATE_q ),
	.datab(!\dut|Mux3~1_combout ),
	.datac(!\dut|Mux1~5_combout ),
	.datad(!\dut|Mux0~0_combout ),
	.datae(!\dut|Mux2~10_combout ),
	.dataf(!\dut|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal1~0 .extended_lut = "off";
defparam \dut|Equal1~0 .lut_mask = 64'hC040000040400000;
defparam \dut|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N13
dffeas Z_r(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Z_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam Z_r.is_wysiwyg = "true";
defparam Z_r.power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N55
dffeas N_r(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dut|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\N_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam N_r.is_wysiwyg = "true";
defparam N_r.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( result_r[1] & ( (result_r[3] & (result_r[0] & !result_r[2])) ) ) # ( !result_r[1] & ( (!result_r[3] & (!result_r[0] $ (!result_r[2]))) # (result_r[3] & (result_r[0] & result_r[2])) ) )

	.dataa(!result_r[3]),
	.datab(!result_r[0]),
	.datac(gnd),
	.datad(!result_r[2]),
	.datae(gnd),
	.dataf(!result_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h2299229911001100;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( result_r[1] & ( (!result_r[0] & ((result_r[2]))) # (result_r[0] & (result_r[3])) ) ) # ( !result_r[1] & ( (result_r[2] & (!result_r[3] $ (!result_r[0]))) ) )

	.dataa(!result_r[3]),
	.datab(gnd),
	.datac(!result_r[2]),
	.datad(!result_r[0]),
	.datae(gnd),
	.dataf(!result_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h050A050A0F550F55;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( result_r[3] & ( (result_r[2] & ((!result_r[0]) # (result_r[1]))) ) ) # ( !result_r[3] & ( (!result_r[0] & (result_r[1] & !result_r[2])) ) )

	.dataa(gnd),
	.datab(!result_r[0]),
	.datac(!result_r[1]),
	.datad(!result_r[2]),
	.datae(gnd),
	.dataf(!result_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h0C000C0000CF00CF;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( result_r[3] & ( (result_r[1] & (!result_r[0] $ (result_r[2]))) ) ) # ( !result_r[3] & ( (!result_r[0] & (result_r[2] & !result_r[1])) # (result_r[0] & (!result_r[2] $ (result_r[1]))) ) )

	.dataa(gnd),
	.datab(!result_r[0]),
	.datac(!result_r[2]),
	.datad(!result_r[1]),
	.datae(gnd),
	.dataf(!result_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'h3C033C0300C300C3;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( result_r[1] & ( (!result_r[3] & result_r[0]) ) ) # ( !result_r[1] & ( (!result_r[2] & ((result_r[0]))) # (result_r[2] & (!result_r[3])) ) )

	.dataa(!result_r[3]),
	.datab(!result_r[0]),
	.datac(gnd),
	.datad(!result_r[2]),
	.datae(gnd),
	.dataf(!result_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h33AA33AA22222222;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( result_r[1] & ( (!result_r[3] & ((!result_r[2]) # (result_r[0]))) ) ) # ( !result_r[1] & ( (result_r[0] & (!result_r[3] $ (result_r[2]))) ) )

	.dataa(!result_r[3]),
	.datab(!result_r[0]),
	.datac(!result_r[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!result_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h21212121A2A2A2A2;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( result_r[2] & ( result_r[1] & ( (!result_r[0]) # (result_r[3]) ) ) ) # ( !result_r[2] & ( result_r[1] ) ) # ( result_r[2] & ( !result_r[1] & ( (!result_r[3]) # (result_r[0]) ) ) ) # ( !result_r[2] & ( !result_r[1] & ( result_r[3] ) 
// ) )

	.dataa(gnd),
	.datab(!result_r[3]),
	.datac(gnd),
	.datad(!result_r[0]),
	.datae(!result_r[2]),
	.dataf(!result_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h3333CCFFFFFFFF33;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N15
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( B_reg[2] & ( (!B_reg[1] & (!B_reg[3] $ (B_reg[0]))) ) ) # ( !B_reg[2] & ( (B_reg[0] & (!B_reg[1] $ (B_reg[3]))) ) )

	.dataa(!B_reg[1]),
	.datab(gnd),
	.datac(!B_reg[3]),
	.datad(!B_reg[0]),
	.datae(gnd),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h00A500A5A00AA00A;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N6
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( B_reg[2] & ( (!B_reg[1] & (!B_reg[3] $ (!B_reg[0]))) # (B_reg[1] & ((!B_reg[0]) # (B_reg[3]))) ) ) # ( !B_reg[2] & ( (B_reg[1] & (B_reg[3] & B_reg[0])) ) )

	.dataa(gnd),
	.datab(!B_reg[1]),
	.datac(!B_reg[3]),
	.datad(!B_reg[0]),
	.datae(gnd),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h000300033FC33FC3;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( B_reg[2] & ( (B_reg[3] & ((!B_reg[0]) # (B_reg[1]))) ) ) # ( !B_reg[2] & ( (!B_reg[3] & (!B_reg[0] & B_reg[1])) ) )

	.dataa(!B_reg[3]),
	.datab(gnd),
	.datac(!B_reg[0]),
	.datad(!B_reg[1]),
	.datae(gnd),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h00A000A050555055;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N30
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( B_reg[1] & ( B_reg[2] & ( B_reg[0] ) ) ) # ( !B_reg[1] & ( B_reg[2] & ( (!B_reg[0] & !B_reg[3]) ) ) ) # ( B_reg[1] & ( !B_reg[2] & ( (!B_reg[0] & B_reg[3]) ) ) ) # ( !B_reg[1] & ( !B_reg[2] & ( (B_reg[0] & !B_reg[3]) ) ) )

	.dataa(gnd),
	.datab(!B_reg[0]),
	.datac(!B_reg[3]),
	.datad(gnd),
	.datae(!B_reg[1]),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h30300C0CC0C03333;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N15
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( B_reg[2] & ( (!B_reg[3] & ((!B_reg[1]) # (B_reg[0]))) ) ) # ( !B_reg[2] & ( (B_reg[0] & ((!B_reg[3]) # (!B_reg[1]))) ) )

	.dataa(!B_reg[3]),
	.datab(gnd),
	.datac(!B_reg[1]),
	.datad(!B_reg[0]),
	.datae(gnd),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h00FA00FAA0AAA0AA;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N18
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( B_reg[2] & ( (B_reg[0] & (!B_reg[3] $ (!B_reg[1]))) ) ) # ( !B_reg[2] & ( (!B_reg[3] & ((B_reg[1]) # (B_reg[0]))) ) )

	.dataa(gnd),
	.datab(!B_reg[0]),
	.datac(!B_reg[3]),
	.datad(!B_reg[1]),
	.datae(gnd),
	.dataf(!B_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h30F030F003300330;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( B_reg[1] & ( ((!B_reg[2]) # (!B_reg[0])) # (B_reg[3]) ) ) # ( !B_reg[1] & ( (!B_reg[3] & (B_reg[2])) # (B_reg[3] & ((!B_reg[2]) # (B_reg[0]))) ) )

	.dataa(gnd),
	.datab(!B_reg[3]),
	.datac(!B_reg[2]),
	.datad(!B_reg[0]),
	.datae(!B_reg[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h3C3FFFF33C3FFFF3;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N21
cyclonev_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = ( A_reg[3] & ( (A_reg[0] & (!A_reg[2] $ (!A_reg[1]))) ) ) # ( !A_reg[3] & ( (!A_reg[1] & (!A_reg[2] $ (!A_reg[0]))) ) )

	.dataa(!A_reg[2]),
	.datab(gnd),
	.datac(!A_reg[0]),
	.datad(!A_reg[1]),
	.datae(gnd),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr20~0 .extended_lut = "off";
defparam \WideOr20~0 .lut_mask = 64'h5A005A00050A050A;
defparam \WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N39
cyclonev_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ( A_reg[3] & ( (!A_reg[0] & (A_reg[2])) # (A_reg[0] & ((A_reg[1]))) ) ) # ( !A_reg[3] & ( (A_reg[2] & (!A_reg[0] $ (!A_reg[1]))) ) )

	.dataa(!A_reg[2]),
	.datab(gnd),
	.datac(!A_reg[0]),
	.datad(!A_reg[1]),
	.datae(gnd),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr19~0 .extended_lut = "off";
defparam \WideOr19~0 .lut_mask = 64'h05500550505F505F;
defparam \WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N57
cyclonev_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = ( A_reg[3] & ( (A_reg[2] & ((!A_reg[0]) # (A_reg[1]))) ) ) # ( !A_reg[3] & ( (!A_reg[2] & (A_reg[1] & !A_reg[0])) ) )

	.dataa(!A_reg[2]),
	.datab(!A_reg[1]),
	.datac(!A_reg[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr18~0 .extended_lut = "off";
defparam \WideOr18~0 .lut_mask = 64'h2020202051515151;
defparam \WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N27
cyclonev_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = ( A_reg[2] & ( A_reg[0] & ( A_reg[1] ) ) ) # ( !A_reg[2] & ( A_reg[0] & ( (!A_reg[1] & !A_reg[3]) ) ) ) # ( A_reg[2] & ( !A_reg[0] & ( (!A_reg[1] & !A_reg[3]) ) ) ) # ( !A_reg[2] & ( !A_reg[0] & ( (A_reg[1] & A_reg[3]) ) ) )

	.dataa(!A_reg[1]),
	.datab(!A_reg[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!A_reg[2]),
	.dataf(!A_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr17~0 .extended_lut = "off";
defparam \WideOr17~0 .lut_mask = 64'h1111888888885555;
defparam \WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N54
cyclonev_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = ( !A_reg[2] & ( A_reg[3] & ( (A_reg[0] & !A_reg[1]) ) ) ) # ( A_reg[2] & ( !A_reg[3] & ( (!A_reg[1]) # (A_reg[0]) ) ) ) # ( !A_reg[2] & ( !A_reg[3] & ( A_reg[0] ) ) )

	.dataa(gnd),
	.datab(!A_reg[0]),
	.datac(!A_reg[1]),
	.datad(gnd),
	.datae(!A_reg[2]),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr16~0 .extended_lut = "off";
defparam \WideOr16~0 .lut_mask = 64'h3333F3F330300000;
defparam \WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N57
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( A_reg[0] & ( !A_reg[3] $ (((A_reg[2] & !A_reg[1]))) ) ) # ( !A_reg[0] & ( (!A_reg[3] & (!A_reg[2] & A_reg[1])) ) )

	.dataa(!A_reg[3]),
	.datab(gnd),
	.datac(!A_reg[2]),
	.datad(!A_reg[1]),
	.datae(!A_reg[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'h00A0A5AA00A0A5AA;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N0
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( A_reg[2] & ( A_reg[3] & ( (A_reg[1]) # (A_reg[0]) ) ) ) # ( !A_reg[2] & ( A_reg[3] ) ) # ( A_reg[2] & ( !A_reg[3] & ( (!A_reg[0]) # (!A_reg[1]) ) ) ) # ( !A_reg[2] & ( !A_reg[3] & ( A_reg[1] ) ) )

	.dataa(gnd),
	.datab(!A_reg[0]),
	.datac(!A_reg[1]),
	.datad(gnd),
	.datae(!A_reg[2]),
	.dataf(!A_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'h0F0FFCFCFFFF3F3F;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N27
cyclonev_lcell_comb \WideOr27~0 (
// Equation(s):
// \WideOr27~0_combout  = ( \opcode_reg[3]~DUPLICATE_q  & ( \opcode_reg[2]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  & \opcode_reg[0]~DUPLICATE_q ) ) ) ) # ( !\opcode_reg[3]~DUPLICATE_q  & ( \opcode_reg[2]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  
// & !\opcode_reg[0]~DUPLICATE_q ) ) ) ) # ( \opcode_reg[3]~DUPLICATE_q  & ( !\opcode_reg[2]~DUPLICATE_q  & ( (\opcode_reg[1]~DUPLICATE_q  & \opcode_reg[0]~DUPLICATE_q ) ) ) ) # ( !\opcode_reg[3]~DUPLICATE_q  & ( !\opcode_reg[2]~DUPLICATE_q  & ( 
// (!\opcode_reg[1]~DUPLICATE_q  & \opcode_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\opcode_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\opcode_reg[3]~DUPLICATE_q ),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr27~0 .extended_lut = "off";
defparam \WideOr27~0 .lut_mask = 64'h0A0A0505A0A00A0A;
defparam \WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N27
cyclonev_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = ( \opcode_reg[1]~DUPLICATE_q  & ( (!opcode_reg[0] & ((\opcode_reg[2]~DUPLICATE_q ))) # (opcode_reg[0] & (opcode_reg[3])) ) ) # ( !\opcode_reg[1]~DUPLICATE_q  & ( (\opcode_reg[2]~DUPLICATE_q  & (!opcode_reg[0] $ (!opcode_reg[3]))) ) 
// )

	.dataa(!opcode_reg[0]),
	.datab(!opcode_reg[3]),
	.datac(!\opcode_reg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr26~0 .extended_lut = "off";
defparam \WideOr26~0 .lut_mask = 64'h060606061B1B1B1B;
defparam \WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N9
cyclonev_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = ( \opcode_reg[0]~DUPLICATE_q  & ( (\opcode_reg[1]~DUPLICATE_q  & (\opcode_reg[2]~DUPLICATE_q  & \opcode_reg[3]~DUPLICATE_q )) ) ) # ( !\opcode_reg[0]~DUPLICATE_q  & ( (!\opcode_reg[2]~DUPLICATE_q  & (\opcode_reg[1]~DUPLICATE_q  & 
// !\opcode_reg[3]~DUPLICATE_q )) # (\opcode_reg[2]~DUPLICATE_q  & ((\opcode_reg[3]~DUPLICATE_q ))) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\opcode_reg[2]~DUPLICATE_q ),
	.datad(!\opcode_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr25~0 .extended_lut = "off";
defparam \WideOr25~0 .lut_mask = 64'h500F500F00050005;
defparam \WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = ( \opcode_reg[2]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  & (!opcode_reg[3] & !opcode_reg[0])) # (\opcode_reg[1]~DUPLICATE_q  & ((opcode_reg[0]))) ) ) # ( !\opcode_reg[2]~DUPLICATE_q  & ( (!\opcode_reg[1]~DUPLICATE_q  & 
// (!opcode_reg[3] & opcode_reg[0])) # (\opcode_reg[1]~DUPLICATE_q  & (opcode_reg[3] & !opcode_reg[0])) ) )

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!opcode_reg[3]),
	.datac(!opcode_reg[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\opcode_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr24~0 .extended_lut = "off";
defparam \WideOr24~0 .lut_mask = 64'h1818181885858585;
defparam \WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N48
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (!\opcode_reg[1]~DUPLICATE_q  & ((!\opcode_reg[2]~DUPLICATE_q  & (\opcode_reg[0]~DUPLICATE_q )) # (\opcode_reg[2]~DUPLICATE_q  & ((!\opcode_reg[3]~DUPLICATE_q ))))) # (\opcode_reg[1]~DUPLICATE_q  & (((\opcode_reg[0]~DUPLICATE_q  & 
// !\opcode_reg[3]~DUPLICATE_q ))))

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!\opcode_reg[2]~DUPLICATE_q ),
	.datac(!\opcode_reg[0]~DUPLICATE_q ),
	.datad(!\opcode_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'h2F082F082F082F08;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = ( \opcode_reg[0]~DUPLICATE_q  & ( !\opcode_reg[3]~DUPLICATE_q  $ (((\opcode_reg[2]~DUPLICATE_q  & !\opcode_reg[1]~DUPLICATE_q ))) ) ) # ( !\opcode_reg[0]~DUPLICATE_q  & ( (!\opcode_reg[2]~DUPLICATE_q  & (\opcode_reg[1]~DUPLICATE_q  
// & !\opcode_reg[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\opcode_reg[2]~DUPLICATE_q ),
	.datac(!\opcode_reg[1]~DUPLICATE_q ),
	.datad(!\opcode_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\opcode_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr22~0 .extended_lut = "off";
defparam \WideOr22~0 .lut_mask = 64'h0C000C00CF30CF30;
defparam \WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = (!\opcode_reg[0]~DUPLICATE_q  & ((!\opcode_reg[2]~DUPLICATE_q  $ (!\opcode_reg[3]~DUPLICATE_q )) # (\opcode_reg[1]~DUPLICATE_q ))) # (\opcode_reg[0]~DUPLICATE_q  & ((!\opcode_reg[1]~DUPLICATE_q  $ (!\opcode_reg[2]~DUPLICATE_q )) # 
// (\opcode_reg[3]~DUPLICATE_q )))

	.dataa(!\opcode_reg[1]~DUPLICATE_q ),
	.datab(!\opcode_reg[2]~DUPLICATE_q ),
	.datac(!\opcode_reg[0]~DUPLICATE_q ),
	.datad(!\opcode_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr21~0 .extended_lut = "off";
defparam \WideOr21~0 .lut_mask = 64'h76DF76DF76DF76DF;
defparam \WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
