[{"name": "\u6c88\u8000\u660e", "email": "ymshen@ntut.edu.tw", "latestUpdate": "2007-10-22 13:47:39", "objective": "\u77ad\u89e3\u7d44\u5408\u908f\u8f2f\u8207\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u4e4b\u5206\u6790\uff0c\u8a2d\u8a08\u53ca\u7c21\u5316\u4e4b\u65b9\u6cd5\uff0c\u5167\u5bb9\u5305\u542b\uff1a\r\n\uff11.\u6578\u7cfb\uff1a\u6578\u4f4d\u7cfb\u7d71\u6240\u4f7f\u7528\u4e4b\u5404\u7a2e\u6578\u7cfb\u53ca\u5176\u8f49\u63db\u4e4b\u65b9\u6cd5\r\n\uff12.\u5e03\u6c0f\u4ee3\u6578\uff1a\u4e86\u89e3\u5e03\u6c0f\u4ee3\u6578\u7684\u57fa\u672c\u904b\u7b97\u6cd5\u548c\u5b9a\u5f8b\uff0c\u53ca\u8a8d\u8b58\u57fa\u672c\u908f\u8f2f   \u53ca\u908f\u8f2f\u9598\r\n\uff13.\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\uff1a\u4ecb\u7d39\u5404\u7a2e\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\u65b9\u6cd5\r\n\uff14.\u7d44\u5408\u908f\u8f2f\uff1a\u64da\u5e03\u6c0f\u4ee3\u6578\u53ca\u908f\u8f2f\u9598\uff0c\u8a08\u5206\u6790\u5404\u7a2e\u7d44\u5408\u908f\u8f2f\u96fb\u8def\r\n\uff15.\u53ef\u7a0b\u5f0f\u908f\u8f2f\u9663\u5217\uff1a\u4ecb\u7d39\uff30\uff2c\uff21\uff0c\uff30\uff21\uff2c\uff0c\uff26\uff30\uff27\uff21\u7b49\u4e4b\u8a2d\u8a08\u65b9\u6cd5\r\n\uff16.\u6b63\u53cd\u5668\uff1a\u4ecb\u7d39\u5404\u7a2e\u6b63\u53cd\u5668\u96fb\u8def\u53ca\u4e86\u89e3\u5176\u57fa\u7279\u6027\r\n\uff17.\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\uff1a\u4ecb\u7d39\u5404\u7a2e\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\u5206\u6790\u8207   \u8a2d\u8a08\u4e4b\u65b9\u6cd5\r\n\uff18.\u905e\u8ff4\u7db2\u8def\uff1a\u4ecb\u7d39\u905e\u8ff4\u7db2\u8def\u4e4b\u8a2d\u8a08\u65b9\u6cd5\r\n\uff19.\uff36\uff28\uff24\uff2c\uff1a\u4ecb\u7d39\u5982\u4f55\u4f7f\u7528\uff36\uff28\uff24\uff2c\u8a9e\u8a00\u8a2d\u8a08\u6578\u4f4d\u96fb\u8def", "schedule": "1. \u8ab2\u7a0b\u4ecb\u7d39, Ch1 Basic Principles of Digital Systems\r\n2. Ch2 Logic Functions and Gates\r\n3. Ch3 Boolean Algebra and Combinational Logic(a)\r\n4. Ch3 Boolean Algebra and Combinational Logic(b)\r\n5. Ch3 Boolean Algebra and Combinational Logic(c)\r\n6. Ch5 Introduction to VHDL\r\n7. Ch6 Combinational Logic Functions (a)\r\n8. Ch6 Combinational Logic Functions (b)\r\n9. Ch6 Combinational Logic Functions (c), \u671f\u4e2d\u8003\r\n10.Ch7 Digital Arithmetic and Arithmetic Circuits(a)\r\n11.Ch7 Digital Arithmetic and Arithmetic Circuits(b)\r\n12.Ch8 Introduction to Sequential Logic\r\n13.Ch9 Counters and Shift Registers (a)\r\n14.Ch9 Counters and Shift Registers (b)\r\n15.Ch10 State Machine Design\r\n16.Ch11 Logic Gate Circuitry\r\n17.Ch12 Interfacing Analog and Digital Circuits\r\n18.\u671f\u672b\u8003", "scorePolicy": "\u9805\u00a0\u76ee       \u767e\u5206\u6bd4\r\n==================\r\n\u4f5c\u696d        20%\r\n\u671f\u4e2d\u8003      30%\r\n\u671f\u672b\u8003      40%\r\n\u5e73\u6642\u6210\u7e3e    \u00b110%\r\n", "materials": "ISBN: 140184030-2\r\nDigital Design with CPLD Applications and VHDL\r\n2nd Edition\r\nDueck\r\n\u4ee3\u7406\u5546: \u6b50\u4e9e\u66f8\u5c40\r\n", "foreignLanguageTextbooks": false}]