

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out 2 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1f038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1f030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1f028..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbdf1f024..

GPGPU-Sim PTX: cudaLaunch for 0x0x404450 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d0 (mri-q.1.sm_70.ptx:1630) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2238 (mri-q.1.sm_70.ptx:1646) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputePhiMag_GPUPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5650
gpu_sim_insn = 67584
gpu_ipc =      11.9618
gpu_tot_sim_cycle = 5650
gpu_tot_sim_insn = 67584
gpu_tot_ipc =      11.9618
gpu_tot_issued_cta = 6
gpu_occupancy = 23.5002% 
gpu_tot_occupancy = 23.5002% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.2039
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       6.0000
L2_BW  =       7.3858 GB/Sec
L2_BW_total  =       7.3858 GB/Sec
gpu_total_sim_rate=13516
############## bottleneck_stats #############
cycles: core 5650, icnt 5650, l2 5650, dram 4242
gpu_ipc	11.962
gpu_tot_issued_cta = 6, average cycles = 942
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.010	6	0.136	0
L1D tag util	0.003	6	0.034	0
L2 data util	0.002	64	0.003	0
L2 tag util	0.003	64	0.004	0
n_l2_access	 1152
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l2_hit:	144750, num_l2_reqs:	768
L2 hit latency:	188
latency_dram:	71808, num_dram_reqs:	384
DRAM latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.034	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	6	0.020	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.008	16	0.013	1
L1D tag util	0.003	6	0.034	0
L1D fill util	0.002	6	0.023	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	0	0.000	0
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	0

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.003

run 0.031, fetch 0.257, sync 0.254, control 0.000, data 0.426, struct 0.031
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1578	W0_Idle:4830	W0_Scoreboard:6960	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:552	WS1:552	WS2:552	WS3:552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1152
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1152
icnt_total_pkts_simt_to_mem=1152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1152
Req_Network_cycles = 5650
Req_Network_injected_packets_per_cycle =       0.2039 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       6.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 1152
Reply_Network_cycles = 5650
Reply_Network_injected_packets_per_cycle =        0.2039
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       6.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 13516 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)
gpgpu_silicon_slowdown = 1001769x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 4406825.000000 us/lap, 734470.833333 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbdf1efec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbdf1efe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1efe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1efd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1efd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1efc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbdf1f080..

GPGPU-Sim PTX: cudaLaunch for 0x0x4040d1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e10 (mri-q.1.sm_70.ptx:1431) @!%p1 bra BB11_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e90 (mri-q.1.sm_70.ptx:1451) setp.ge.s32%p2, %r29, %r9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e18 (mri-q.1.sm_70.ptx:1432) bra.uni BB11_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e20 (mri-q.1.sm_70.ptx:1435) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e98 (mri-q.1.sm_70.ptx:1452) @%p2 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (mri-q.1.sm_70.ptx:1490) st.global.f32 [%rd15], %f55;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fa0 (mri-q.1.sm_70.ptx:1487) @%p5 bra BB11_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (mri-q.1.sm_70.ptx:1490) st.global.f32 [%rd15], %f55;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2008 (mri-q.1.sm_70.ptx:1502) @%p6 bra BB11_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (mri-q.1.sm_70.ptx:1512) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 531880
gpu_sim_insn = 555286784
gpu_ipc =    1044.0077
gpu_tot_sim_cycle = 537530
gpu_tot_sim_insn = 555354368
gpu_tot_ipc =    1033.1598
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9534% 
gpu_tot_occupancy = 19.9538% 
max_total_param_size = 0
gpu_stall_dramfull = 467521
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2695
partiton_level_parallism_total  =       0.2688
partiton_level_parallism_util =       3.1261
partiton_level_parallism_util_total  =       3.1381
L2_BW  =       9.7636 GB/Sec
L2_BW_total  =       9.7386 GB/Sec
gpu_total_sim_rate=165926
############## bottleneck_stats #############
cycles: core 531880, icnt 531880, l2 531880, dram 399380
gpu_ipc	1044.008
gpu_tot_issued_cta = 134, average cycles = 3969
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 3494 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.102	80
L1D data util	0.080	80	0.099	6
L1D tag util	0.099	80	0.124	6
L2 data util	0.003	64	0.003	0
L2 tag util	0.005	64	0.005	0
n_l2_access	 181902
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	32	0.002	31

latency_l1_hit:	69831897, num_l1_reqs:	3153920
L1 hit latency:	22
latency_l2_hit:	20046601, num_l2_reqs:	51200
L2 hit latency:	391
latency_dram:	7256238, num_dram_reqs:	10240
DRAM latency:	708

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.210	80	0.263	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.099	80	0.124	6
sp pipe util	0.025	80	0.031	6
sfu pipe util	0.099	80	0.123	6
ldst mem cycle	0.002	80	0.002	6

smem port	0.000	0

n_reg_bank	16
reg port	0.037	16	0.050	3
L1D tag util	0.099	80	0.124	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.747
L1D miss rate	0.253
L1D rsfail rate	0.000
L2 tag util	0.005	64	0.005	0
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	2
L2 missq util	0.000	64	0.000	62
L2 hit rate	0.327
L2 miss rate	0.056
L2 rsfail rate	0.617

dram activity	0.002	32	0.004	31

load trans eff	0.129
load trans sz	32.000
load_useful_bytes 17432576, load_transaction_bytes 134873088, icnt_m2s_bytes 0
n_gmem_load_insns 4199424, n_gmem_load_accesses 4214784
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.015

run 0.034, fetch 0.000, sync 0.012, control 0.001, data 0.952, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33184, Miss = 8544, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 65984, Miss = 16704, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 32992, Miss = 8352, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4224128
	L1D_total_cache_misses = 1070208
	L1D_total_cache_miss_rate = 0.2534
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1038336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4215552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8576

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
16974, 16971, 16971, 16971, 16971, 16971, 16971, 16971, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 555435008
gpgpu_n_tot_w_icount = 17357344
gpgpu_n_stall_shd_mem = 99746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 82304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134387712
gpgpu_n_store_insn = 101504
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 72576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79139	W0_Idle:2358524	W0_Scoreboard:148428157	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17356960
single_issue_nums: WS0:4339624	WS1:4339240	WS2:4339240	WS3:4339240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 932864 {8:73728,40:8576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 658432 {8:82304,}
maxmflatency = 6773 
max_icnt2mem_latency = 5629 
maxmrqlatency = 180 
max_icnt2sh_latency = 81 
averagemflatency = 2435 
avg_icnt2mem_latency = 1568 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:5002 	2745 	700 	1271 	1858 	416 	170 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8188 	49885 	10578 	9527 	12318 	54016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	663 	1383 	46301 	5434 	6759 	6414 	8080 	1896 	13824 	41429 	12251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	132437 	9282 	1912 	650 	225 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	597 	2 	3 	4 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 12198/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0        40        60        84        96        44        20         0         0         0         0 
dram[1]:         0         0         0         0         0         0        44        60       100        88        48        24         0         0         0         0 
dram[2]:         0         0         0         0         0         0        56        92        80       100        28        28         0         0         0         0 
dram[3]:         0         0         0         0         0         0        48        96        84       100        32        32         0         0         0         0 
dram[4]:         0         0         0         0         0         0        40        76        96       100        44        20         0         0         0         0 
dram[5]:         0         0         0         0         0         0        40        64        76        88        44        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0        44        76        92       120        28        36         0         0         0         0 
dram[7]:         0         0         0         0         0         0        56       108       100       128        44        44         0         0         0         0 
dram[8]:         0         0         0         0         0         0        40        64        72        88        44        16         0         0         0         0 
dram[9]:         0         0         0         0         0         0        40        60        96        84        52        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0        64        96        88       156        36        44         0         0         0         0 
dram[11]:         0         0         0         0         0         0        60       128        96       176        44        60         0         0         0         0 
dram[12]:         0         0         0         0         0         0        40        84        92       128        40        16         0         0         0         0 
dram[13]:         0         0         0         0         0         0        44       100        88       144        40        36         0         0         0         0 
dram[14]:         0         0         0         0         0         0        56        88        88       144        36        48         0         0         0         0 
dram[15]:         0         0         0         0         0         0        68       100       112       144        28        48         0         0         0         0 
dram[16]:         0         0         0         0         0         0        48        88        92       136        20        16         0         0         0         0 
dram[17]:         0         0         0         0         0         0        56        80        84       104        24        28         0         0         0         0 
dram[18]:         0         0         0         0         0         0        84       100       136       132        44        48         0         0         0         0 
dram[19]:         0         0         0         0         0         0        72        80       104       140        48        52         0         0         0         0 
dram[20]:         0         0         0         0         0         0        56       108        84       120        20        20         0         0         0         0 
dram[21]:         0         0         0         0         0         0        52        60        72       108        20        24         0         0         0         0 
dram[22]:         0         0         0         0         0         0        76        64       136       124        44        60         0         0         0         0 
dram[23]:         0         0         0         0         0         0        72       104       116       140        32        56         0         0         0         0 
dram[24]:         0         0         0         0         0         0        56        80       108       104        20        16         0         0         0         0 
dram[25]:         0         0         0         0         0         0        52        84        92       100        20        20         0         0         0         0 
dram[26]:         0         0         0         0         0         0        96        72       124       120        32        48         0         0         0         0 
dram[27]:         0         0         0         0         0         0       116        80       116       116        44        32         0         0         0         0 
dram[28]:         0         0         0         0         0         0        64        88        88       112        24        36         0         0         0         0 
dram[29]:         0         0         0         0         0         0        56       112        96       144        16        24         0         0         0         0 
dram[30]:         0         0         0         0         0         0        88        72       128       124        36        52         0         0         0         0 
dram[31]:         0         0         0         0         0         0       152       100       196       136        48        56         0         0         0         0 
total dram writes = 13976
min_bank_accesses = 0!
chip skew: 688/324 = 2.12
average mf latency per bank:
dram[0]:     672548    651449    none      none      none      none         566       558       525       567       682       927    none      none      none      none  
dram[1]:     666670    657785    none      none      none      none         621       534       501       576       661       862    none      none      none      none  
dram[2]:     663997    669894    none      none      none      none         543       551       633       666      1008       856    none      none      none      none  
dram[3]:     668686    667927    none      none      none      none         614       527       650       662       963       784    none      none      none      none  
dram[4]:     672862    654863    none      none      none      none         564       503       473       571       652       954    none      none      none      none  
dram[5]:     662248    664577    none      none      none      none         570       548       571       610       704      1088    none      none      none      none  
dram[6]:     660806    673991    none      none      none      none         646       654       603       603      1012       768    none      none      none      none  
dram[7]:     661116    678980    none      none      none      none         547       522       565       600       807       683    none      none      none      none  
dram[8]:     662271    664495    none      none      none      none         564       575       582       615       685      1090    none      none      none      none  
dram[9]:     664962    657637    none      none      none      none         573       557       499       606       607      1098    none      none      none      none  
dram[10]:     672815    665103    none      none      none      none         512       597       634       582       908       840    none      none      none      none  
dram[11]:     661638    680661    none      none      none      none         577       475       622       535       801       671    none      none      none      none  
dram[12]:     650334    677307    none      none      none      none         564       493       512       517       748      1081    none      none      none      none  
dram[13]:     662674    668589    none      none      none      none         552       490       529       511       760       704    none      none      none      none  
dram[14]:     682433    651104    none      none      none      none         579       662       634       672       891       891    none      none      none      none  
dram[15]:     681338    657114    none      none      none      none         503       711       560       759      1058       927    none      none      none      none  
dram[16]:     655129    690316    none      none      none      none         613       483       561       490       945      1089    none      none      none      none  
dram[17]:     662103    669041    none      none      none      none         565       523       583       576       843       809    none      none      none      none  
dram[18]:     690661    660292    none      none      none      none         537       580       527       615       649       646    none      none      none      none  
dram[19]:     662315    683043    none      none      none      none         598       702       639       670       659       767    none      none      none      none  
dram[20]:     652369    694603    none      none      none      none         551       449       574       562       939       974    none      none      none      none  
dram[21]:     671670    665611    none      none      none      none         596       659       651       621       950       978    none      none      none      none  
dram[22]:     669692    683746    none      none      none      none         575       773       527       730       680       849    none      none      none      none  
dram[23]:     685310    674212    none      none      none      none         611       601       589       659       784       759    none      none      none      none  
dram[24]:     657898    688754    none      none      none      none         565       509       516       578       964      1075    none      none      none      none  
dram[25]:     653429    690615    none      none      none      none         610       501       589       585       973       968    none      none      none      none  
dram[26]:     688309    670418    none      none      none      none         532       689       574       669       784       793    none      none      none      none  
dram[27]:     666309    689048    none      none      none      none         496       653       664       642       763       804    none      none      none      none  
dram[28]:     657075    693390    none      none      none      none         559       667       610       720       874       725    none      none      none      none  
dram[29]:     650804    699119    none      none      none      none         609       551       577       593      1085       906    none      none      none      none  
dram[30]:     682001    680182    none      none      none      none         618       935       627       862       757       875    none      none      none      none  
dram[31]:     701796    678794    none      none      none      none         432       798       504       871       773       849    none      none      none      none  
maximum mf latency per bank:
dram[0]:       6570      6238       362       416       455       543       772      1255      1207      1261      1257      1260         0         0         0         0
dram[1]:       6532      6316       578       398       586       496       926      1130      1276      1245      1278      1307         0         0         0         0
dram[2]:       6498      6554       380       481       482       641       873      1332      1274      1475      1277      1980         0         0         0         0
dram[3]:       6551      6472       374       493       498       650       869      1279      1294      1402      1332      1472         0         0         0         0
dram[4]:       6582      6258       362       416       452       543       767      1195      1118      1275      1212      1323         0         0         0         0
dram[5]:       6492      6505       343       398       462       496       799      1246      1244      1267      1250      1271         0         0         0         0
dram[6]:       6341      6599       380       481       480       642       868      1330      1276      1464      1287      2382         0         0         0         0
dram[7]:       6334      6622       374       493       494       649       799      1271      1338      1632      1485      2036         0         0         0         0
dram[8]:       6492      6504       362       416       452       543       767      1258      1196      1473      1232      1476         0         0         0         0
dram[9]:       6518      6315       343       398       462       496       799      1237      1205      1273      1239      1285         0         0         0         0
dram[10]:       6594      6373       380       481       480       642       868      3044      1443      3739      1805      4245         0         0         0         0
dram[11]:       6333      6636       374       493       494       649      1125      1800      1380      2542      1446      3408         0         0         0         0
dram[12]:       6226      6612       362       416       452       543       767      1295      1215      1465      1251      1296         0         0         0         0
dram[13]:       6490      6542       343       398       462       496       799      1593      1140      1896      1206      1521         0         0         0         0
dram[14]:       6611      6187       380       481       480       642       868      2558      1305      4183      1380      4365         0         0         0         0
dram[15]:       6633      6230       374       493       494       649      1112      4383      1430      4475      1463      3863         0         0         0         0
dram[16]:       6268      6667       416       416       543       543      1235      1265      1259      1286      1257      1389         0         0         0         0
dram[17]:       6492      6507       398       398       496       497      1186      1339      1251      1361      1254      1522         0         0         0         0
dram[18]:       6680      6245       478       475       642       641      1269      2072      1658      2497      1990      2315         0         0         0         0
dram[19]:       6352      6672       493       494       650       650      1244      2290      1810      3592      2451      4034         0         0         0         0
dram[20]:       6243      6694       416       416       543       543      1187      1255      1256      1273      1264      1396         0         0         0         0
dram[21]:       6601      6283       398       398       496       497      1133      1232      1273      2245      1279      2278         0         0         0         0
dram[22]:       6433      6668       478       475       642       641      1316      1245      1848      3731      2023      3997         0         0         0         0
dram[23]:       6682      6392       493       494       650       650      1274      1309      1532      3923      1599      4106         0         0         0         0
dram[24]:       6313      6640       416       418       543       542      1267      1219      1276      1268      1370      1268         0         0         0         0
dram[25]:       6249      6655       398       397       496       488      1260      1232      1500      1284      1333      1332         0         0         0         0
dram[26]:       6702      6362       481       478       642       641      1684      1219      1889      2597      1532      3149         0         0         0         0
dram[27]:       6384      6666       493       492       649       649      1446      1964      2266      2174      3055      1880         0         0         0         0
dram[28]:       6275      6693       416       418       543       542      1288      3200      1296      3445      1401      2152         0         0         0         0
dram[29]:       6234      6697       398       397       496       488      1283      3030      1296      2804      1264      1762         0         0         0         0
dram[30]:       6662      6533       481       478       642       641      1545      4442      3100      4470      1946      3525         0         0         0         0
dram[31]:       6773      6357       493       492       649       649      1975      4153      3071      4403      3635      4042         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=403000 n_act=8 n_pre=0 n_ref_event=0 n_req=358 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.001526
n_activity=1192 dram_eff=0.5168
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403502i bk7: 48a 403467i bk8: 64a 403378i bk9: 64a 403317i bk10: 24a 403518i bk11: 16a 403543i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.727612
Bank_Level_Parallism_Col = 1.725907
Bank_Level_Parallism_Ready = 1.418831
write_to_read_ratio_blp_rw_average = 0.545682
GrpLevelPara = 1.695870 

BW Util details:
bwutil = 0.001526 
total_CMD = 403622 
util_bw = 616 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 402818 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 403000 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 616 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001526 
Either_Row_CoL_Bus_Util = 0.001541 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003215 
queue_avg = 0.008020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00801988
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402983 n_act=8 n_pre=0 n_ref_event=0 n_req=363 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.001576
n_activity=1209 dram_eff=0.5261
bk0: 8a 403609i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403491i bk7: 48a 403459i bk8: 64a 403319i bk9: 64a 403317i bk10: 24a 403508i bk11: 16a 403546i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.701149
Bank_Level_Parallism_Col = 1.695853
Bank_Level_Parallism_Ready = 1.330189
write_to_read_ratio_blp_rw_average = 0.542627
GrpLevelPara = 1.693548 

BW Util details:
bwutil = 0.001576 
total_CMD = 403622 
util_bw = 636 
Wasted_Col = 234 
Wasted_Row = 0 
Idle = 402752 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402983 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 363 
total_req = 636 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 636 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001576 
Either_Row_CoL_Bus_Util = 0.001583 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007825 
queue_avg = 0.011501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0115009
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402961 n_act=8 n_pre=0 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.001625
n_activity=1321 dram_eff=0.4966
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403493i bk7: 48a 403438i bk8: 64a 403414i bk9: 64a 403355i bk10: 24a 403528i bk11: 16a 403480i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.585666
Bank_Level_Parallism_Col = 1.581552
Bank_Level_Parallism_Ready = 1.257622
write_to_read_ratio_blp_rw_average = 0.595051
GrpLevelPara = 1.560180 

BW Util details:
bwutil = 0.001625 
total_CMD = 403622 
util_bw = 656 
Wasted_Col = 237 
Wasted_Row = 0 
Idle = 402729 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402961 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001625 
Either_Row_CoL_Bus_Util = 0.001638 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004539 
queue_avg = 0.005614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00561416
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402953 n_act=8 n_pre=0 n_ref_event=0 n_req=370 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=392 bw_util=0.001645
n_activity=1352 dram_eff=0.4911
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403517i bk7: 48a 403425i bk8: 64a 403413i bk9: 64a 403385i bk10: 24a 403511i bk11: 16a 403482i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.512486
Bank_Level_Parallism_Col = 1.507625
Bank_Level_Parallism_Ready = 1.213855
write_to_read_ratio_blp_rw_average = 0.583878
GrpLevelPara = 1.474946 

BW Util details:
bwutil = 0.001645 
total_CMD = 403622 
util_bw = 664 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 402701 

BW Util Bottlenecks: 
RCDc_limit = 77 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402953 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 392 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 370 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 664 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001645 
Either_Row_CoL_Bus_Util = 0.001657 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004484 
queue_avg = 0.004665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00466526
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402968 n_act=8 n_pre=0 n_ref_event=0 n_req=366 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.001605
n_activity=1317 dram_eff=0.492
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403521i bk7: 48a 403465i bk8: 64a 403394i bk9: 64a 403317i bk10: 24a 403525i bk11: 16a 403557i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.522676
Bank_Level_Parallism_Col = 1.522235
Bank_Level_Parallism_Ready = 1.294753
write_to_read_ratio_blp_rw_average = 0.596351
GrpLevelPara = 1.513113 

BW Util details:
bwutil = 0.001605 
total_CMD = 403622 
util_bw = 648 
Wasted_Col = 234 
Wasted_Row = 0 
Idle = 402740 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402968 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 366 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 648 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001605 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003058 
queue_avg = 0.005614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00561416
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=403017 n_act=8 n_pre=0 n_ref_event=0 n_req=354 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=328 bw_util=0.001487
n_activity=1136 dram_eff=0.5282
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403518i bk7: 48a 403479i bk8: 64a 403416i bk9: 64a 403358i bk10: 24a 403514i bk11: 16a 403546i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.633461
Bank_Level_Parallism_Col = 1.631579
Bank_Level_Parallism_Ready = 1.325000
write_to_read_ratio_blp_rw_average = 0.536585
GrpLevelPara = 1.621309 

BW Util details:
bwutil = 0.001487 
total_CMD = 403622 
util_bw = 600 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 402839 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 403017 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 328 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 354 
total_req = 600 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 600 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001487 
Either_Row_CoL_Bus_Util = 0.001499 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004959 
queue_avg = 0.006546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00654573
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402947 n_act=8 n_pre=0 n_ref_event=0 n_req=371 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=396 bw_util=0.001655
n_activity=1257 dram_eff=0.5314
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403518i bk7: 48a 403474i bk8: 64a 403394i bk9: 64a 403316i bk10: 24a 403514i bk11: 16a 403464i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.661309
Bank_Level_Parallism_Col = 1.661663
Bank_Level_Parallism_Ready = 1.332335
write_to_read_ratio_blp_rw_average = 0.590069
GrpLevelPara = 1.642032 

BW Util details:
bwutil = 0.001655 
total_CMD = 403622 
util_bw = 668 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 402751 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402947 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 396 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 371 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 668 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001655 
Either_Row_CoL_Bus_Util = 0.001672 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001481 
queue_avg = 0.005191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0051905
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402864 n_act=8 n_pre=0 n_ref_event=0 n_req=392 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=480 bw_util=0.001863
n_activity=1511 dram_eff=0.4977
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403491i bk7: 48a 403416i bk8: 64a 403407i bk9: 64a 403329i bk10: 24a 403467i bk11: 16a 403462i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.511026
Bank_Level_Parallism_Col = 1.509143
Bank_Level_Parallism_Ready = 1.285904
write_to_read_ratio_blp_rw_average = 0.646776
GrpLevelPara = 1.497594 

BW Util details:
bwutil = 0.001863 
total_CMD = 403622 
util_bw = 752 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 402579 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 233 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402864 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 480 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 752 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 752 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001863 
Either_Row_CoL_Bus_Util = 0.001878 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002639 
queue_avg = 0.005632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00563151
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=403020 n_act=8 n_pre=0 n_ref_event=0 n_req=353 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.001477
n_activity=1251 dram_eff=0.4764
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403521i bk7: 48a 403482i bk8: 64a 403426i bk9: 64a 403358i bk10: 24a 403532i bk11: 16a 403555i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.530359
Bank_Level_Parallism_Col = 1.529925
Bank_Level_Parallism_Ready = 1.296980
write_to_read_ratio_blp_rw_average = 0.558603
GrpLevelPara = 1.509975 

BW Util details:
bwutil = 0.001477 
total_CMD = 403622 
util_bw = 596 
Wasted_Col = 211 
Wasted_Row = 0 
Idle = 402815 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 403020 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 353 
total_req = 596 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 596 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001477 
Either_Row_CoL_Bus_Util = 0.001491 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003322 
queue_avg = 0.005334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0053342
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402997 n_act=8 n_pre=0 n_ref_event=0 n_req=359 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.001536
n_activity=1163 dram_eff=0.5331
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403517i bk7: 48a 403482i bk8: 64a 403368i bk9: 64a 403363i bk10: 24a 403502i bk11: 16a 403550i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.623630
Bank_Level_Parallism_Col = 1.621787
Bank_Level_Parallism_Ready = 1.333871
write_to_read_ratio_blp_rw_average = 0.558140
GrpLevelPara = 1.604651 

BW Util details:
bwutil = 0.001536 
total_CMD = 403622 
util_bw = 620 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 402801 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402997 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 620 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001536 
Either_Row_CoL_Bus_Util = 0.001548 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004800 
queue_avg = 0.007606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00760613
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402859 n_act=8 n_pre=0 n_ref_event=0 n_req=393 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=484 bw_util=0.001873
n_activity=1551 dram_eff=0.4874
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403486i bk7: 48a 403442i bk8: 64a 403422i bk9: 64a 403296i bk10: 24a 403531i bk11: 16a 403516i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.382716
Bank_Level_Parallism_Col = 1.381679
Bank_Level_Parallism_Ready = 1.119048
write_to_read_ratio_blp_rw_average = 0.661260
GrpLevelPara = 1.380725 

BW Util details:
bwutil = 0.001873 
total_CMD = 403622 
util_bw = 756 
Wasted_Col = 297 
Wasted_Row = 0 
Idle = 402569 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402859 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 484 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 756 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 756 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001873 
Either_Row_CoL_Bus_Util = 0.001890 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001311 
queue_avg = 0.004544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00454386
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402780 n_act=8 n_pre=0 n_ref_event=0 n_req=413 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=564 bw_util=0.002071
n_activity=1640 dram_eff=0.5098
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403502i bk7: 48a 403380i bk8: 64a 403412i bk9: 64a 403250i bk10: 24a 403454i bk11: 16a 403424i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.544651
Bank_Level_Parallism_Col = 1.543035
Bank_Level_Parallism_Ready = 1.289474
write_to_read_ratio_blp_rw_average = 0.674357
GrpLevelPara = 1.535049 

BW Util details:
bwutil = 0.002071 
total_CMD = 403622 
util_bw = 836 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 402491 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402780 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 564 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 836 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 836 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.002071 
Either_Row_CoL_Bus_Util = 0.002086 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002375 
queue_avg = 0.005636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00563646
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402944 n_act=8 n_pre=0 n_ref_event=0 n_req=372 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.001665
n_activity=1331 dram_eff=0.5049
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403521i bk7: 48a 403450i bk8: 64a 403376i bk9: 64a 403269i bk10: 24a 403536i bk11: 16a 403548i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.577901
Bank_Level_Parallism_Col = 1.577778
Bank_Level_Parallism_Ready = 1.324405
write_to_read_ratio_blp_rw_average = 0.606667
GrpLevelPara = 1.560000 

BW Util details:
bwutil = 0.001665 
total_CMD = 403622 
util_bw = 672 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 402717 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402944 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 672 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001665 
Either_Row_CoL_Bus_Util = 0.001680 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002950 
queue_avg = 0.006734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00673402
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402893 n_act=8 n_pre=0 n_ref_event=0 n_req=385 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=452 bw_util=0.001794
n_activity=1448 dram_eff=0.5
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403519i bk7: 48a 403436i bk8: 64a 403436i bk9: 64a 403313i bk10: 24a 403523i bk11: 16a 403510i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.401198
Bank_Level_Parallism_Col = 1.398798
Bank_Level_Parallism_Ready = 1.135359
write_to_read_ratio_blp_rw_average = 0.638277
GrpLevelPara = 1.380762 

BW Util details:
bwutil = 0.001794 
total_CMD = 403622 
util_bw = 724 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 402620 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402893 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 452 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 724 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 724 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001794 
Either_Row_CoL_Bus_Util = 0.001806 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004115 
queue_avg = 0.004804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.004804
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402883 n_act=8 n_pre=0 n_ref_event=0 n_req=387 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=460 bw_util=0.001814
n_activity=1604 dram_eff=0.4564
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403509i bk7: 48a 403450i bk8: 64a 403427i bk9: 64a 403337i bk10: 24a 403527i bk11: 16a 403508i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.285980
Bank_Level_Parallism_Col = 1.284515
Bank_Level_Parallism_Ready = 1.075137
write_to_read_ratio_blp_rw_average = 0.668843
GrpLevelPara = 1.273321 

BW Util details:
bwutil = 0.001814 
total_CMD = 403622 
util_bw = 732 
Wasted_Col = 345 
Wasted_Row = 0 
Idle = 402545 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402883 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 460 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 387 
total_req = 732 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 732 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001814 
Either_Row_CoL_Bus_Util = 0.001831 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001353 
queue_avg = 0.004484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00448439
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402844 n_act=8 n_pre=0 n_ref_event=0 n_req=397 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=500 bw_util=0.001913
n_activity=1723 dram_eff=0.4481
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 40a 403483i bk7: 48a 403441i bk8: 64a 403397i bk9: 64a 403362i bk10: 24a 403542i bk11: 16a 403515i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248233
Bank_Level_Parallism_Col = 1.245567
Bank_Level_Parallism_Ready = 1.051813
write_to_read_ratio_blp_rw_average = 0.674645
GrpLevelPara = 1.245567 

BW Util details:
bwutil = 0.001913 
total_CMD = 403622 
util_bw = 772 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 402490 

BW Util Bottlenecks: 
RCDc_limit = 75 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402844 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 500 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 772 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001913 
Either_Row_CoL_Bus_Util = 0.001928 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002571 
queue_avg = 0.003384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00338435
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402942 n_act=8 n_pre=0 n_ref_event=0 n_req=372 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.001665
n_activity=1239 dram_eff=0.5424
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403520i bk7: 48a 403438i bk8: 64a 403365i bk9: 64a 403274i bk10: 16a 403561i bk11: 16a 403555i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.688544
Bank_Level_Parallism_Col = 1.683073
Bank_Level_Parallism_Ready = 1.312500
write_to_read_ratio_blp_rw_average = 0.606242
GrpLevelPara = 1.638655 

BW Util details:
bwutil = 0.001665 
total_CMD = 403622 
util_bw = 672 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 402784 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402942 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 672 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001665 
Either_Row_CoL_Bus_Util = 0.001685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00525739
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402967 n_act=8 n_pre=0 n_ref_event=0 n_req=366 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.001605
n_activity=1182 dram_eff=0.5482
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403489i bk7: 48a 403440i bk8: 64a 403413i bk9: 64a 403314i bk10: 16a 403523i bk11: 16a 403533i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.698795
Bank_Level_Parallism_Col = 1.690073
Bank_Level_Parallism_Ready = 1.347222
write_to_read_ratio_blp_rw_average = 0.600484
GrpLevelPara = 1.654964 

BW Util details:
bwutil = 0.001605 
total_CMD = 403622 
util_bw = 648 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 402792 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402967 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 366 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 648 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001605 
Either_Row_CoL_Bus_Util = 0.001623 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001527 
queue_avg = 0.005456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0054556
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402798 n_act=8 n_pre=0 n_ref_event=0 n_req=408 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=544 bw_util=0.002022
n_activity=1598 dram_eff=0.5106
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403466i bk7: 48a 403431i bk8: 64a 403333i bk9: 64a 403341i bk10: 16a 403519i bk11: 16a 403475i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.475092
Bank_Level_Parallism_Col = 1.469880
Bank_Level_Parallism_Ready = 1.180147
write_to_read_ratio_blp_rw_average = 0.688601
GrpLevelPara = 1.441149 

BW Util details:
bwutil = 0.002022 
total_CMD = 403622 
util_bw = 816 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 402538 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402798 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 544 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 816 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 816 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.002022 
Either_Row_CoL_Bus_Util = 0.002042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00379811
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402847 n_act=8 n_pre=0 n_ref_event=0 n_req=396 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=496 bw_util=0.001903
n_activity=1702 dram_eff=0.4512
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403481i bk7: 48a 403463i bk8: 64a 403423i bk9: 64a 403361i bk10: 16a 403504i bk11: 16a 403470i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.311031
Bank_Level_Parallism_Col = 1.304900
Bank_Level_Parallism_Ready = 1.097656
write_to_read_ratio_blp_rw_average = 0.697822
GrpLevelPara = 1.260436 

BW Util details:
bwutil = 0.001903 
total_CMD = 403622 
util_bw = 768 
Wasted_Col = 338 
Wasted_Row = 0 
Idle = 402516 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402847 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 496 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 768 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 768 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001903 
Either_Row_CoL_Bus_Util = 0.001920 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001290 
queue_avg = 0.002928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00292848
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402934 n_act=8 n_pre=0 n_ref_event=0 n_req=374 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.001685
n_activity=1335 dram_eff=0.5094
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403499i bk7: 48a 403421i bk8: 64a 403436i bk9: 64a 403374i bk10: 16a 403549i bk11: 16a 403538i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.457270
Bank_Level_Parallism_Col = 1.450893
Bank_Level_Parallism_Ready = 1.161765
write_to_read_ratio_blp_rw_average = 0.633929
GrpLevelPara = 1.424107 

BW Util details:
bwutil = 0.001685 
total_CMD = 403622 
util_bw = 680 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 402721 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402934 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 680 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001685 
Either_Row_CoL_Bus_Util = 0.001705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.004031
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=403007 n_act=8 n_pre=0 n_ref_event=0 n_req=356 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=336 bw_util=0.001506
n_activity=1152 dram_eff=0.5278
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403495i bk7: 48a 403480i bk8: 64a 403440i bk9: 64a 403331i bk10: 16a 403546i bk11: 16a 403519i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.665813
Bank_Level_Parallism_Col = 1.656371
Bank_Level_Parallism_Ready = 1.317434
write_to_read_ratio_blp_rw_average = 0.575290
GrpLevelPara = 1.610039 

BW Util details:
bwutil = 0.001506 
total_CMD = 403622 
util_bw = 608 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 402841 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 403007 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 336 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 356 
total_req = 608 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 608 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001506 
Either_Row_CoL_Bus_Util = 0.001524 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001626 
queue_avg = 0.004690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00469003
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402838 n_act=8 n_pre=0 n_ref_event=0 n_req=398 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=504 bw_util=0.001923
n_activity=1730 dram_eff=0.4486
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403474i bk7: 48a 403497i bk8: 64a 403354i bk9: 64a 403373i bk10: 16a 403520i bk11: 16a 403496i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.297297
Bank_Level_Parallism_Col = 1.291403
Bank_Level_Parallism_Ready = 1.100515
write_to_read_ratio_blp_rw_average = 0.695928
GrpLevelPara = 1.280543 

BW Util details:
bwutil = 0.001923 
total_CMD = 403622 
util_bw = 776 
Wasted_Col = 334 
Wasted_Row = 0 
Idle = 402512 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 278 
rwq = 0 
CCDLc_limit_alone = 278 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402838 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 504 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 776 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001923 
Either_Row_CoL_Bus_Util = 0.001942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00361972
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402824 n_act=8 n_pre=0 n_ref_event=0 n_req=402 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=520 bw_util=0.001962
n_activity=1633 dram_eff=0.485
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403477i bk7: 48a 403433i bk8: 64a 403403i bk9: 64a 403351i bk10: 16a 403518i bk11: 16a 403489i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.355515
Bank_Level_Parallism_Col = 1.347667
Bank_Level_Parallism_Ready = 1.106061
write_to_read_ratio_blp_rw_average = 0.693504
GrpLevelPara = 1.333943 

BW Util details:
bwutil = 0.001962 
total_CMD = 403622 
util_bw = 792 
Wasted_Col = 305 
Wasted_Row = 0 
Idle = 402525 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402824 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 520 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 792 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 792 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001962 
Either_Row_CoL_Bus_Util = 0.001977 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002506 
queue_avg = 0.003588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00358752
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402960 n_act=8 n_pre=0 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.001625
n_activity=1259 dram_eff=0.521
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403488i bk7: 48a 403438i bk8: 64a 403364i bk9: 64a 403295i bk10: 16a 403549i bk11: 16a 403531i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692575
Bank_Level_Parallism_Col = 1.690782
Bank_Level_Parallism_Ready = 1.399390
write_to_read_ratio_blp_rw_average = 0.588098
GrpLevelPara = 1.647608 

BW Util details:
bwutil = 0.001625 
total_CMD = 403622 
util_bw = 656 
Wasted_Col = 206 
Wasted_Row = 0 
Idle = 402760 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402960 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001625 
Either_Row_CoL_Bus_Util = 0.001640 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003021 
queue_avg = 0.006102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00610224
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402977 n_act=8 n_pre=0 n_ref_event=0 n_req=364 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.001586
n_activity=1230 dram_eff=0.5203
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403499i bk7: 48a 403445i bk8: 64a 403388i bk9: 64a 403358i bk10: 16a 403547i bk11: 16a 403512i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.647837
Bank_Level_Parallism_Col = 1.643720
Bank_Level_Parallism_Ready = 1.335938
write_to_read_ratio_blp_rw_average = 0.567633
GrpLevelPara = 1.613527 

BW Util details:
bwutil = 0.001586 
total_CMD = 403622 
util_bw = 640 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 402790 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402977 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 364 
total_req = 640 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 640 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001586 
Either_Row_CoL_Bus_Util = 0.001598 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004651 
queue_avg = 0.005126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00512608
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402850 n_act=8 n_pre=0 n_ref_event=0 n_req=395 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=492 bw_util=0.001893
n_activity=1629 dram_eff=0.469
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403430i bk7: 48a 403483i bk8: 64a 403373i bk9: 64a 403373i bk10: 16a 403533i bk11: 16a 403508i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.326325
Bank_Level_Parallism_Col = 1.324449
Bank_Level_Parallism_Ready = 1.096859
write_to_read_ratio_blp_rw_average = 0.669118
GrpLevelPara = 1.307904 

BW Util details:
bwutil = 0.001893 
total_CMD = 403622 
util_bw = 764 
Wasted_Col = 330 
Wasted_Row = 0 
Idle = 402528 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 283 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402850 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 492 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 764 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 764 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001893 
Either_Row_CoL_Bus_Util = 0.001913 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0035999
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402841 n_act=8 n_pre=0 n_ref_event=0 n_req=398 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=504 bw_util=0.001923
n_activity=1691 dram_eff=0.4589
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403400i bk7: 48a 403470i bk8: 64a 403394i bk9: 64a 403380i bk10: 16a 403512i bk11: 16a 403518i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.303965
Bank_Level_Parallism_Col = 1.301503
Bank_Level_Parallism_Ready = 1.123711
write_to_read_ratio_blp_rw_average = 0.666667
GrpLevelPara = 1.276746 

BW Util details:
bwutil = 0.001923 
total_CMD = 403622 
util_bw = 776 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 402487 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402841 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 504 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 776 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 776 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001923 
Either_Row_CoL_Bus_Util = 0.001935 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003841 
queue_avg = 0.003335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0033348
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402932 n_act=8 n_pre=0 n_ref_event=0 n_req=375 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=412 bw_util=0.001695
n_activity=1434 dram_eff=0.477
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403492i bk7: 48a 403451i bk8: 64a 403419i bk9: 64a 403375i bk10: 16a 403542i bk11: 16a 403446i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.506967
Bank_Level_Parallism_Col = 1.504310
Bank_Level_Parallism_Ready = 1.247076
write_to_read_ratio_blp_rw_average = 0.619612
GrpLevelPara = 1.441810 

BW Util details:
bwutil = 0.001695 
total_CMD = 403622 
util_bw = 684 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 402689 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402932 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 412 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 375 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 684 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001695 
Either_Row_CoL_Bus_Util = 0.001710 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002899 
queue_avg = 0.004031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.004031
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402897 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=448 bw_util=0.001784
n_activity=1415 dram_eff=0.5088
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403493i bk7: 48a 403412i bk8: 64a 403412i bk9: 64a 403334i bk10: 16a 403545i bk11: 16a 403535i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.416080
Bank_Level_Parallism_Col = 1.411705
Bank_Level_Parallism_Ready = 1.141667
write_to_read_ratio_blp_rw_average = 0.638749
GrpLevelPara = 1.388497 

BW Util details:
bwutil = 0.001784 
total_CMD = 403622 
util_bw = 720 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 402627 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402897 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 448 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 720 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 720 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001784 
Either_Row_CoL_Bus_Util = 0.001796 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.004138 
queue_avg = 0.004712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00471233
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402842 n_act=8 n_pre=0 n_ref_event=0 n_req=397 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=500 bw_util=0.001913
n_activity=1808 dram_eff=0.427
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403460i bk7: 48a 403476i bk8: 64a 403369i bk9: 64a 403373i bk10: 16a 403534i bk11: 16a 403501i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.243523
Bank_Level_Parallism_Col = 1.241319
Bank_Level_Parallism_Ready = 1.081606
write_to_read_ratio_blp_rw_average = 0.687500
GrpLevelPara = 1.224826 

BW Util details:
bwutil = 0.001913 
total_CMD = 403622 
util_bw = 772 
Wasted_Col = 386 
Wasted_Row = 0 
Idle = 402464 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 340 
rwq = 0 
CCDLc_limit_alone = 340 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402842 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 500 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 772 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 772 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001913 
Either_Row_CoL_Bus_Util = 0.001933 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00334224
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=403622 n_nop=402657 n_act=8 n_pre=0 n_ref_event=0 n_req=444 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.002378
n_activity=2144 dram_eff=0.4478
bk0: 8a 403610i bk1: 8a 403610i bk2: 0a 403622i bk3: 0a 403622i bk4: 0a 403622i bk5: 0a 403622i bk6: 48a 403346i bk7: 48a 403438i bk8: 64a 403262i bk9: 64a 403363i bk10: 16a 403507i bk11: 16a 403499i bk12: 0a 403622i bk13: 0a 403622i bk14: 0a 403622i bk15: 0a 403622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.245638
Bank_Level_Parallism_Col = 1.243527
Bank_Level_Parallism_Ready = 1.071875
write_to_read_ratio_blp_rw_average = 0.734780
GrpLevelPara = 1.223233 

BW Util details:
bwutil = 0.002378 
total_CMD = 403622 
util_bw = 960 
Wasted_Col = 473 
Wasted_Row = 0 
Idle = 402189 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 431 
rwq = 0 
CCDLc_limit_alone = 431 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403622 
n_nop = 402657 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 444 
total_req = 960 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 960 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.002378 
Either_Row_CoL_Bus_Util = 0.002391 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003109 
queue_avg = 0.003459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00345868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[1]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[2]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[3]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[4]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[5]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[6]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[7]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[8]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[9]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[10]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[11]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[12]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[13]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[14]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[15]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[16]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[17]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[18]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[19]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[20]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[21]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[22]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[23]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[24]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[25]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[26]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[27]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[28]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[29]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[30]: Access = 1112, Miss = 144, Miss_rate = 0.129, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[31]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[32]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[34]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[35]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[36]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[37]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[38]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[39]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[40]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[41]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[42]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[43]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[44]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[45]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[46]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[47]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[48]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[49]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[50]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[51]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[52]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[53]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[54]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[55]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[56]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[57]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[58]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[59]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[60]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[61]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[62]: Access = 1104, Miss = 136, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[63]: Access = 1104, Miss = 144, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 1754
L2_total_cache_accesses = 70784
L2_total_cache_misses = 9088
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112270
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8576
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112270
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144512
icnt_total_pkts_simt_to_mem=144512
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 144512
Req_Network_cycles = 537530
Req_Network_injected_packets_per_cycle =       0.2688 
Req_Network_conflicts_per_cycle =       0.4367
Req_Network_conflicts_per_cycle_util =       4.9731
Req_Bank_Level_Parallism =       3.0618
Req_Network_in_buffer_full_per_cycle =       0.0089
Req_Network_in_buffer_avg_util =       1.4867
Req_Network_out_buffer_full_per_cycle =       0.0093
Req_Network_out_buffer_avg_util =       4.5068

Reply_Network_injected_packets_num = 144512
Reply_Network_cycles = 537530
Reply_Network_injected_packets_per_cycle =        0.2688
Reply_Network_conflicts_per_cycle =        0.0604
Reply_Network_conflicts_per_cycle_util =       0.6422
Reply_Bank_Level_Parallism =       2.8585
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0034
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 47 sec (3347 sec)
gpgpu_simulation_rate = 165926 (inst/sec)
gpgpu_simulation_rate = 160 (cycle/sec)
gpgpu_silicon_slowdown = 7075000x
