
PID_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d74  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08009f18  08009f18  00019f18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a37c  0800a37c  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  0800a37c  0800a37c  0001a37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a384  0800a384  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a384  0800a384  0001a384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a388  0800a388  0001a388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  0800a38c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000458  20000224  0800a5b0  00020224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800a5b0  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017884  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003386  00000000  00000000  00037ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  0003ae60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001210  00000000  00000000  0003c1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00010cf4  00000000  00000000  0003d3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000068fb  00000000  00000000  0004e0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000549bf  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006228  00000000  00000000  00054a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000224 	.word	0x20000224
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009efc 	.word	0x08009efc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000228 	.word	0x20000228
 80001dc:	08009efc 	.word	0x08009efc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <lcd_set_pin>:
	volatile uint32_t AFRH;
}PORTx_TypeDef;


// functions
static inline void lcd_set_pin(PORTx_TypeDef *port, uint8_t pin){
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	70fb      	strb	r3, [r7, #3]
	port->BSRR |= (1<<pin);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	78fa      	ldrb	r2, [r7, #3]
 8000f62:	2101      	movs	r1, #1
 8000f64:	fa01 f202 	lsl.w	r2, r1, r2
 8000f68:	431a      	orrs	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	619a      	str	r2, [r3, #24]
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <lcd_reset_pin>:
static inline void lcd_reset_pin(PORTx_TypeDef *port, uint8_t pin){
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
 8000f82:	460b      	mov	r3, r1
 8000f84:	70fb      	strb	r3, [r7, #3]
	port->BSRR |= (1<<(pin+16));
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	78fa      	ldrb	r2, [r7, #3]
 8000f8c:	3210      	adds	r2, #16
 8000f8e:	2101      	movs	r1, #1
 8000f90:	fa01 f202 	lsl.w	r2, r1, r2
 8000f94:	431a      	orrs	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	619a      	str	r2, [r3, #24]
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <lcd_set_to_output>:
	// push down
	SET_BIT(port->PUPDR, (2<<(pin*2U)));

}
// set as output
static inline void lcd_set_to_output(PORTx_TypeDef *port, uint8_t pin){
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	70fb      	strb	r3, [r7, #3]
	//--------- port mode ----------------------------//
	// reset configure bits
	RESET_BIT(port->MODER, (3<<(pin*2U)));
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	78fa      	ldrb	r2, [r7, #3]
 8000fb8:	0052      	lsls	r2, r2, #1
 8000fba:	2103      	movs	r1, #3
 8000fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fc0:	43d2      	mvns	r2, r2
 8000fc2:	401a      	ands	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	601a      	str	r2, [r3, #0]
	//set as output
	SET_BIT(port->MODER, (1<<(pin*2)));
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	78fa      	ldrb	r2, [r7, #3]
 8000fce:	0052      	lsls	r2, r2, #1
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	601a      	str	r2, [r3, #0]

	RESET_BIT(port->PUPDR, (3<<(pin*2U)));
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	78fa      	ldrb	r2, [r7, #3]
 8000fe2:	0052      	lsls	r2, r2, #1
 8000fe4:	2103      	movs	r1, #3
 8000fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8000fea:	43d2      	mvns	r2, r2
 8000fec:	401a      	ands	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	60da      	str	r2, [r3, #12]
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <lcd_send_half>:

static inline void lcd_send_half(uint8_t data){
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
	if(data & (1<<0))
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	2b00      	cmp	r3, #0
 8001012:	d004      	beq.n	800101e <lcd_send_half+0x1e>
		lcd_set_pin(PORT(LCD_D4_PORT), LCD_D4);
 8001014:	2103      	movs	r1, #3
 8001016:	481b      	ldr	r0, [pc, #108]	; (8001084 <lcd_send_half+0x84>)
 8001018:	f7ff ff9a 	bl	8000f50 <lcd_set_pin>
 800101c:	e003      	b.n	8001026 <lcd_send_half+0x26>
	else
		lcd_reset_pin(PORT(LCD_D4_PORT), LCD_D4);
 800101e:	2103      	movs	r1, #3
 8001020:	4818      	ldr	r0, [pc, #96]	; (8001084 <lcd_send_half+0x84>)
 8001022:	f7ff ffaa 	bl	8000f7a <lcd_reset_pin>

	if(data & (1<<1))
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	f003 0302 	and.w	r3, r3, #2
 800102c:	2b00      	cmp	r3, #0
 800102e:	d004      	beq.n	800103a <lcd_send_half+0x3a>
		lcd_set_pin(PORT(LCD_D5_PORT), LCD_D5);
 8001030:	2104      	movs	r1, #4
 8001032:	4814      	ldr	r0, [pc, #80]	; (8001084 <lcd_send_half+0x84>)
 8001034:	f7ff ff8c 	bl	8000f50 <lcd_set_pin>
 8001038:	e003      	b.n	8001042 <lcd_send_half+0x42>
	else
		lcd_reset_pin(PORT(LCD_D5_PORT), LCD_D5);
 800103a:	2104      	movs	r1, #4
 800103c:	4811      	ldr	r0, [pc, #68]	; (8001084 <lcd_send_half+0x84>)
 800103e:	f7ff ff9c 	bl	8000f7a <lcd_reset_pin>

	if(data & (1<<2))
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	f003 0304 	and.w	r3, r3, #4
 8001048:	2b00      	cmp	r3, #0
 800104a:	d004      	beq.n	8001056 <lcd_send_half+0x56>
		lcd_set_pin(PORT(LCD_D6_PORT), LCD_D6);
 800104c:	2105      	movs	r1, #5
 800104e:	480d      	ldr	r0, [pc, #52]	; (8001084 <lcd_send_half+0x84>)
 8001050:	f7ff ff7e 	bl	8000f50 <lcd_set_pin>
 8001054:	e003      	b.n	800105e <lcd_send_half+0x5e>
	else
		lcd_reset_pin(PORT(LCD_D6_PORT), LCD_D6);
 8001056:	2105      	movs	r1, #5
 8001058:	480a      	ldr	r0, [pc, #40]	; (8001084 <lcd_send_half+0x84>)
 800105a:	f7ff ff8e 	bl	8000f7a <lcd_reset_pin>

	if(data & (1<<3))
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	f003 0308 	and.w	r3, r3, #8
 8001064:	2b00      	cmp	r3, #0
 8001066:	d004      	beq.n	8001072 <lcd_send_half+0x72>
		lcd_set_pin(PORT(LCD_D7_PORT), LCD_D7);
 8001068:	2106      	movs	r1, #6
 800106a:	4806      	ldr	r0, [pc, #24]	; (8001084 <lcd_send_half+0x84>)
 800106c:	f7ff ff70 	bl	8000f50 <lcd_set_pin>
	else
		lcd_reset_pin(PORT(LCD_D7_PORT), LCD_D7);
}
 8001070:	e003      	b.n	800107a <lcd_send_half+0x7a>
		lcd_reset_pin(PORT(LCD_D7_PORT), LCD_D7);
 8001072:	2106      	movs	r1, #6
 8001074:	4803      	ldr	r0, [pc, #12]	; (8001084 <lcd_send_half+0x84>)
 8001076:	f7ff ff80 	bl	8000f7a <lcd_reset_pin>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40020400 	.word	0x40020400

08001088 <lcd_init_pin>:
 */
#include "hd44780.h"

// init pin as out PP ,medium speed ,  no Pu/Pd
// port -
void lcd_init_pin(PORTx_TypeDef *port, uint8_t pin){
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	70fb      	strb	r3, [r7, #3]

	//--------- port mode ----------------------------//
	// reset configure bits
	RESET_BIT(port->MODER, (3<<(pin*2U)));
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	78fa      	ldrb	r2, [r7, #3]
 800109a:	0052      	lsls	r2, r2, #1
 800109c:	2103      	movs	r1, #3
 800109e:	fa01 f202 	lsl.w	r2, r1, r2
 80010a2:	43d2      	mvns	r2, r2
 80010a4:	401a      	ands	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	601a      	str	r2, [r3, #0]
	//set as output
	SET_BIT(port->MODER, (1<<(pin*2)));
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	78fa      	ldrb	r2, [r7, #3]
 80010b0:	0052      	lsls	r2, r2, #1
 80010b2:	2101      	movs	r1, #1
 80010b4:	fa01 f202 	lsl.w	r2, r1, r2
 80010b8:	431a      	orrs	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	601a      	str	r2, [r3, #0]
	//------------------------------------------------//

	//--------- configure output mode ----------------//
	// reset configure bit (0 - set as output push-pull
	RESET_BIT(port->OTYPER, (1<<(pin)));
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	78fa      	ldrb	r2, [r7, #3]
 80010c4:	2101      	movs	r1, #1
 80010c6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ca:	43d2      	mvns	r2, r2
 80010cc:	401a      	ands	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	605a      	str	r2, [r3, #4]
	//------------------------------------------------//

	//--------- configure seed -----------------------//
	// reset configure bits
	RESET_BIT(port->OSPEDDR, (3<<(pin*2U)));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	78fa      	ldrb	r2, [r7, #3]
 80010d8:	0052      	lsls	r2, r2, #1
 80010da:	2103      	movs	r1, #3
 80010dc:	fa01 f202 	lsl.w	r2, r1, r2
 80010e0:	43d2      	mvns	r2, r2
 80010e2:	401a      	ands	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	609a      	str	r2, [r3, #8]
	// set medium speed
	SET_BIT(port->OSPEDDR, (1<<(pin*2)));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	0052      	lsls	r2, r2, #1
 80010f0:	2101      	movs	r1, #1
 80010f2:	fa01 f202 	lsl.w	r2, r1, r2
 80010f6:	431a      	orrs	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	609a      	str	r2, [r3, #8]
	//------------------------------------------------//

	//--------- pull-up/ pull-down -------------------//
	// reset configure bits (00 - no pull-up/down ----//
	RESET_BIT(port->PUPDR, (3<<(pin*2U)));
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	78fa      	ldrb	r2, [r7, #3]
 8001102:	0052      	lsls	r2, r2, #1
 8001104:	2103      	movs	r1, #3
 8001106:	fa01 f202 	lsl.w	r2, r1, r2
 800110a:	43d2      	mvns	r2, r2
 800110c:	401a      	ands	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	60da      	str	r2, [r3, #12]
	//------------------------------------------------//

}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <init_lcd>:

void init_lcd(void(*delay_us)(uint32_t us)){
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	//regist delay funcition
	_delay_us = delay_us;
 8001128:	4a4c      	ldr	r2, [pc, #304]	; (800125c <init_lcd+0x13c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
	// config pins as output pp , low
	lcd_init_pin(PORT(LCD_D7_PORT), LCD_D7);
 800112e:	2106      	movs	r1, #6
 8001130:	484b      	ldr	r0, [pc, #300]	; (8001260 <init_lcd+0x140>)
 8001132:	f7ff ffa9 	bl	8001088 <lcd_init_pin>
	lcd_init_pin(PORT(LCD_D6_PORT), LCD_D6);
 8001136:	2105      	movs	r1, #5
 8001138:	4849      	ldr	r0, [pc, #292]	; (8001260 <init_lcd+0x140>)
 800113a:	f7ff ffa5 	bl	8001088 <lcd_init_pin>
	lcd_init_pin(PORT(LCD_D5_PORT), LCD_D5);
 800113e:	2104      	movs	r1, #4
 8001140:	4847      	ldr	r0, [pc, #284]	; (8001260 <init_lcd+0x140>)
 8001142:	f7ff ffa1 	bl	8001088 <lcd_init_pin>
	lcd_init_pin(PORT(LCD_D4_PORT), LCD_D4);
 8001146:	2103      	movs	r1, #3
 8001148:	4845      	ldr	r0, [pc, #276]	; (8001260 <init_lcd+0x140>)
 800114a:	f7ff ff9d 	bl	8001088 <lcd_init_pin>
	lcd_init_pin(PORT(LCD_RS_PORT), LCD_RS);
 800114e:	2101      	movs	r1, #1
 8001150:	4844      	ldr	r0, [pc, #272]	; (8001264 <init_lcd+0x144>)
 8001152:	f7ff ff99 	bl	8001088 <lcd_init_pin>
	lcd_init_pin(PORT(LCD_E_PORT), LCD_E);
 8001156:	2100      	movs	r1, #0
 8001158:	4842      	ldr	r0, [pc, #264]	; (8001264 <init_lcd+0x144>)
 800115a:	f7ff ff95 	bl	8001088 <lcd_init_pin>
#if USE_RW == 1
	lcd_init_pin(PORT(LCD_RW_PORT), LCD_RW);
#endif
	// set high on control lines
	SET_RS;
 800115e:	4b41      	ldr	r3, [pc, #260]	; (8001264 <init_lcd+0x144>)
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	4a40      	ldr	r2, [pc, #256]	; (8001264 <init_lcd+0x144>)
 8001164:	f043 0302 	orr.w	r3, r3, #2
 8001168:	6193      	str	r3, [r2, #24]
	SET_E;
 800116a:	4b3e      	ldr	r3, [pc, #248]	; (8001264 <init_lcd+0x144>)
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	4a3d      	ldr	r2, [pc, #244]	; (8001264 <init_lcd+0x144>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6193      	str	r3, [r2, #24]
#if USE_RW == 1
	SET_RW;
#endif
	// delay 15 ms

	_delay_us(15000);
 8001176:	4b39      	ldr	r3, [pc, #228]	; (800125c <init_lcd+0x13c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f643 2098 	movw	r0, #15000	; 0x3a98
 800117e:	4798      	blx	r3

	// set low on control linese
	CLR_E;
 8001180:	4b38      	ldr	r3, [pc, #224]	; (8001264 <init_lcd+0x144>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a37      	ldr	r2, [pc, #220]	; (8001264 <init_lcd+0x144>)
 8001186:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800118a:	6193      	str	r3, [r2, #24]
	CLR_RS;
 800118c:	4b35      	ldr	r3, [pc, #212]	; (8001264 <init_lcd+0x144>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a34      	ldr	r2, [pc, #208]	; (8001264 <init_lcd+0x144>)
 8001192:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001196:	6193      	str	r3, [r2, #24]
#if USE_RW == 1
	CLR_RW;
#endif
	// DL = 1 , 8 bit mode
	SET_E;
 8001198:	4b32      	ldr	r3, [pc, #200]	; (8001264 <init_lcd+0x144>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a31      	ldr	r2, [pc, #196]	; (8001264 <init_lcd+0x144>)
 800119e:	f043 0301 	orr.w	r3, r3, #1
 80011a2:	6193      	str	r3, [r2, #24]
	lcd_send_half(0x03);
 80011a4:	2003      	movs	r0, #3
 80011a6:	f7ff ff2b 	bl	8001000 <lcd_send_half>
	CLR_E;
 80011aa:	4b2e      	ldr	r3, [pc, #184]	; (8001264 <init_lcd+0x144>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	4a2d      	ldr	r2, [pc, #180]	; (8001264 <init_lcd+0x144>)
 80011b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b4:	6193      	str	r3, [r2, #24]
	_delay_us(4100);
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <init_lcd+0x13c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f241 0004 	movw	r0, #4100	; 0x1004
 80011be:	4798      	blx	r3

	// DL = 1
	SET_E;
 80011c0:	4b28      	ldr	r3, [pc, #160]	; (8001264 <init_lcd+0x144>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	4a27      	ldr	r2, [pc, #156]	; (8001264 <init_lcd+0x144>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6193      	str	r3, [r2, #24]
	lcd_send_half(0x03);
 80011cc:	2003      	movs	r0, #3
 80011ce:	f7ff ff17 	bl	8001000 <lcd_send_half>
	CLR_E;
 80011d2:	4b24      	ldr	r3, [pc, #144]	; (8001264 <init_lcd+0x144>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	4a23      	ldr	r2, [pc, #140]	; (8001264 <init_lcd+0x144>)
 80011d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011dc:	6193      	str	r3, [r2, #24]
	_delay_us(100);
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <init_lcd+0x13c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2064      	movs	r0, #100	; 0x64
 80011e4:	4798      	blx	r3

	//DL = 1
	SET_E;
 80011e6:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <init_lcd+0x144>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	4a1e      	ldr	r2, [pc, #120]	; (8001264 <init_lcd+0x144>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6193      	str	r3, [r2, #24]
	lcd_send_half(0x03);
 80011f2:	2003      	movs	r0, #3
 80011f4:	f7ff ff04 	bl	8001000 <lcd_send_half>
	CLR_E;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <init_lcd+0x144>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	4a19      	ldr	r2, [pc, #100]	; (8001264 <init_lcd+0x144>)
 80011fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001202:	6193      	str	r3, [r2, #24]
	_delay_us(100);
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <init_lcd+0x13c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2064      	movs	r0, #100	; 0x64
 800120a:	4798      	blx	r3

	// DL = 0 4bit mode
	SET_E;
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <init_lcd+0x144>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a14      	ldr	r2, [pc, #80]	; (8001264 <init_lcd+0x144>)
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	6193      	str	r3, [r2, #24]
	lcd_send_half(0x02);
 8001218:	2002      	movs	r0, #2
 800121a:	f7ff fef1 	bl	8001000 <lcd_send_half>
	CLR_E;
 800121e:	4b11      	ldr	r3, [pc, #68]	; (8001264 <init_lcd+0x144>)
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	4a10      	ldr	r2, [pc, #64]	; (8001264 <init_lcd+0x144>)
 8001224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001228:	6193      	str	r3, [r2, #24]
	_delay_us(100);
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <init_lcd+0x13c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2064      	movs	r0, #100	; 0x64
 8001230:	4798      	blx	r3

	// settings
	lcd_write_cmd(0b00101000);
 8001232:	2028      	movs	r0, #40	; 0x28
 8001234:	f000 f8a2 	bl	800137c <lcd_write_cmd>
	lcd_write_cmd(0b00001000);
 8001238:	2008      	movs	r0, #8
 800123a:	f000 f89f 	bl	800137c <lcd_write_cmd>
	lcd_write_cmd(0b00001111);
 800123e:	200f      	movs	r0, #15
 8001240:	f000 f89c 	bl	800137c <lcd_write_cmd>
	lcd_write_cmd(0b00010100);
 8001244:	2014      	movs	r0, #20
 8001246:	f000 f899 	bl	800137c <lcd_write_cmd>
	lcd_cls();
 800124a:	f000 f80d 	bl	8001268 <lcd_cls>
	// set cursor on start position
	lcd_write_cmd(0x02);
 800124e:	2002      	movs	r0, #2
 8001250:	f000 f894 	bl	800137c <lcd_write_cmd>


}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000270 	.word	0x20000270
 8001260:	40020400 	.word	0x40020400
 8001264:	40020000 	.word	0x40020000

08001268 <lcd_cls>:
void lcd_cls(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	lcd_write_cmd(0x01);
 800126c:	2001      	movs	r0, #1
 800126e:	f000 f885 	bl	800137c <lcd_write_cmd>
#if USE_RW == 0
	_delay_us(4900);
 8001272:	4b03      	ldr	r3, [pc, #12]	; (8001280 <lcd_cls+0x18>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f241 3024 	movw	r0, #4900	; 0x1324
 800127a:	4798      	blx	r3
#endif
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000270 	.word	0x20000270

08001284 <lcd_locate>:
void lcd_locate(uint8_t y, uint8_t x){
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	460a      	mov	r2, r1
 800128e:	71fb      	strb	r3, [r7, #7]
 8001290:	4613      	mov	r3, r2
 8001292:	71bb      	strb	r3, [r7, #6]
	switch(y){
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d002      	beq.n	80012a0 <lcd_locate+0x1c>
 800129a:	2b01      	cmp	r3, #1
 800129c:	d003      	beq.n	80012a6 <lcd_locate+0x22>
 800129e:	e005      	b.n	80012ac <lcd_locate+0x28>

	case 0: y = LCD_LINE1; break;
 80012a0:	2300      	movs	r3, #0
 80012a2:	71fb      	strb	r3, [r7, #7]
 80012a4:	e002      	b.n	80012ac <lcd_locate+0x28>
#if (LCD_Y>1)
	case 1: y = LCD_LINE2; break;
 80012a6:	2340      	movs	r3, #64	; 0x40
 80012a8:	71fb      	strb	r3, [r7, #7]
 80012aa:	bf00      	nop
#endif
#if (LCD_Y>3)
	case 3: y = LCD_LINE4; break;
#endif
	}
	lcd_write_cmd((0x80+y+x));
 80012ac:	79fa      	ldrb	r2, [r7, #7]
 80012ae:	79bb      	ldrb	r3, [r7, #6]
 80012b0:	4413      	add	r3, r2
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	3b80      	subs	r3, #128	; 0x80
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	4618      	mov	r0, r3
 80012ba:	f000 f85f 	bl	800137c <lcd_write_cmd>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <lcd_str>:
void lcd_str(char *str){
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
	while(*str)
 80012ce:	e006      	b.n	80012de <lcd_str+0x18>
		lcd_write_data(*str++);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	1c5a      	adds	r2, r3, #1
 80012d4:	607a      	str	r2, [r7, #4]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f865 	bl	80013a8 <lcd_write_data>
	while(*str)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f4      	bne.n	80012d0 <lcd_str+0xa>
}
 80012e6:	bf00      	nop
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <lcd_write_byte>:

// sedn byte to lcd
void lcd_write_byte(unsigned char data){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
	// set D4-D7 pins as outputs
	lcd_set_to_output(PORT(LCD_D4_PORT), LCD_D4);
 80012fa:	2103      	movs	r1, #3
 80012fc:	481c      	ldr	r0, [pc, #112]	; (8001370 <lcd_write_byte+0x80>)
 80012fe:	f7ff fe52 	bl	8000fa6 <lcd_set_to_output>
	lcd_set_to_output(PORT(LCD_D5_PORT), LCD_D5);
 8001302:	2104      	movs	r1, #4
 8001304:	481a      	ldr	r0, [pc, #104]	; (8001370 <lcd_write_byte+0x80>)
 8001306:	f7ff fe4e 	bl	8000fa6 <lcd_set_to_output>
	lcd_set_to_output(PORT(LCD_D6_PORT), LCD_D6);
 800130a:	2105      	movs	r1, #5
 800130c:	4818      	ldr	r0, [pc, #96]	; (8001370 <lcd_write_byte+0x80>)
 800130e:	f7ff fe4a 	bl	8000fa6 <lcd_set_to_output>
	lcd_set_to_output(PORT(LCD_D7_PORT), LCD_D7);
 8001312:	2106      	movs	r1, #6
 8001314:	4816      	ldr	r0, [pc, #88]	; (8001370 <lcd_write_byte+0x80>)
 8001316:	f7ff fe46 	bl	8000fa6 <lcd_set_to_output>

#if USE_RW == 1
	CLR_RW;
#endif

	SET_E;
 800131a:	4b16      	ldr	r3, [pc, #88]	; (8001374 <lcd_write_byte+0x84>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	4a15      	ldr	r2, [pc, #84]	; (8001374 <lcd_write_byte+0x84>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6193      	str	r3, [r2, #24]
	//sending 4 old bits
	lcd_send_half(data>>4);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	091b      	lsrs	r3, r3, #4
 800132a:	b2db      	uxtb	r3, r3
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fe67 	bl	8001000 <lcd_send_half>
	CLR_E;
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <lcd_write_byte+0x84>)
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	4a0f      	ldr	r2, [pc, #60]	; (8001374 <lcd_write_byte+0x84>)
 8001338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800133c:	6193      	str	r3, [r2, #24]

	SET_E;
 800133e:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <lcd_write_byte+0x84>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	4a0c      	ldr	r2, [pc, #48]	; (8001374 <lcd_write_byte+0x84>)
 8001344:	f043 0301 	orr.w	r3, r3, #1
 8001348:	6193      	str	r3, [r2, #24]
	// sending 4 young bits
	lcd_send_half(data);
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fe57 	bl	8001000 <lcd_send_half>
	CLR_E;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <lcd_write_byte+0x84>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	4a07      	ldr	r2, [pc, #28]	; (8001374 <lcd_write_byte+0x84>)
 8001358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135c:	6193      	str	r3, [r2, #24]

#if USE_RW == 1
	while(check_BF() & (1<<7));
#else
	_delay_us(120);
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <lcd_write_byte+0x88>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2078      	movs	r0, #120	; 0x78
 8001364:	4798      	blx	r3
#endif

}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40020400 	.word	0x40020400
 8001374:	40020000 	.word	0x40020000
 8001378:	20000270 	.word	0x20000270

0800137c <lcd_write_cmd>:

void lcd_write_cmd(uint8_t cmd){
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	CLR_RS;
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <lcd_write_cmd+0x28>)
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <lcd_write_cmd+0x28>)
 800138c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001390:	6193      	str	r3, [r2, #24]
	lcd_write_byte(cmd);
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ffab 	bl	80012f0 <lcd_write_byte>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40020000 	.word	0x40020000

080013a8 <lcd_write_data>:
void lcd_write_data(uint8_t data){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	SET_RS;
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <lcd_write_data+0x28>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	4a06      	ldr	r2, [pc, #24]	; (80013d0 <lcd_write_data+0x28>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	6193      	str	r3, [r2, #24]
	lcd_write_byte(data);
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff95 	bl	80012f0 <lcd_write_byte>
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40020000 	.word	0x40020000

080013d4 <DWT_Delay_Init>:
 *  Created on: 6 cze 2021
 *      Author: fet
 */
#include "dwt_Delay.h"

uint32_t DWT_Delay_Init(void){
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
	// disable TRC
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80013d8:	4b14      	ldr	r3, [pc, #80]	; (800142c <DWT_Delay_Init+0x58>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	4a13      	ldr	r2, [pc, #76]	; (800142c <DWT_Delay_Init+0x58>)
 80013de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013e2:	60d3      	str	r3, [r2, #12]
	//enable TRC
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <DWT_Delay_Init+0x58>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	4a10      	ldr	r2, [pc, #64]	; (800142c <DWT_Delay_Init+0x58>)
 80013ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013ee:	60d3      	str	r3, [r2, #12]

	//Disable clock cycle counter
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <DWT_Delay_Init+0x5c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <DWT_Delay_Init+0x5c>)
 80013f6:	f023 0301 	bic.w	r3, r3, #1
 80013fa:	6013      	str	r3, [r2, #0]
	// Enable clock cycle counter
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <DWT_Delay_Init+0x5c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a0b      	ldr	r2, [pc, #44]	; (8001430 <DWT_Delay_Init+0x5c>)
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	6013      	str	r3, [r2, #0]

	// reset the clock cycle counter val
	DWT->CYCCNT = 0;
 8001408:	4b09      	ldr	r3, [pc, #36]	; (8001430 <DWT_Delay_Init+0x5c>)
 800140a:	2200      	movs	r2, #0
 800140c:	605a      	str	r2, [r3, #4]

	// wait 3 cycles
	__ASM volatile ("NOP");
 800140e:	bf00      	nop
	__ASM volatile ("NOP");
 8001410:	bf00      	nop
	__ASM volatile ("NOP");
 8001412:	bf00      	nop

	// check if clock cycle counter has started
	if(DWT->CYCCNT){
 8001414:	4b06      	ldr	r3, [pc, #24]	; (8001430 <DWT_Delay_Init+0x5c>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <DWT_Delay_Init+0x4c>
		return 0; // clock started
 800141c:	2300      	movs	r3, #0
 800141e:	e000      	b.n	8001422 <DWT_Delay_Init+0x4e>
	}
	else
	{
		return 1; // clock not started
 8001420:	2301      	movs	r3, #1
	}
}
 8001422:	4618      	mov	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000edf0 	.word	0xe000edf0
 8001430:	e0001000 	.word	0xe0001000

08001434 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	; 0x28
 8001438:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	4b2e      	ldr	r3, [pc, #184]	; (8001508 <MX_GPIO_Init+0xd4>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a2d      	ldr	r2, [pc, #180]	; (8001508 <MX_GPIO_Init+0xd4>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b2b      	ldr	r3, [pc, #172]	; (8001508 <MX_GPIO_Init+0xd4>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	4b27      	ldr	r3, [pc, #156]	; (8001508 <MX_GPIO_Init+0xd4>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a26      	ldr	r2, [pc, #152]	; (8001508 <MX_GPIO_Init+0xd4>)
 8001470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b24      	ldr	r3, [pc, #144]	; (8001508 <MX_GPIO_Init+0xd4>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <MX_GPIO_Init+0xd4>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a1f      	ldr	r2, [pc, #124]	; (8001508 <MX_GPIO_Init+0xd4>)
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <MX_GPIO_Init+0xd4>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_GPIO_Init+0xd4>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a18      	ldr	r2, [pc, #96]	; (8001508 <MX_GPIO_Init+0xd4>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_GPIO_Init+0xd4>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|SERVO_POWER_Pin|vl53l0x_POWER_Pin, GPIO_PIN_RESET);
 80014ba:	2200      	movs	r2, #0
 80014bc:	f240 6101 	movw	r1, #1537	; 0x601
 80014c0:	4812      	ldr	r0, [pc, #72]	; (800150c <MX_GPIO_Init+0xd8>)
 80014c2:	f002 faa7 	bl	8003a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014c6:	2301      	movs	r3, #1
 80014c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	480b      	ldr	r0, [pc, #44]	; (800150c <MX_GPIO_Init+0xd8>)
 80014de:	f002 f915 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SERVO_POWER_Pin|vl53l0x_POWER_Pin;
 80014e2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80014e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014f0:	2301      	movs	r3, #1
 80014f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	4804      	ldr	r0, [pc, #16]	; (800150c <MX_GPIO_Init+0xd8>)
 80014fc:	f002 f906 	bl	800370c <HAL_GPIO_Init>

}
 8001500:	bf00      	nop
 8001502:	3728      	adds	r7, #40	; 0x28
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40023800 	.word	0x40023800
 800150c:	40020400 	.word	0x40020400

08001510 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001514:	4b12      	ldr	r3, [pc, #72]	; (8001560 <MX_I2C1_Init+0x50>)
 8001516:	4a13      	ldr	r2, [pc, #76]	; (8001564 <MX_I2C1_Init+0x54>)
 8001518:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800151a:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_I2C1_Init+0x50>)
 800151c:	4a12      	ldr	r2, [pc, #72]	; (8001568 <MX_I2C1_Init+0x58>)
 800151e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001520:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <MX_I2C1_Init+0x50>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <MX_I2C1_Init+0x50>)
 8001528:	2200      	movs	r2, #0
 800152a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MX_I2C1_Init+0x50>)
 800152e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001532:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <MX_I2C1_Init+0x50>)
 8001536:	2200      	movs	r2, #0
 8001538:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_I2C1_Init+0x50>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <MX_I2C1_Init+0x50>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_I2C1_Init+0x50>)
 8001548:	2200      	movs	r2, #0
 800154a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <MX_I2C1_Init+0x50>)
 800154e:	f002 fa7b 	bl	8003a48 <HAL_I2C_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001558:	f000 facc 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000274 	.word	0x20000274
 8001564:	40005400 	.word	0x40005400
 8001568:	000186a0 	.word	0x000186a0

0800156c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08a      	sub	sp, #40	; 0x28
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a19      	ldr	r2, [pc, #100]	; (80015f0 <HAL_I2C_MspInit+0x84>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d12c      	bne.n	80015e8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <HAL_I2C_MspInit+0x88>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <HAL_I2C_MspInit+0x88>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <HAL_I2C_MspInit+0x88>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80015aa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80015ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015b0:	2312      	movs	r3, #18
 80015b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b8:	2303      	movs	r3, #3
 80015ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015bc:	2304      	movs	r3, #4
 80015be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	480c      	ldr	r0, [pc, #48]	; (80015f8 <HAL_I2C_MspInit+0x8c>)
 80015c8:	f002 f8a0 	bl	800370c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015cc:	2300      	movs	r3, #0
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <HAL_I2C_MspInit+0x88>)
 80015d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d4:	4a07      	ldr	r2, [pc, #28]	; (80015f4 <HAL_I2C_MspInit+0x88>)
 80015d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015da:	6413      	str	r3, [r2, #64]	; 0x40
 80015dc:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <HAL_I2C_MspInit+0x88>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015e8:	bf00      	nop
 80015ea:	3728      	adds	r7, #40	; 0x28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40005400 	.word	0x40005400
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40020400 	.word	0x40020400

080015fc <DWT_Delay_us_>:

#include "stm32f4xx_hal.h"

uint32_t DWT_Delay_Init(void);

__STATIC_INLINE void DWT_Delay_us_(volatile uint32_t u32_microseconds){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	uint32_t initial_ticks = DWT->CYCCNT;
 8001604:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <DWT_Delay_us_+0x44>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (HAL_RCC_GetHCLKFreq()/ 1000000);
 800160a:	f003 fe95 	bl	8005338 <HAL_RCC_GetHCLKFreq>
 800160e:	4603      	mov	r3, r0
 8001610:	4a0c      	ldr	r2, [pc, #48]	; (8001644 <DWT_Delay_us_+0x48>)
 8001612:	fba2 2303 	umull	r2, r3, r2, r3
 8001616:	0c9b      	lsrs	r3, r3, #18
 8001618:	60bb      	str	r3, [r7, #8]
	u32_microseconds *= ticks;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	fb02 f303 	mul.w	r3, r2, r3
 8001622:	607b      	str	r3, [r7, #4]
	while((DWT->CYCCNT - initial_ticks) < u32_microseconds);
 8001624:	bf00      	nop
 8001626:	4b06      	ldr	r3, [pc, #24]	; (8001640 <DWT_Delay_us_+0x44>)
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	1ad2      	subs	r2, r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	429a      	cmp	r2, r3
 8001632:	d3f8      	bcc.n	8001626 <DWT_Delay_us_+0x2a>

}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	e0001000 	.word	0xe0001000
 8001644:	431bde83 	.word	0x431bde83

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800164e:	f001 fed9 	bl	8003404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001652:	f000 f9b7 	bl	80019c4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  DWT_Delay_Init();
 8001656:	f7ff febd 	bl	80013d4 <DWT_Delay_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800165a:	f7ff feeb 	bl	8001434 <MX_GPIO_Init>
  MX_RTC_Init();
 800165e:	f000 fb99 	bl	8001d94 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8001662:	f000 ff3f 	bl	80024e4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001666:	f7ff ff53 	bl	8001510 <MX_I2C1_Init>
  MX_TIM1_Init();
 800166a:	f000 fd07 	bl	800207c <MX_TIM1_Init>
  MX_TIM2_Init();
 800166e:	f000 fda7 	bl	80021c0 <MX_TIM2_Init>
  MX_TIM10_Init();
 8001672:	f000 fe45 	bl	8002300 <MX_TIM10_Init>
  MX_TIM3_Init();
 8001676:	f000 fdef 	bl	8002258 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800167a:	f000 fa25 	bl	8001ac8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  init_lcd(DWT_Delay_us_);
 800167e:	48ba      	ldr	r0, [pc, #744]	; (8001968 <main+0x320>)
 8001680:	f7ff fd4e 	bl	8001120 <init_lcd>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //deviceList_sendToTerminal();

  // servo initial value for leveling
  htim1.Instance->CCR1 = 150;
 8001684:	4bb9      	ldr	r3, [pc, #740]	; (800196c <main+0x324>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2296      	movs	r2, #150	; 0x96
 800168a:	635a      	str	r2, [r3, #52]	; 0x34
  // start PWM to control servo
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800168c:	2100      	movs	r1, #0
 800168e:	48b7      	ldr	r0, [pc, #732]	; (800196c <main+0x324>)
 8001690:	f004 f980 	bl	8005994 <HAL_TIM_PWM_Start>

  __HAL_TIM_CLEAR_FLAG(&htim10, TIM_FLAG_UPDATE);
 8001694:	4bb6      	ldr	r3, [pc, #728]	; (8001970 <main+0x328>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f06f 0201 	mvn.w	r2, #1
 800169c:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim10);
 800169e:	48b4      	ldr	r0, [pc, #720]	; (8001970 <main+0x328>)
 80016a0:	f004 f8b0 	bl	8005804 <HAL_TIM_Base_Start_IT>
  //start channels 1 and 2 in timer3 to work with encoder
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);
 80016a4:	2100      	movs	r1, #0
 80016a6:	48b3      	ldr	r0, [pc, #716]	; (8001974 <main+0x32c>)
 80016a8:	f004 fa24 	bl	8005af4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);
 80016ac:	2104      	movs	r1, #4
 80016ae:	48b1      	ldr	r0, [pc, #708]	; (8001974 <main+0x32c>)
 80016b0:	f004 fa20 	bl	8005af4 <HAL_TIM_IC_Start>

  //HAL_TIM_Base_Start(&htim2);

  //uint8_t div_tab[100] = {0};
 // HAL_UART_Transmit(&huart1, (uint8_t *)"startuje init\n\r", 15, 50);
  lcd_str("start vl53l0x");
 80016b4:	48b0      	ldr	r0, [pc, #704]	; (8001978 <main+0x330>)
 80016b6:	f7ff fe06 	bl	80012c6 <lcd_str>
  // power on
  HAL_GPIO_WritePin(vl53l0x_POWER_GPIO_Port, vl53l0x_POWER_Pin, RESET);
 80016ba:	2200      	movs	r2, #0
 80016bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016c0:	48ae      	ldr	r0, [pc, #696]	; (800197c <main+0x334>)
 80016c2:	f002 f9a7 	bl	8003a14 <HAL_GPIO_WritePin>
  // wait 35 ms
  DWT_Delay_us_(35000);
 80016c6:	f648 00b8 	movw	r0, #35000	; 0x88b8
 80016ca:	f7ff ff97 	bl	80015fc <DWT_Delay_us_>
  // init vl53l0x
  uint8_t init = vl53l0x_Init(0);
 80016ce:	2000      	movs	r0, #0
 80016d0:	f001 f848 	bl	8002764 <vl53l0x_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	71bb      	strb	r3, [r7, #6]
  //sprintf((char *)div_tab, "init: %d\n\r", init);
  //HAL_UART_Transmit(&huart1, div_tab, 10, 50);
  sprintf((char*)lcd_text, "wynik init: %d", init);
 80016d8:	79bb      	ldrb	r3, [r7, #6]
 80016da:	461a      	mov	r2, r3
 80016dc:	49a8      	ldr	r1, [pc, #672]	; (8001980 <main+0x338>)
 80016de:	48a9      	ldr	r0, [pc, #676]	; (8001984 <main+0x33c>)
 80016e0:	f006 f9e2 	bl	8007aa8 <siprintf>
  lcd_cls();
 80016e4:	f7ff fdc0 	bl	8001268 <lcd_cls>
  lcd_str(lcd_text);
 80016e8:	48a6      	ldr	r0, [pc, #664]	; (8001984 <main+0x33c>)
 80016ea:	f7ff fdec 	bl	80012c6 <lcd_str>
  DWT_Delay_us_(1000000);
 80016ee:	48a6      	ldr	r0, [pc, #664]	; (8001988 <main+0x340>)
 80016f0:	f7ff ff84 	bl	80015fc <DWT_Delay_us_>
  // servo power on
  HAL_GPIO_WritePin(SERVO_POWER_GPIO_Port, SERVO_POWER_Pin, RESET);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016fa:	48a0      	ldr	r0, [pc, #640]	; (800197c <main+0x334>)
 80016fc:	f002 f98a 	bl	8003a14 <HAL_GPIO_WritePin>

  sprintf((char*)lcd_text, menu_text[START]);
 8001700:	4ba2      	ldr	r3, [pc, #648]	; (800198c <main+0x344>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	489f      	ldr	r0, [pc, #636]	; (8001984 <main+0x33c>)
 8001708:	f006 f9ce 	bl	8007aa8 <siprintf>
  lcd_cls();
 800170c:	f7ff fdac 	bl	8001268 <lcd_cls>
  lcd_str(lcd_text);
 8001710:	489c      	ldr	r0, [pc, #624]	; (8001984 <main+0x33c>)
 8001712:	f7ff fdd8 	bl	80012c6 <lcd_str>

  // start first measure time
  timeIt_Start_us();
 8001716:	f000 fa5f 	bl	8001bd8 <timeIt_Start_us>

  while (1)
  {
	  measure_score = 0;
 800171a:	4b9d      	ldr	r3, [pc, #628]	; (8001990 <main+0x348>)
 800171c:	2200      	movs	r2, #0
 800171e:	801a      	strh	r2, [r3, #0]
	 for(uint8_t i = 0; i < REPEAT_MEASURE; i++)
 8001720:	2300      	movs	r3, #0
 8001722:	71fb      	strb	r3, [r7, #7]
 8001724:	e00e      	b.n	8001744 <main+0xfc>
	  {
		 measure_score += vl53l0x_ReadRangeSingleMillimeters(0);
 8001726:	2000      	movs	r0, #0
 8001728:	f001 fdf4 	bl	8003314 <vl53l0x_ReadRangeSingleMillimeters>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b97      	ldr	r3, [pc, #604]	; (8001990 <main+0x348>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	b29b      	uxth	r3, r3
 8001736:	4413      	add	r3, r2
 8001738:	b29a      	uxth	r2, r3
 800173a:	4b95      	ldr	r3, [pc, #596]	; (8001990 <main+0x348>)
 800173c:	801a      	strh	r2, [r3, #0]
	 for(uint8_t i = 0; i < REPEAT_MEASURE; i++)
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	3301      	adds	r3, #1
 8001742:	71fb      	strb	r3, [r7, #7]
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d9ed      	bls.n	8001726 <main+0xde>
	  }

	  // mean
	  measure_score /= REPEAT_MEASURE;
 800174a:	4b91      	ldr	r3, [pc, #580]	; (8001990 <main+0x348>)
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	b29b      	uxth	r3, r3
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	b29a      	uxth	r2, r3
 8001754:	4b8e      	ldr	r3, [pc, #568]	; (8001990 <main+0x348>)
 8001756:	801a      	strh	r2, [r3, #0]

	  err = target - measure_score;
 8001758:	4b8e      	ldr	r3, [pc, #568]	; (8001994 <main+0x34c>)
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	4b8c      	ldr	r3, [pc, #560]	; (8001990 <main+0x348>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	b29b      	uxth	r3, r3
 8001764:	ee07 3a90 	vmov	s15, r3
 8001768:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800176c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001770:	4b89      	ldr	r3, [pc, #548]	; (8001998 <main+0x350>)
 8001772:	edc3 7a00 	vstr	s15, [r3]

	  // get time in second
	  measured_time_s = (timeIt_GetCounter_us()/1000000.0);
 8001776:	f000 fa49 	bl	8001c0c <timeIt_GetCounter_us>
 800177a:	4603      	mov	r3, r0
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fec9 	bl	8000514 <__aeabi_ui2d>
 8001782:	a377      	add	r3, pc, #476	; (adr r3, 8001960 <main+0x318>)
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	f7ff f868 	bl	800085c <__aeabi_ddiv>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fa10 	bl	8000bb8 <__aeabi_d2f>
 8001798:	4603      	mov	r3, r0
 800179a:	4a80      	ldr	r2, [pc, #512]	; (800199c <main+0x354>)
 800179c:	6013      	str	r3, [r2, #0]

	  // get pid value
	  PID = get_PID(err, measured_time_s, Kp, Ki, Kd);
 800179e:	4b7e      	ldr	r3, [pc, #504]	; (8001998 <main+0x350>)
 80017a0:	edd3 7a00 	vldr	s15, [r3]
 80017a4:	4b7d      	ldr	r3, [pc, #500]	; (800199c <main+0x354>)
 80017a6:	ed93 7a00 	vldr	s14, [r3]
 80017aa:	4b7d      	ldr	r3, [pc, #500]	; (80019a0 <main+0x358>)
 80017ac:	edd3 6a00 	vldr	s13, [r3]
 80017b0:	4b7c      	ldr	r3, [pc, #496]	; (80019a4 <main+0x35c>)
 80017b2:	ed93 6a00 	vldr	s12, [r3]
 80017b6:	4b7c      	ldr	r3, [pc, #496]	; (80019a8 <main+0x360>)
 80017b8:	edd3 5a00 	vldr	s11, [r3]
 80017bc:	eeb0 2a65 	vmov.f32	s4, s11
 80017c0:	eef0 1a46 	vmov.f32	s3, s12
 80017c4:	eeb0 1a66 	vmov.f32	s2, s13
 80017c8:	eef0 0a47 	vmov.f32	s1, s14
 80017cc:	eeb0 0a67 	vmov.f32	s0, s15
 80017d0:	f000 faaa 	bl	8001d28 <get_PID>
 80017d4:	eef0 7a40 	vmov.f32	s15, s0
 80017d8:	4b74      	ldr	r3, [pc, #464]	; (80019ac <main+0x364>)
 80017da:	edc3 7a00 	vstr	s15, [r3]
	  htim1.Instance->CCR1 = 140 + (PID/10);
 80017de:	4b73      	ldr	r3, [pc, #460]	; (80019ac <main+0x364>)
 80017e0:	ed93 7a00 	vldr	s14, [r3]
 80017e4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80017e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ec:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80019b0 <main+0x368>
 80017f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017f4:	4b5d      	ldr	r3, [pc, #372]	; (800196c <main+0x324>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017fc:	ee17 2a90 	vmov	r2, s15
 8001800:	635a      	str	r2, [r3, #52]	; 0x34
	  //DWT_Delay_us_(1000000);

	  timeIt_Start_us();
 8001802:	f000 f9e9 	bl	8001bd8 <timeIt_Start_us>

	  enc_score = htim3.Instance->CNT;
 8001806:	4b5b      	ldr	r3, [pc, #364]	; (8001974 <main+0x32c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180c:	4a69      	ldr	r2, [pc, #420]	; (80019b4 <main+0x36c>)
 800180e:	6013      	str	r3, [r2, #0]
	  //simple menu
	  if(enc_score != enc_score_old){
 8001810:	4b68      	ldr	r3, [pc, #416]	; (80019b4 <main+0x36c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b68      	ldr	r3, [pc, #416]	; (80019b8 <main+0x370>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	f000 809b 	beq.w	8001954 <main+0x30c>
		  lcd_cls();
 800181e:	f7ff fd23 	bl	8001268 <lcd_cls>
		  switch((enc_score/4)%MENU_SIZE){
 8001822:	4b64      	ldr	r3, [pc, #400]	; (80019b4 <main+0x36c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	0899      	lsrs	r1, r3, #2
 8001828:	4b64      	ldr	r3, [pc, #400]	; (80019bc <main+0x374>)
 800182a:	fba3 2301 	umull	r2, r3, r3, r1
 800182e:	089a      	lsrs	r2, r3, #2
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	1aca      	subs	r2, r1, r3
 8001838:	2a04      	cmp	r2, #4
 800183a:	f200 8087 	bhi.w	800194c <main+0x304>
 800183e:	a301      	add	r3, pc, #4	; (adr r3, 8001844 <main+0x1fc>)
 8001840:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001844:	08001859 	.word	0x08001859
 8001848:	0800186d 	.word	0x0800186d
 800184c:	080018a5 	.word	0x080018a5
 8001850:	080018dd 	.word	0x080018dd
 8001854:	08001915 	.word	0x08001915
		  case START:
			  sprintf((char*)lcd_text, menu_text[START]);
 8001858:	4b4c      	ldr	r3, [pc, #304]	; (800198c <main+0x344>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	4849      	ldr	r0, [pc, #292]	; (8001984 <main+0x33c>)
 8001860:	f006 f922 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 8001864:	4847      	ldr	r0, [pc, #284]	; (8001984 <main+0x33c>)
 8001866:	f7ff fd2e 	bl	80012c6 <lcd_str>
			  break;
 800186a:	e06f      	b.n	800194c <main+0x304>
		  case TARGET:
			  sprintf((char*)lcd_text, menu_text[TARGET]);
 800186c:	4b47      	ldr	r3, [pc, #284]	; (800198c <main+0x344>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	4619      	mov	r1, r3
 8001872:	4844      	ldr	r0, [pc, #272]	; (8001984 <main+0x33c>)
 8001874:	f006 f918 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 8001878:	4842      	ldr	r0, [pc, #264]	; (8001984 <main+0x33c>)
 800187a:	f7ff fd24 	bl	80012c6 <lcd_str>
			  lcd_locate(1, 0);
 800187e:	2100      	movs	r1, #0
 8001880:	2001      	movs	r0, #1
 8001882:	f7ff fcff 	bl	8001284 <lcd_locate>
			  sprintf((char*)lcd_text, "%f", target);
 8001886:	4b43      	ldr	r3, [pc, #268]	; (8001994 <main+0x34c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe64 	bl	8000558 <__aeabi_f2d>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	494a      	ldr	r1, [pc, #296]	; (80019c0 <main+0x378>)
 8001896:	483b      	ldr	r0, [pc, #236]	; (8001984 <main+0x33c>)
 8001898:	f006 f906 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 800189c:	4839      	ldr	r0, [pc, #228]	; (8001984 <main+0x33c>)
 800189e:	f7ff fd12 	bl	80012c6 <lcd_str>
			  break;
 80018a2:	e053      	b.n	800194c <main+0x304>
		  case KP:
			  sprintf((char*)lcd_text, menu_text[KP]);
 80018a4:	4b39      	ldr	r3, [pc, #228]	; (800198c <main+0x344>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	4619      	mov	r1, r3
 80018aa:	4836      	ldr	r0, [pc, #216]	; (8001984 <main+0x33c>)
 80018ac:	f006 f8fc 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 80018b0:	4834      	ldr	r0, [pc, #208]	; (8001984 <main+0x33c>)
 80018b2:	f7ff fd08 	bl	80012c6 <lcd_str>
			  lcd_locate(1, 0);
 80018b6:	2100      	movs	r1, #0
 80018b8:	2001      	movs	r0, #1
 80018ba:	f7ff fce3 	bl	8001284 <lcd_locate>
			  sprintf((char*)lcd_text, "%f", Kp);
 80018be:	4b38      	ldr	r3, [pc, #224]	; (80019a0 <main+0x358>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7fe fe48 	bl	8000558 <__aeabi_f2d>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	493c      	ldr	r1, [pc, #240]	; (80019c0 <main+0x378>)
 80018ce:	482d      	ldr	r0, [pc, #180]	; (8001984 <main+0x33c>)
 80018d0:	f006 f8ea 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 80018d4:	482b      	ldr	r0, [pc, #172]	; (8001984 <main+0x33c>)
 80018d6:	f7ff fcf6 	bl	80012c6 <lcd_str>
			  break;
 80018da:	e037      	b.n	800194c <main+0x304>
		  case KI:
			  sprintf((char*)lcd_text, menu_text[KI]);
 80018dc:	4b2b      	ldr	r3, [pc, #172]	; (800198c <main+0x344>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	4619      	mov	r1, r3
 80018e2:	4828      	ldr	r0, [pc, #160]	; (8001984 <main+0x33c>)
 80018e4:	f006 f8e0 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 80018e8:	4826      	ldr	r0, [pc, #152]	; (8001984 <main+0x33c>)
 80018ea:	f7ff fcec 	bl	80012c6 <lcd_str>
			  lcd_locate(1, 0);
 80018ee:	2100      	movs	r1, #0
 80018f0:	2001      	movs	r0, #1
 80018f2:	f7ff fcc7 	bl	8001284 <lcd_locate>
			  sprintf((char*)lcd_text, "%f", Ki);
 80018f6:	4b2b      	ldr	r3, [pc, #172]	; (80019a4 <main+0x35c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe2c 	bl	8000558 <__aeabi_f2d>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	492e      	ldr	r1, [pc, #184]	; (80019c0 <main+0x378>)
 8001906:	481f      	ldr	r0, [pc, #124]	; (8001984 <main+0x33c>)
 8001908:	f006 f8ce 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 800190c:	481d      	ldr	r0, [pc, #116]	; (8001984 <main+0x33c>)
 800190e:	f7ff fcda 	bl	80012c6 <lcd_str>
			  break;
 8001912:	e01b      	b.n	800194c <main+0x304>
		  case KD:
			  sprintf((char*)lcd_text, menu_text[KD]);
 8001914:	4b1d      	ldr	r3, [pc, #116]	; (800198c <main+0x344>)
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	4619      	mov	r1, r3
 800191a:	481a      	ldr	r0, [pc, #104]	; (8001984 <main+0x33c>)
 800191c:	f006 f8c4 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 8001920:	4818      	ldr	r0, [pc, #96]	; (8001984 <main+0x33c>)
 8001922:	f7ff fcd0 	bl	80012c6 <lcd_str>
			  lcd_locate(1, 0);
 8001926:	2100      	movs	r1, #0
 8001928:	2001      	movs	r0, #1
 800192a:	f7ff fcab 	bl	8001284 <lcd_locate>
			  sprintf((char*)lcd_text, "%f", Kd);
 800192e:	4b1e      	ldr	r3, [pc, #120]	; (80019a8 <main+0x360>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fe10 	bl	8000558 <__aeabi_f2d>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4920      	ldr	r1, [pc, #128]	; (80019c0 <main+0x378>)
 800193e:	4811      	ldr	r0, [pc, #68]	; (8001984 <main+0x33c>)
 8001940:	f006 f8b2 	bl	8007aa8 <siprintf>
			  lcd_str(lcd_text);
 8001944:	480f      	ldr	r0, [pc, #60]	; (8001984 <main+0x33c>)
 8001946:	f7ff fcbe 	bl	80012c6 <lcd_str>
			  break;
 800194a:	bf00      	nop
		  }
		  lcd_locate(0, 0);
 800194c:	2100      	movs	r1, #0
 800194e:	2000      	movs	r0, #0
 8001950:	f7ff fc98 	bl	8001284 <lcd_locate>
	  }
	  enc_score_old = enc_score;
 8001954:	4b17      	ldr	r3, [pc, #92]	; (80019b4 <main+0x36c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a17      	ldr	r2, [pc, #92]	; (80019b8 <main+0x370>)
 800195a:	6013      	str	r3, [r2, #0]
	  measure_score = 0;
 800195c:	e6dd      	b.n	800171a <main+0xd2>
 800195e:	bf00      	nop
 8001960:	00000000 	.word	0x00000000
 8001964:	412e8480 	.word	0x412e8480
 8001968:	080015fd 	.word	0x080015fd
 800196c:	20000484 	.word	0x20000484
 8001970:	2000031c 	.word	0x2000031c
 8001974:	200003d0 	.word	0x200003d0
 8001978:	08009f34 	.word	0x08009f34
 800197c:	40020400 	.word	0x40020400
 8001980:	08009f44 	.word	0x08009f44
 8001984:	20000014 	.word	0x20000014
 8001988:	000f4240 	.word	0x000f4240
 800198c:	20000000 	.word	0x20000000
 8001990:	20000240 	.word	0x20000240
 8001994:	20000034 	.word	0x20000034
 8001998:	200002f8 	.word	0x200002f8
 800199c:	20000248 	.word	0x20000248
 80019a0:	20000028 	.word	0x20000028
 80019a4:	2000002c 	.word	0x2000002c
 80019a8:	20000030 	.word	0x20000030
 80019ac:	20000244 	.word	0x20000244
 80019b0:	430c0000 	.word	0x430c0000
 80019b4:	2000024c 	.word	0x2000024c
 80019b8:	20000250 	.word	0x20000250
 80019bc:	cccccccd 	.word	0xcccccccd
 80019c0:	08009f54 	.word	0x08009f54

080019c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b09a      	sub	sp, #104	; 0x68
 80019c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019ce:	2230      	movs	r2, #48	; 0x30
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f005 fbf6 	bl	80071c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e8:	f107 030c 	add.w	r3, r7, #12
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
 80019f8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	4b30      	ldr	r3, [pc, #192]	; (8001ac0 <SystemClock_Config+0xfc>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	4a2f      	ldr	r2, [pc, #188]	; (8001ac0 <SystemClock_Config+0xfc>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a08:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0a:	4b2d      	ldr	r3, [pc, #180]	; (8001ac0 <SystemClock_Config+0xfc>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	4b2a      	ldr	r3, [pc, #168]	; (8001ac4 <SystemClock_Config+0x100>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a29      	ldr	r2, [pc, #164]	; (8001ac4 <SystemClock_Config+0x100>)
 8001a20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	4b27      	ldr	r3, [pc, #156]	; (8001ac4 <SystemClock_Config+0x100>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001a32:	2305      	movs	r3, #5
 8001a34:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a40:	2302      	movs	r3, #2
 8001a42:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a48:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001a4a:	230c      	movs	r3, #12
 8001a4c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a4e:	2360      	movs	r3, #96	; 0x60
 8001a50:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a52:	2302      	movs	r3, #2
 8001a54:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a56:	2304      	movs	r3, #4
 8001a58:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a5a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f003 f856 	bl	8004b10 <HAL_RCC_OscConfig>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001a6a:	f000 f843 	bl	8001af4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a6e:	230f      	movs	r3, #15
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a72:	2302      	movs	r3, #2
 8001a74:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a80:	2300      	movs	r3, #0
 8001a82:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a88:	2103      	movs	r1, #3
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 fab8 	bl	8005000 <HAL_RCC_ClockConfig>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001a96:	f000 f82d 	bl	8001af4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aa2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f003 fc79 	bl	80053a0 <HAL_RCCEx_PeriphCLKConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001ab4:	f000 f81e 	bl	8001af4 <Error_Handler>
  }
}
 8001ab8:	bf00      	nop
 8001aba:	3768      	adds	r7, #104	; 0x68
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40007000 	.word	0x40007000

08001ac8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2100      	movs	r1, #0
 8001ad0:	2019      	movs	r0, #25
 8001ad2:	f001 fde4 	bl	800369e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ad6:	2019      	movs	r0, #25
 8001ad8:	f001 fdfd 	bl	80036d6 <HAL_NVIC_EnableIRQ>
}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	appendTimeCounter();
 8001ae8:	f000 f80a 	bl	8001b00 <appendTimeCounter>
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af8:	b672      	cpsid	i
}
 8001afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x8>
	...

08001b00 <appendTimeCounter>:
static volatile uint32_t tim1;
static volatile TimeMesureStatus Status;



void appendTimeCounter(void){
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0

	if(Status.t1) tim1++;
 8001b04:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <appendTimeCounter+0x28>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d004      	beq.n	8001b1c <appendTimeCounter+0x1c>
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <appendTimeCounter+0x2c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	3301      	adds	r3, #1
 8001b18:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <appendTimeCounter+0x2c>)
 8001b1a:	6013      	str	r3, [r2, #0]

		//HAL_GPIO_TogglePin(vl53l0x_POWER_GPIO_Port, vl53l0x_POWER_Pin);
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	20000258 	.word	0x20000258
 8001b2c:	20000254 	.word	0x20000254

08001b30 <startMesure_ms>:
void startMesure_ms(uint8_t nr_tim){
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
	switch(nr_tim){
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <startMesure_ms+0x16>
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d009      	beq.n	8001b58 <startMesure_ms+0x28>
		break;
	case 2:
		Status.t2 = 1;
		break;
	}
}
 8001b44:	e00e      	b.n	8001b64 <startMesure_ms+0x34>
		tim1 = 0;
 8001b46:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <startMesure_ms+0x40>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
		Status.t1 = 1;
 8001b4c:	4a09      	ldr	r2, [pc, #36]	; (8001b74 <startMesure_ms+0x44>)
 8001b4e:	7813      	ldrb	r3, [r2, #0]
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	7013      	strb	r3, [r2, #0]
		break;
 8001b56:	e005      	b.n	8001b64 <startMesure_ms+0x34>
		Status.t2 = 1;
 8001b58:	4a06      	ldr	r2, [pc, #24]	; (8001b74 <startMesure_ms+0x44>)
 8001b5a:	7813      	ldrb	r3, [r2, #0]
 8001b5c:	f043 0302 	orr.w	r3, r3, #2
 8001b60:	7013      	strb	r3, [r2, #0]
		break;
 8001b62:	bf00      	nop
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	20000254 	.word	0x20000254
 8001b74:	20000258 	.word	0x20000258

08001b78 <getMesure_ms>:
uint32_t getMesure_ms(uint8_t nr_tim){
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	71fb      	strb	r3, [r7, #7]
	switch(nr_tim){
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d102      	bne.n	8001b8e <getMesure_ms+0x16>
	case vl53l0x_tim:
		return tim1;
 8001b88:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <getMesure_ms+0x24>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	e000      	b.n	8001b90 <getMesure_ms+0x18>
	}
	return 0;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	20000254 	.word	0x20000254

08001ba0 <stopMesure_ms>:
uint32_t stopMesure_ms(uint8_t nr_tim){
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
	switch(nr_tim){
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d107      	bne.n	8001bc0 <stopMesure_ms+0x20>
	case vl53l0x_tim:
		{
		Status.t1 = 0;
 8001bb0:	4a07      	ldr	r2, [pc, #28]	; (8001bd0 <stopMesure_ms+0x30>)
 8001bb2:	7813      	ldrb	r3, [r2, #0]
 8001bb4:	f36f 0300 	bfc	r3, #0, #1
 8001bb8:	7013      	strb	r3, [r2, #0]
		return tim1;
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <stopMesure_ms+0x34>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	e000      	b.n	8001bc2 <stopMesure_ms+0x22>
		}
	}
	return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000258 	.word	0x20000258
 8001bd4:	20000254 	.word	0x20000254

08001bd8 <timeIt_Start_us>:

void timeIt_Start_us(void){
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	// reset counter value
	htim2.Instance->CNT = 0;
 8001bdc:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <timeIt_Start_us+0x30>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2200      	movs	r2, #0
 8001be2:	625a      	str	r2, [r3, #36]	; 0x24
	//set state
	htim2.State = HAL_TIM_STATE_BUSY;
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <timeIt_Start_us+0x30>)
 8001be6:	2202      	movs	r2, #2
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	//start count
	__HAL_TIM_ENABLE(&htim2);
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <timeIt_Start_us+0x30>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <timeIt_Start_us+0x30>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f042 0201 	orr.w	r2, r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	20000538 	.word	0x20000538

08001c0c <timeIt_GetCounter_us>:

uint32_t timeIt_GetCounter_us(void){
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
	// stop count
	__HAL_TIM_DISABLE(&htim2);
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <timeIt_GetCounter_us+0x4c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6a1a      	ldr	r2, [r3, #32]
 8001c16:	f241 1311 	movw	r3, #4369	; 0x1111
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10f      	bne.n	8001c40 <timeIt_GetCounter_us+0x34>
 8001c20:	4b0d      	ldr	r3, [pc, #52]	; (8001c58 <timeIt_GetCounter_us+0x4c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6a1a      	ldr	r2, [r3, #32]
 8001c26:	f240 4344 	movw	r3, #1092	; 0x444
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d107      	bne.n	8001c40 <timeIt_GetCounter_us+0x34>
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <timeIt_GetCounter_us+0x4c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <timeIt_GetCounter_us+0x4c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 0201 	bic.w	r2, r2, #1
 8001c3e:	601a      	str	r2, [r3, #0]
	// set status
	htim2.State = HAL_TIM_STATE_READY;
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <timeIt_GetCounter_us+0x4c>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	//return counter value
	return htim2.Instance->CNT;
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <timeIt_GetCounter_us+0x4c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24

}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	20000538 	.word	0x20000538

08001c5c <proportional>:
 *      Author: fet
 */

#include "my_PID.h"

float proportional(float err, float K){
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c66:	edc7 0a00 	vstr	s1, [r7]
	return (K*err);
 8001c6a:	ed97 7a00 	vldr	s14, [r7]
 8001c6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c72:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001c76:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <integral>:

float integral(float err, float time_s, float K){
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c8e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001c92:	ed87 1a01 	vstr	s2, [r7, #4]
	static float sum;
	sum += (err * time_s);
 8001c96:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <integral+0x4c>)
 8001ca4:	edd3 7a00 	vldr	s15, [r3]
 8001ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <integral+0x4c>)
 8001cae:	edc3 7a00 	vstr	s15, [r3]
	return K*sum;
 8001cb2:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <integral+0x4c>)
 8001cb4:	ed93 7a00 	vldr	s14, [r3]
 8001cb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cbc:	ee67 7a27 	vmul.f32	s15, s14, s15

}
 8001cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	2000025c 	.word	0x2000025c

08001cd4 <derivative>:
float derivative(float err, float time_s, float K){
 8001cd4:	b480      	push	{r7}
 8001cd6:	b087      	sub	sp, #28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	ed87 0a03 	vstr	s0, [r7, #12]
 8001cde:	edc7 0a02 	vstr	s1, [r7, #8]
 8001ce2:	ed87 1a01 	vstr	s2, [r7, #4]
	static float prev_err;
	float temp = K*((err - prev_err)/time_s);
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <derivative+0x50>)
 8001ce8:	edd3 7a00 	vldr	s15, [r3]
 8001cec:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cf0:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001cf4:	ed97 7a02 	vldr	s14, [r7, #8]
 8001cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfc:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d04:	edc7 7a05 	vstr	s15, [r7, #20]
	prev_err = err;
 8001d08:	4a06      	ldr	r2, [pc, #24]	; (8001d24 <derivative+0x50>)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6013      	str	r3, [r2, #0]
	return temp;
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	ee07 3a90 	vmov	s15, r3
}
 8001d14:	eeb0 0a67 	vmov.f32	s0, s15
 8001d18:	371c      	adds	r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	20000260 	.word	0x20000260

08001d28 <get_PID>:

float get_PID(float err, float time_s, float Kp , float Ki, float Kd){
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	ed2d 8b02 	vpush	{d8}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d36:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d3a:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d3e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d42:	ed87 2a01 	vstr	s4, [r7, #4]
	return (proportional(err, Kp) + integral(err, time_s, Ki) + derivative(err, time_s, Kd));
 8001d46:	edd7 0a03 	vldr	s1, [r7, #12]
 8001d4a:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d4e:	f7ff ff85 	bl	8001c5c <proportional>
 8001d52:	eeb0 8a40 	vmov.f32	s16, s0
 8001d56:	ed97 1a02 	vldr	s2, [r7, #8]
 8001d5a:	edd7 0a04 	vldr	s1, [r7, #16]
 8001d5e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d62:	f7ff ff8f 	bl	8001c84 <integral>
 8001d66:	eef0 7a40 	vmov.f32	s15, s0
 8001d6a:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001d6e:	ed97 1a01 	vldr	s2, [r7, #4]
 8001d72:	edd7 0a04 	vldr	s1, [r7, #16]
 8001d76:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d7a:	f7ff ffab 	bl	8001cd4 <derivative>
 8001d7e:	eef0 7a40 	vmov.f32	s15, s0
 8001d82:	ee78 7a27 	vadd.f32	s15, s16, s15
}
 8001d86:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	ecbd 8b02 	vpop	{d8}
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001d9a:	4a10      	ldr	r2, [pc, #64]	; (8001ddc <MX_RTC_Init+0x48>)
 8001d9c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001da6:	227f      	movs	r2, #127	; 0x7f
 8001da8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001daa:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001dac:	22ff      	movs	r2, #255	; 0xff
 8001dae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001db0:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001db6:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001dc2:	4805      	ldr	r0, [pc, #20]	; (8001dd8 <MX_RTC_Init+0x44>)
 8001dc4:	f003 fbdc 	bl	8005580 <HAL_RTC_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001dce:	f7ff fe91 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200002fc 	.word	0x200002fc
 8001ddc:	40002800 	.word	0x40002800

08001de0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <HAL_RTC_MspInit+0x24>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d102      	bne.n	8001df8 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001df2:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <HAL_RTC_MspInit+0x28>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	40002800 	.word	0x40002800
 8001e08:	42470e3c 	.word	0x42470e3c

08001e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	607b      	str	r3, [r7, #4]
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <HAL_MspInit+0x4c>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1a:	4a0f      	ldr	r2, [pc, #60]	; (8001e58 <HAL_MspInit+0x4c>)
 8001e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e20:	6453      	str	r3, [r2, #68]	; 0x44
 8001e22:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <HAL_MspInit+0x4c>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	603b      	str	r3, [r7, #0]
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <HAL_MspInit+0x4c>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	4a08      	ldr	r2, [pc, #32]	; (8001e58 <HAL_MspInit+0x4c>)
 8001e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <HAL_MspInit+0x4c>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8001e4a:	2006      	movs	r0, #6
 8001e4c:	f001 fc1c 	bl	8003688 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40023800 	.word	0x40023800

08001e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <NMI_Handler+0x4>

08001e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <HardFault_Handler+0x4>

08001e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <MemManage_Handler+0x4>

08001e6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e72:	e7fe      	b.n	8001e72 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	e7fe      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e96:	b480      	push	{r7}
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea8:	f001 fafe 	bl	80034a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001eb4:	4803      	ldr	r0, [pc, #12]	; (8001ec4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8001eb6:	f003 ff9f 	bl	8005df8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8001eba:	4803      	ldr	r0, [pc, #12]	; (8001ec8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001ebc:	f003 ff9c 	bl	8005df8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000484 	.word	0x20000484
 8001ec8:	2000031c 	.word	0x2000031c

08001ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
	return 1;
 8001ed0:	2301      	movs	r3, #1
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <_kill>:

int _kill(int pid, int sig)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ee6:	f005 f943 	bl	8007170 <__errno>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2216      	movs	r2, #22
 8001eee:	601a      	str	r2, [r3, #0]
	return -1;
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_exit>:

void _exit (int status)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f04:	f04f 31ff 	mov.w	r1, #4294967295
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f7ff ffe7 	bl	8001edc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f0e:	e7fe      	b.n	8001f0e <_exit+0x12>

08001f10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	e00a      	b.n	8001f38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f22:	f3af 8000 	nop.w
 8001f26:	4601      	mov	r1, r0
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	1c5a      	adds	r2, r3, #1
 8001f2c:	60ba      	str	r2, [r7, #8]
 8001f2e:	b2ca      	uxtb	r2, r1
 8001f30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	3301      	adds	r3, #1
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	dbf0      	blt.n	8001f22 <_read+0x12>
	}

return len;
 8001f40:	687b      	ldr	r3, [r7, #4]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b086      	sub	sp, #24
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	60f8      	str	r0, [r7, #12]
 8001f52:	60b9      	str	r1, [r7, #8]
 8001f54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	e009      	b.n	8001f70 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	1c5a      	adds	r2, r3, #1
 8001f60:	60ba      	str	r2, [r7, #8]
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	617b      	str	r3, [r7, #20]
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	dbf1      	blt.n	8001f5c <_write+0x12>
	}
	return len;
 8001f78:	687b      	ldr	r3, [r7, #4]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <_close>:

int _close(int file)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
	return -1;
 8001f8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001faa:	605a      	str	r2, [r3, #4]
	return 0;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <_isatty>:

int _isatty(int file)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
	return 1;
 8001fc2:	2301      	movs	r3, #1
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
	return 0;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
	...

08001fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ff4:	4a14      	ldr	r2, [pc, #80]	; (8002048 <_sbrk+0x5c>)
 8001ff6:	4b15      	ldr	r3, [pc, #84]	; (800204c <_sbrk+0x60>)
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002000:	4b13      	ldr	r3, [pc, #76]	; (8002050 <_sbrk+0x64>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d102      	bne.n	800200e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002008:	4b11      	ldr	r3, [pc, #68]	; (8002050 <_sbrk+0x64>)
 800200a:	4a12      	ldr	r2, [pc, #72]	; (8002054 <_sbrk+0x68>)
 800200c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800200e:	4b10      	ldr	r3, [pc, #64]	; (8002050 <_sbrk+0x64>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	429a      	cmp	r2, r3
 800201a:	d207      	bcs.n	800202c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800201c:	f005 f8a8 	bl	8007170 <__errno>
 8002020:	4603      	mov	r3, r0
 8002022:	220c      	movs	r2, #12
 8002024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002026:	f04f 33ff 	mov.w	r3, #4294967295
 800202a:	e009      	b.n	8002040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800202c:	4b08      	ldr	r3, [pc, #32]	; (8002050 <_sbrk+0x64>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002032:	4b07      	ldr	r3, [pc, #28]	; (8002050 <_sbrk+0x64>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	4a05      	ldr	r2, [pc, #20]	; (8002050 <_sbrk+0x64>)
 800203c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800203e:	68fb      	ldr	r3, [r7, #12]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20020000 	.word	0x20020000
 800204c:	00000400 	.word	0x00000400
 8002050:	20000264 	.word	0x20000264
 8002054:	20000680 	.word	0x20000680

08002058 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800205c:	4b06      	ldr	r3, [pc, #24]	; (8002078 <SystemInit+0x20>)
 800205e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002062:	4a05      	ldr	r2, [pc, #20]	; (8002078 <SystemInit+0x20>)
 8002064:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002068:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b096      	sub	sp, #88	; 0x58
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002082:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	605a      	str	r2, [r3, #4]
 800208c:	609a      	str	r2, [r3, #8]
 800208e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002090:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800209a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	611a      	str	r2, [r3, #16]
 80020aa:	615a      	str	r2, [r3, #20]
 80020ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2220      	movs	r2, #32
 80020b2:	2100      	movs	r1, #0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f005 f885 	bl	80071c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020ba:	4b3f      	ldr	r3, [pc, #252]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020bc:	4a3f      	ldr	r2, [pc, #252]	; (80021bc <MX_TIM1_Init+0x140>)
 80020be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 80020c0:	4b3d      	ldr	r3, [pc, #244]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c8:	4b3b      	ldr	r3, [pc, #236]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 80020ce:	4b3a      	ldr	r3, [pc, #232]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020d0:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80020d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d6:	4b38      	ldr	r3, [pc, #224]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020d8:	2200      	movs	r2, #0
 80020da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020dc:	4b36      	ldr	r3, [pc, #216]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e2:	4b35      	ldr	r3, [pc, #212]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80020e8:	4833      	ldr	r0, [pc, #204]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80020ea:	f003 fb2f 	bl	800574c <HAL_TIM_Base_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80020f4:	f7ff fcfe 	bl	8001af4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020fc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002102:	4619      	mov	r1, r3
 8002104:	482c      	ldr	r0, [pc, #176]	; (80021b8 <MX_TIM1_Init+0x13c>)
 8002106:	f004 f85d 	bl	80061c4 <HAL_TIM_ConfigClockSource>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002110:	f7ff fcf0 	bl	8001af4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002114:	4828      	ldr	r0, [pc, #160]	; (80021b8 <MX_TIM1_Init+0x13c>)
 8002116:	f003 fbd7 	bl	80058c8 <HAL_TIM_PWM_Init>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002120:	f7ff fce8 	bl	8001af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002124:	2300      	movs	r3, #0
 8002126:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002128:	2300      	movs	r3, #0
 800212a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800212c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002130:	4619      	mov	r1, r3
 8002132:	4821      	ldr	r0, [pc, #132]	; (80021b8 <MX_TIM1_Init+0x13c>)
 8002134:	f004 fc88 	bl	8006a48 <HAL_TIMEx_MasterConfigSynchronization>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800213e:	f7ff fcd9 	bl	8001af4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002142:	2360      	movs	r3, #96	; 0x60
 8002144:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 99;
 8002146:	2363      	movs	r3, #99	; 0x63
 8002148:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800214a:	2300      	movs	r3, #0
 800214c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800214e:	2300      	movs	r3, #0
 8002150:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002152:	2300      	movs	r3, #0
 8002154:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800215e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002162:	2200      	movs	r2, #0
 8002164:	4619      	mov	r1, r3
 8002166:	4814      	ldr	r0, [pc, #80]	; (80021b8 <MX_TIM1_Init+0x13c>)
 8002168:	f003 ff6e 	bl	8006048 <HAL_TIM_PWM_ConfigChannel>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8002172:	f7ff fcbf 	bl	8001af4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002176:	2300      	movs	r3, #0
 8002178:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800218a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800218e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002190:	2300      	movs	r3, #0
 8002192:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	4619      	mov	r1, r3
 8002198:	4807      	ldr	r0, [pc, #28]	; (80021b8 <MX_TIM1_Init+0x13c>)
 800219a:	f004 fcc3 	bl	8006b24 <HAL_TIMEx_ConfigBreakDeadTime>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80021a4:	f7ff fca6 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021a8:	4803      	ldr	r0, [pc, #12]	; (80021b8 <MX_TIM1_Init+0x13c>)
 80021aa:	f000 f961 	bl	8002470 <HAL_TIM_MspPostInit>

}
 80021ae:	bf00      	nop
 80021b0:	3758      	adds	r7, #88	; 0x58
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000484 	.word	0x20000484
 80021bc:	40010000 	.word	0x40010000

080021c0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021c6:	f107 0308 	add.w	r3, r7, #8
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d4:	463b      	mov	r3, r7
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021dc:	4b1d      	ldr	r3, [pc, #116]	; (8002254 <MX_TIM2_Init+0x94>)
 80021de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80021e4:	4b1b      	ldr	r3, [pc, #108]	; (8002254 <MX_TIM2_Init+0x94>)
 80021e6:	2263      	movs	r2, #99	; 0x63
 80021e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ea:	4b1a      	ldr	r3, [pc, #104]	; (8002254 <MX_TIM2_Init+0x94>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80021f0:	4b18      	ldr	r3, [pc, #96]	; (8002254 <MX_TIM2_Init+0x94>)
 80021f2:	f04f 32ff 	mov.w	r2, #4294967295
 80021f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f8:	4b16      	ldr	r3, [pc, #88]	; (8002254 <MX_TIM2_Init+0x94>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <MX_TIM2_Init+0x94>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002204:	4813      	ldr	r0, [pc, #76]	; (8002254 <MX_TIM2_Init+0x94>)
 8002206:	f003 faa1 	bl	800574c <HAL_TIM_Base_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002210:	f7ff fc70 	bl	8001af4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002214:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002218:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800221a:	f107 0308 	add.w	r3, r7, #8
 800221e:	4619      	mov	r1, r3
 8002220:	480c      	ldr	r0, [pc, #48]	; (8002254 <MX_TIM2_Init+0x94>)
 8002222:	f003 ffcf 	bl	80061c4 <HAL_TIM_ConfigClockSource>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800222c:	f7ff fc62 	bl	8001af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002230:	2300      	movs	r3, #0
 8002232:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002234:	2300      	movs	r3, #0
 8002236:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002238:	463b      	mov	r3, r7
 800223a:	4619      	mov	r1, r3
 800223c:	4805      	ldr	r0, [pc, #20]	; (8002254 <MX_TIM2_Init+0x94>)
 800223e:	f004 fc03 	bl	8006a48 <HAL_TIMEx_MasterConfigSynchronization>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002248:	f7ff fc54 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000538 	.word	0x20000538

08002258 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08c      	sub	sp, #48	; 0x30
 800225c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800225e:	f107 030c 	add.w	r3, r7, #12
 8002262:	2224      	movs	r2, #36	; 0x24
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f004 ffac 	bl	80071c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002274:	4b20      	ldr	r3, [pc, #128]	; (80022f8 <MX_TIM3_Init+0xa0>)
 8002276:	4a21      	ldr	r2, [pc, #132]	; (80022fc <MX_TIM3_Init+0xa4>)
 8002278:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800227a:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <MX_TIM3_Init+0xa0>)
 800227c:	2200      	movs	r2, #0
 800227e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <MX_TIM3_Init+0xa0>)
 8002282:	2200      	movs	r2, #0
 8002284:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 8002286:	4b1c      	ldr	r3, [pc, #112]	; (80022f8 <MX_TIM3_Init+0xa0>)
 8002288:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800228c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800228e:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <MX_TIM3_Init+0xa0>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002294:	4b18      	ldr	r3, [pc, #96]	; (80022f8 <MX_TIM3_Init+0xa0>)
 8002296:	2200      	movs	r2, #0
 8002298:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800229a:	2303      	movs	r3, #3
 800229c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022a2:	2301      	movs	r3, #1
 80022a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80022aa:	230f      	movs	r3, #15
 80022ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022ae:	2300      	movs	r3, #0
 80022b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022b2:	2301      	movs	r3, #1
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022b6:	2300      	movs	r3, #0
 80022b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80022ba:	230f      	movs	r3, #15
 80022bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	4619      	mov	r1, r3
 80022c4:	480c      	ldr	r0, [pc, #48]	; (80022f8 <MX_TIM3_Init+0xa0>)
 80022c6:	f003 fce3 	bl	8005c90 <HAL_TIM_Encoder_Init>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80022d0:	f7ff fc10 	bl	8001af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022d4:	2300      	movs	r3, #0
 80022d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	4619      	mov	r1, r3
 80022e0:	4805      	ldr	r0, [pc, #20]	; (80022f8 <MX_TIM3_Init+0xa0>)
 80022e2:	f004 fbb1 	bl	8006a48 <HAL_TIMEx_MasterConfigSynchronization>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80022ec:	f7ff fc02 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022f0:	bf00      	nop
 80022f2:	3730      	adds	r7, #48	; 0x30
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	200003d0 	.word	0x200003d0
 80022fc:	40000400 	.word	0x40000400

08002300 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002304:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <MX_TIM10_Init+0x40>)
 8002306:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <MX_TIM10_Init+0x44>)
 8002308:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 999;
 800230a:	4b0d      	ldr	r3, [pc, #52]	; (8002340 <MX_TIM10_Init+0x40>)
 800230c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002310:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002312:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <MX_TIM10_Init+0x40>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 99;
 8002318:	4b09      	ldr	r3, [pc, #36]	; (8002340 <MX_TIM10_Init+0x40>)
 800231a:	2263      	movs	r2, #99	; 0x63
 800231c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <MX_TIM10_Init+0x40>)
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002324:	4b06      	ldr	r3, [pc, #24]	; (8002340 <MX_TIM10_Init+0x40>)
 8002326:	2200      	movs	r2, #0
 8002328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800232a:	4805      	ldr	r0, [pc, #20]	; (8002340 <MX_TIM10_Init+0x40>)
 800232c:	f003 fa0e 	bl	800574c <HAL_TIM_Base_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002336:	f7ff fbdd 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000031c 	.word	0x2000031c
 8002344:	40014400 	.word	0x40014400

08002348 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a1f      	ldr	r2, [pc, #124]	; (80023d4 <HAL_TIM_Base_MspInit+0x8c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d10e      	bne.n	8002378 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	4a1d      	ldr	r2, [pc, #116]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6453      	str	r3, [r2, #68]	; 0x44
 800236a:	4b1b      	ldr	r3, [pc, #108]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	617b      	str	r3, [r7, #20]
 8002374:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002376:	e026      	b.n	80023c6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM2)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002380:	d10e      	bne.n	80023a0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	4a13      	ldr	r2, [pc, #76]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 800238c:	f043 0301 	orr.w	r3, r3, #1
 8002390:	6413      	str	r3, [r2, #64]	; 0x40
 8002392:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	693b      	ldr	r3, [r7, #16]
}
 800239e:	e012      	b.n	80023c6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM10)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a0d      	ldr	r2, [pc, #52]	; (80023dc <HAL_TIM_Base_MspInit+0x94>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d10d      	bne.n	80023c6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 80023b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b2:	4a09      	ldr	r2, [pc, #36]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 80023b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023b8:	6453      	str	r3, [r2, #68]	; 0x44
 80023ba:	4b07      	ldr	r3, [pc, #28]	; (80023d8 <HAL_TIM_Base_MspInit+0x90>)
 80023bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
}
 80023c6:	bf00      	nop
 80023c8:	371c      	adds	r7, #28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	40010000 	.word	0x40010000
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40014400 	.word	0x40014400

080023e0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b08a      	sub	sp, #40	; 0x28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	60da      	str	r2, [r3, #12]
 80023f6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a19      	ldr	r2, [pc, #100]	; (8002464 <HAL_TIM_Encoder_MspInit+0x84>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d12b      	bne.n	800245a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
 8002406:	4b18      	ldr	r3, [pc, #96]	; (8002468 <HAL_TIM_Encoder_MspInit+0x88>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	4a17      	ldr	r2, [pc, #92]	; (8002468 <HAL_TIM_Encoder_MspInit+0x88>)
 800240c:	f043 0302 	orr.w	r3, r3, #2
 8002410:	6413      	str	r3, [r2, #64]	; 0x40
 8002412:	4b15      	ldr	r3, [pc, #84]	; (8002468 <HAL_TIM_Encoder_MspInit+0x88>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	613b      	str	r3, [r7, #16]
 800241c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_TIM_Encoder_MspInit+0x88>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	4a10      	ldr	r2, [pc, #64]	; (8002468 <HAL_TIM_Encoder_MspInit+0x88>)
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	6313      	str	r3, [r2, #48]	; 0x30
 800242e:	4b0e      	ldr	r3, [pc, #56]	; (8002468 <HAL_TIM_Encoder_MspInit+0x88>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800243a:	23c0      	movs	r3, #192	; 0xc0
 800243c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002446:	2300      	movs	r3, #0
 8002448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800244a:	2302      	movs	r3, #2
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244e:	f107 0314 	add.w	r3, r7, #20
 8002452:	4619      	mov	r1, r3
 8002454:	4805      	ldr	r0, [pc, #20]	; (800246c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002456:	f001 f959 	bl	800370c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800245a:	bf00      	nop
 800245c:	3728      	adds	r7, #40	; 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40000400 	.word	0x40000400
 8002468:	40023800 	.word	0x40023800
 800246c:	40020000 	.word	0x40020000

08002470 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002478:	f107 030c 	add.w	r3, r7, #12
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a12      	ldr	r2, [pc, #72]	; (80024d8 <HAL_TIM_MspPostInit+0x68>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d11e      	bne.n	80024d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	4b11      	ldr	r3, [pc, #68]	; (80024dc <HAL_TIM_MspPostInit+0x6c>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a10      	ldr	r2, [pc, #64]	; (80024dc <HAL_TIM_MspPostInit+0x6c>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_TIM_MspPostInit+0x6c>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80024ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024bc:	2300      	movs	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024c0:	2301      	movs	r3, #1
 80024c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	f107 030c 	add.w	r3, r7, #12
 80024c8:	4619      	mov	r1, r3
 80024ca:	4805      	ldr	r0, [pc, #20]	; (80024e0 <HAL_TIM_MspPostInit+0x70>)
 80024cc:	f001 f91e 	bl	800370c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024d0:	bf00      	nop
 80024d2:	3720      	adds	r7, #32
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40010000 	.word	0x40010000
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40020000 	.word	0x40020000

080024e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 80024ea:	4a12      	ldr	r2, [pc, #72]	; (8002534 <MX_USART1_UART_Init+0x50>)
 80024ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 80024f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024f6:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 80024fe:	2200      	movs	r2, #0
 8002500:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002502:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 8002504:	2200      	movs	r2, #0
 8002506:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002508:	4b09      	ldr	r3, [pc, #36]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 800250a:	220c      	movs	r2, #12
 800250c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800250e:	4b08      	ldr	r3, [pc, #32]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 8002510:	2200      	movs	r2, #0
 8002512:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002514:	4b06      	ldr	r3, [pc, #24]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 8002516:	2200      	movs	r2, #0
 8002518:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800251a:	4805      	ldr	r0, [pc, #20]	; (8002530 <MX_USART1_UART_Init+0x4c>)
 800251c:	f004 fb72 	bl	8006c04 <HAL_UART_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002526:	f7ff fae5 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	200005ec 	.word	0x200005ec
 8002534:	40011000 	.word	0x40011000

08002538 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08a      	sub	sp, #40	; 0x28
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002540:	f107 0314 	add.w	r3, r7, #20
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	60da      	str	r2, [r3, #12]
 800254e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a19      	ldr	r2, [pc, #100]	; (80025bc <HAL_UART_MspInit+0x84>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d12c      	bne.n	80025b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <HAL_UART_MspInit+0x88>)
 8002560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002562:	4a17      	ldr	r2, [pc, #92]	; (80025c0 <HAL_UART_MspInit+0x88>)
 8002564:	f043 0310 	orr.w	r3, r3, #16
 8002568:	6453      	str	r3, [r2, #68]	; 0x44
 800256a:	4b15      	ldr	r3, [pc, #84]	; (80025c0 <HAL_UART_MspInit+0x88>)
 800256c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <HAL_UART_MspInit+0x88>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	4a10      	ldr	r2, [pc, #64]	; (80025c0 <HAL_UART_MspInit+0x88>)
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	6313      	str	r3, [r2, #48]	; 0x30
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <HAL_UART_MspInit+0x88>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002592:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2302      	movs	r3, #2
 800259a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a0:	2303      	movs	r3, #3
 80025a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025a4:	2307      	movs	r3, #7
 80025a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a8:	f107 0314 	add.w	r3, r7, #20
 80025ac:	4619      	mov	r1, r3
 80025ae:	4805      	ldr	r0, [pc, #20]	; (80025c4 <HAL_UART_MspInit+0x8c>)
 80025b0:	f001 f8ac 	bl	800370c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025b4:	bf00      	nop
 80025b6:	3728      	adds	r7, #40	; 0x28
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40011000 	.word	0x40011000
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40020000 	.word	0x40020000

080025c8 <startTimeout>:
I2C_HandleTypeDef *i2c_1 = &hi2c1;;
//todo: remove hit2c from func , create file to register sending func
HAL_StatusTypeDef (*VL53L0X_REG_I2C_Mem_Write)(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) = HAL_I2C_Mem_Write;
HAL_StatusTypeDef (*VL53L0X_REG_I2C_Mem_Read)(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) = HAL_I2C_Mem_Read;

void startTimeout(void){ startMesure_ms(vl53l0x_tim);} ;
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	2000      	movs	r0, #0
 80025ce:	f7ff faaf 	bl	8001b30 <startMesure_ms>
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <getTimeout>:
uint32_t getTimeout(void){ return getMesure_ms(vl53l0x_tim); };
 80025d6:	b580      	push	{r7, lr}
 80025d8:	af00      	add	r7, sp, #0
 80025da:	2000      	movs	r0, #0
 80025dc:	f7ff facc 	bl	8001b78 <getMesure_ms>
 80025e0:	4603      	mov	r3, r0
 80025e2:	4618      	mov	r0, r3
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <stopTimeout>:
uint32_t stopTimeout(void){ return stopMesure_ms(vl53l0x_tim); };
 80025e6:	b580      	push	{r7, lr}
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	2000      	movs	r0, #0
 80025ec:	f7ff fad8 	bl	8001ba0 <stopMesure_ms>
 80025f0:	4603      	mov	r3, r0
 80025f2:	4618      	mov	r0, r3
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <vl53l0x_I2C_Write_Reg8>:
static uint16_t encodeTimeout(uint16_t timeout_mclks);
bool setMeasurementTimingBudget(uint32_t budget_us);
/*--------------------------*/


void vl53l0x_I2C_Write_Reg8(uint8_t addr, uint8_t value){
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b087      	sub	sp, #28
 80025fc:	af04      	add	r7, sp, #16
 80025fe:	4603      	mov	r3, r0
 8002600:	460a      	mov	r2, r1
 8002602:	71fb      	strb	r3, [r7, #7]
 8002604:	4613      	mov	r3, r2
 8002606:	71bb      	strb	r3, [r7, #6]
	VL53L0X_REG_I2C_Mem_Write(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, &value,1 , I2C_TIMEOUT);
 8002608:	4b09      	ldr	r3, [pc, #36]	; (8002630 <vl53l0x_I2C_Write_Reg8+0x38>)
 800260a:	681c      	ldr	r4, [r3, #0]
 800260c:	4b09      	ldr	r3, [pc, #36]	; (8002634 <vl53l0x_I2C_Write_Reg8+0x3c>)
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	b29a      	uxth	r2, r3
 8002614:	2332      	movs	r3, #50	; 0x32
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	2301      	movs	r3, #1
 800261a:	9301      	str	r3, [sp, #4]
 800261c:	1dbb      	adds	r3, r7, #6
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	2301      	movs	r3, #1
 8002622:	2152      	movs	r1, #82	; 0x52
 8002624:	47a0      	blx	r4

}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}
 800262e:	bf00      	nop
 8002630:	20000044 	.word	0x20000044
 8002634:	20000040 	.word	0x20000040

08002638 <vl53l0x_I2C_Write_Reg16>:
void vl53l0x_I2C_Write_Reg16(uint8_t addr, uint16_t value){
 8002638:	b590      	push	{r4, r7, lr}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af04      	add	r7, sp, #16
 800263e:	4603      	mov	r3, r0
 8002640:	460a      	mov	r2, r1
 8002642:	71fb      	strb	r3, [r7, #7]
 8002644:	4613      	mov	r3, r2
 8002646:	80bb      	strh	r3, [r7, #4]
	uint8_t temp[2];
	temp[0] =(value>>8) & 0xff; //hi byte
 8002648:	88bb      	ldrh	r3, [r7, #4]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	b29b      	uxth	r3, r3
 800264e:	b2db      	uxtb	r3, r3
 8002650:	733b      	strb	r3, [r7, #12]
	temp[1] = value & 0xff;		// lo byte
 8002652:	88bb      	ldrh	r3, [r7, #4]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	737b      	strb	r3, [r7, #13]
	VL53L0X_REG_I2C_Mem_Write(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, temp,2 , I2C_TIMEOUT);
 8002658:	4b09      	ldr	r3, [pc, #36]	; (8002680 <vl53l0x_I2C_Write_Reg16+0x48>)
 800265a:	681c      	ldr	r4, [r3, #0]
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <vl53l0x_I2C_Write_Reg16+0x4c>)
 800265e:	6818      	ldr	r0, [r3, #0]
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	b29a      	uxth	r2, r3
 8002664:	2332      	movs	r3, #50	; 0x32
 8002666:	9302      	str	r3, [sp, #8]
 8002668:	2302      	movs	r3, #2
 800266a:	9301      	str	r3, [sp, #4]
 800266c:	f107 030c 	add.w	r3, r7, #12
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2301      	movs	r3, #1
 8002674:	2152      	movs	r1, #82	; 0x52
 8002676:	47a0      	blx	r4

}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	bd90      	pop	{r4, r7, pc}
 8002680:	20000044 	.word	0x20000044
 8002684:	20000040 	.word	0x20000040

08002688 <vl53l0x_I2C_Read_Reg8>:
void vl53l0x_I2C_Write_MultiReg(uint8_t addr, uint8_t *pData, uint8_t count){

	VL53L0X_REG_I2C_Mem_Write(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, pData, count, I2C_TIMEOUT);
}

uint8_t vl53l0x_I2C_Read_Reg8(uint8_t addr){
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b089      	sub	sp, #36	; 0x24
 800268c:	af04      	add	r7, sp, #16
 800268e:	4603      	mov	r3, r0
 8002690:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
	VL53L0X_REG_I2C_Mem_Read(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, &value  ,1 , I2C_TIMEOUT);
 8002692:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <vl53l0x_I2C_Read_Reg8+0x34>)
 8002694:	681c      	ldr	r4, [r3, #0]
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <vl53l0x_I2C_Read_Reg8+0x38>)
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	b29a      	uxth	r2, r3
 800269e:	2332      	movs	r3, #50	; 0x32
 80026a0:	9302      	str	r3, [sp, #8]
 80026a2:	2301      	movs	r3, #1
 80026a4:	9301      	str	r3, [sp, #4]
 80026a6:	f107 030f 	add.w	r3, r7, #15
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	2301      	movs	r3, #1
 80026ae:	2152      	movs	r1, #82	; 0x52
 80026b0:	47a0      	blx	r4
	return value;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd90      	pop	{r4, r7, pc}
 80026bc:	20000048 	.word	0x20000048
 80026c0:	20000040 	.word	0x20000040

080026c4 <vl53l0x_I2C_Read_Reg16>:
	uint8_t value;
	VL53L0X_REG_I2C_Mem_Read(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, &value  ,1 , timeOut);
	return value;
}

uint16_t vl53l0x_I2C_Read_Reg16(uint8_t addr){
 80026c4:	b590      	push	{r4, r7, lr}
 80026c6:	b089      	sub	sp, #36	; 0x24
 80026c8:	af04      	add	r7, sp, #16
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
	uint16_t value = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	81fb      	strh	r3, [r7, #14]
	uint8_t temp[2] = {0};
 80026d2:	2300      	movs	r3, #0
 80026d4:	81bb      	strh	r3, [r7, #12]
	VL53L0X_REG_I2C_Mem_Read(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, temp  ,2 , I2C_TIMEOUT);
 80026d6:	4b11      	ldr	r3, [pc, #68]	; (800271c <vl53l0x_I2C_Read_Reg16+0x58>)
 80026d8:	681c      	ldr	r4, [r3, #0]
 80026da:	4b11      	ldr	r3, [pc, #68]	; (8002720 <vl53l0x_I2C_Read_Reg16+0x5c>)
 80026dc:	6818      	ldr	r0, [r3, #0]
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	2332      	movs	r3, #50	; 0x32
 80026e4:	9302      	str	r3, [sp, #8]
 80026e6:	2302      	movs	r3, #2
 80026e8:	9301      	str	r3, [sp, #4]
 80026ea:	f107 030c 	add.w	r3, r7, #12
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2301      	movs	r3, #1
 80026f2:	2152      	movs	r1, #82	; 0x52
 80026f4:	47a0      	blx	r4
	value |= (temp[0]<<8);
 80026f6:	7b3b      	ldrb	r3, [r7, #12]
 80026f8:	021b      	lsls	r3, r3, #8
 80026fa:	b21a      	sxth	r2, r3
 80026fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002700:	4313      	orrs	r3, r2
 8002702:	b21b      	sxth	r3, r3
 8002704:	81fb      	strh	r3, [r7, #14]
	value |= temp[1];
 8002706:	7b7b      	ldrb	r3, [r7, #13]
 8002708:	b29a      	uxth	r2, r3
 800270a:	89fb      	ldrh	r3, [r7, #14]
 800270c:	4313      	orrs	r3, r2
 800270e:	81fb      	strh	r3, [r7, #14]
	return value;
 8002710:	89fb      	ldrh	r3, [r7, #14]
}
 8002712:	4618      	mov	r0, r3
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	bd90      	pop	{r4, r7, pc}
 800271a:	bf00      	nop
 800271c:	20000048 	.word	0x20000048
 8002720:	20000040 	.word	0x20000040

08002724 <vl53l0x_I2C_Read_MultiReg>:
	value |= (temp[2]<<8);
	value |= temp[3];
	return value;
}
/* reading multiple data*/
void vl53l0x_I2C_Read_MultiReg(uint8_t addr, uint8_t *pData, uint8_t count){
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b087      	sub	sp, #28
 8002728:	af04      	add	r7, sp, #16
 800272a:	4603      	mov	r3, r0
 800272c:	6039      	str	r1, [r7, #0]
 800272e:	71fb      	strb	r3, [r7, #7]
 8002730:	4613      	mov	r3, r2
 8002732:	71bb      	strb	r3, [r7, #6]
	VL53L0X_REG_I2C_Mem_Read(i2c_1, ADDRESS_DEFAULT_SHIFTED, (uint16_t)(addr), 1, pData ,count , I2C_TIMEOUT);
 8002734:	4b09      	ldr	r3, [pc, #36]	; (800275c <vl53l0x_I2C_Read_MultiReg+0x38>)
 8002736:	681c      	ldr	r4, [r3, #0]
 8002738:	4b09      	ldr	r3, [pc, #36]	; (8002760 <vl53l0x_I2C_Read_MultiReg+0x3c>)
 800273a:	6818      	ldr	r0, [r3, #0]
 800273c:	79fb      	ldrb	r3, [r7, #7]
 800273e:	b29a      	uxth	r2, r3
 8002740:	79bb      	ldrb	r3, [r7, #6]
 8002742:	b29b      	uxth	r3, r3
 8002744:	2132      	movs	r1, #50	; 0x32
 8002746:	9102      	str	r1, [sp, #8]
 8002748:	9301      	str	r3, [sp, #4]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	2301      	movs	r3, #1
 8002750:	2152      	movs	r1, #82	; 0x52
 8002752:	47a0      	blx	r4

}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bd90      	pop	{r4, r7, pc}
 800275c:	20000048 	.word	0x20000048
 8002760:	20000040 	.word	0x20000040

08002764 <vl53l0x_Init>:

uint8_t init_stop_var;		// read in intin used when starting measurment
/*public methods*/
bool vl53l0x_Init(bool io_2v8){
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	71fb      	strb	r3, [r7, #7]


	if(io_2v8){
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00a      	beq.n	800278a <vl53l0x_Init+0x26>
		vl53l0x_I2C_Write_Reg8(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
				vl53l0x_I2C_Read_Reg8(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01);
 8002774:	2089      	movs	r0, #137	; 0x89
 8002776:	f7ff ff87 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 800277a:	4603      	mov	r3, r0
		vl53l0x_I2C_Write_Reg8(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	b2db      	uxtb	r3, r3
 8002782:	4619      	mov	r1, r3
 8002784:	2089      	movs	r0, #137	; 0x89
 8002786:	f7ff ff37 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	}
	// set i2c standart mode
	vl53l0x_I2C_Write_Reg8(0x88, 0x00);
 800278a:	2100      	movs	r1, #0
 800278c:	2088      	movs	r0, #136	; 0x88
 800278e:	f7ff ff33 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x80, 0x01);
 8002792:	2101      	movs	r1, #1
 8002794:	2080      	movs	r0, #128	; 0x80
 8002796:	f7ff ff2f 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 800279a:	2101      	movs	r1, #1
 800279c:	20ff      	movs	r0, #255	; 0xff
 800279e:	f7ff ff2b 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x00, 0x00);
 80027a2:	2100      	movs	r1, #0
 80027a4:	2000      	movs	r0, #0
 80027a6:	f7ff ff27 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	init_stop_var = vl53l0x_I2C_Read_Reg8(0x091);
 80027aa:	2091      	movs	r0, #145	; 0x91
 80027ac:	f7ff ff6c 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	4b3c      	ldr	r3, [pc, #240]	; (80028a8 <vl53l0x_Init+0x144>)
 80027b6:	701a      	strb	r2, [r3, #0]

	vl53l0x_I2C_Write_Reg8(0x00, 0x01);
 80027b8:	2101      	movs	r1, #1
 80027ba:	2000      	movs	r0, #0
 80027bc:	f7ff ff1c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 80027c0:	2100      	movs	r1, #0
 80027c2:	20ff      	movs	r0, #255	; 0xff
 80027c4:	f7ff ff18 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x80, 0x00);
 80027c8:	2100      	movs	r1, #0
 80027ca:	2080      	movs	r0, #128	; 0x80
 80027cc:	f7ff ff14 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	//disable signal rate msrc bit 1 and signal rate pre range bit 4 limit checks

	vl53l0x_I2C_Write_Reg8(MSRC_CONFIG_CONTROL,
			vl53l0x_I2C_Read_Reg8(MSRC_CONFIG_CONTROL) | 0x12);
 80027d0:	2060      	movs	r0, #96	; 0x60
 80027d2:	f7ff ff59 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 80027d6:	4603      	mov	r3, r0
	vl53l0x_I2C_Write_Reg8(MSRC_CONFIG_CONTROL,
 80027d8:	f043 0312 	orr.w	r3, r3, #18
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	4619      	mov	r1, r3
 80027e0:	2060      	movs	r0, #96	; 0x60
 80027e2:	f7ff ff09 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	// set rate signal limit Mcps( milion counts per second)
	setSignalRateLimit(0.25);
 80027e6:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80027ea:	f000 fa9d 	bl	8002d28 <setSignalRateLimit>

	vl53l0x_I2C_Write_Reg8(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80027ee:	21ff      	movs	r1, #255	; 0xff
 80027f0:	2001      	movs	r0, #1
 80027f2:	f7ff ff01 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	// staticInit
	uint8_t spad_count;
	bool  spad_type_is_aperture; //
	if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) return false;
 80027f6:	f107 0213 	add.w	r2, r7, #19
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f000 fac7 	bl	8002d94 <getSpadInfo>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <vl53l0x_Init+0xac>
 800280c:	2300      	movs	r3, #0
 800280e:	e1ed      	b.n	8002bec <vl53l0x_Init+0x488>

	//The SPAD map
	uint8_t ref_spad_map[6];
	vl53l0x_I2C_Read_MultiReg(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002810:	f107 030c 	add.w	r3, r7, #12
 8002814:	2206      	movs	r2, #6
 8002816:	4619      	mov	r1, r3
 8002818:	20b0      	movs	r0, #176	; 0xb0
 800281a:	f7ff ff83 	bl	8002724 <vl53l0x_I2C_Read_MultiReg>

	// vl53l0x_set_reference_spad() in api --start

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 800281e:	2101      	movs	r1, #1
 8002820:	20ff      	movs	r0, #255	; 0xff
 8002822:	f7ff fee9 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8002826:	2100      	movs	r1, #0
 8002828:	204f      	movs	r0, #79	; 0x4f
 800282a:	f7ff fee5 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800282e:	212c      	movs	r1, #44	; 0x2c
 8002830:	204e      	movs	r0, #78	; 0x4e
 8002832:	f7ff fee1 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002836:	2100      	movs	r1, #0
 8002838:	20ff      	movs	r0, #255	; 0xff
 800283a:	f7ff fedd 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 800283e:	21b4      	movs	r1, #180	; 0xb4
 8002840:	20b6      	movs	r0, #182	; 0xb6
 8002842:	f7ff fed9 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8002846:	7cfb      	ldrb	r3, [r7, #19]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <vl53l0x_Init+0xec>
 800284c:	230c      	movs	r3, #12
 800284e:	e000      	b.n	8002852 <vl53l0x_Init+0xee>
 8002850:	2300      	movs	r3, #0
 8002852:	757b      	strb	r3, [r7, #21]
	uint8_t spads_enabled = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	75fb      	strb	r3, [r7, #23]

	for (uint8_t i = 0; i < 48; i++)
 8002858:	2300      	movs	r3, #0
 800285a:	75bb      	strb	r3, [r7, #22]
 800285c:	e03e      	b.n	80028dc <vl53l0x_Init+0x178>
	{
		if (i < first_spad_to_enable || spads_enabled == spad_count)
 800285e:	7dba      	ldrb	r2, [r7, #22]
 8002860:	7d7b      	ldrb	r3, [r7, #21]
 8002862:	429a      	cmp	r2, r3
 8002864:	d303      	bcc.n	800286e <vl53l0x_Init+0x10a>
 8002866:	7d3b      	ldrb	r3, [r7, #20]
 8002868:	7dfa      	ldrb	r2, [r7, #23]
 800286a:	429a      	cmp	r2, r3
 800286c:	d11e      	bne.n	80028ac <vl53l0x_Init+0x148>
		{
			// This bit is lower than the first one that should be enabled, or
			// (reference_spad_count) bits have already been enabled, so zero this bit
			ref_spad_map[i / 8] &= ~(1 << (i % 8));
 800286e:	7dbb      	ldrb	r3, [r7, #22]
 8002870:	08db      	lsrs	r3, r3, #3
 8002872:	b2d8      	uxtb	r0, r3
 8002874:	4603      	mov	r3, r0
 8002876:	f107 0218 	add.w	r2, r7, #24
 800287a:	4413      	add	r3, r2
 800287c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002880:	b25a      	sxtb	r2, r3
 8002882:	7dbb      	ldrb	r3, [r7, #22]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	2101      	movs	r1, #1
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	b25b      	sxtb	r3, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	b25b      	sxtb	r3, r3
 8002894:	4013      	ands	r3, r2
 8002896:	b25a      	sxtb	r2, r3
 8002898:	4603      	mov	r3, r0
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	f107 0118 	add.w	r1, r7, #24
 80028a0:	440b      	add	r3, r1
 80028a2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80028a6:	e016      	b.n	80028d6 <vl53l0x_Init+0x172>
 80028a8:	20000660 	.word	0x20000660
		}
		else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 80028ac:	7dbb      	ldrb	r3, [r7, #22]
 80028ae:	08db      	lsrs	r3, r3, #3
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	f107 0218 	add.w	r2, r7, #24
 80028b6:	4413      	add	r3, r2
 80028b8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80028bc:	461a      	mov	r2, r3
 80028be:	7dbb      	ldrb	r3, [r7, #22]
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	fa42 f303 	asr.w	r3, r2, r3
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <vl53l0x_Init+0x172>
		{
			spads_enabled++;
 80028d0:	7dfb      	ldrb	r3, [r7, #23]
 80028d2:	3301      	adds	r3, #1
 80028d4:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < 48; i++)
 80028d6:	7dbb      	ldrb	r3, [r7, #22]
 80028d8:	3301      	adds	r3, #1
 80028da:	75bb      	strb	r3, [r7, #22]
 80028dc:	7dbb      	ldrb	r3, [r7, #22]
 80028de:	2b2f      	cmp	r3, #47	; 0x2f
 80028e0:	d9bd      	bls.n	800285e <vl53l0x_Init+0xfa>
		}
	}

	vl53l0x_I2C_Read_MultiReg(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80028e2:	f107 030c 	add.w	r3, r7, #12
 80028e6:	2206      	movs	r2, #6
 80028e8:	4619      	mov	r1, r3
 80028ea:	20b0      	movs	r0, #176	; 0xb0
 80028ec:	f7ff ff1a 	bl	8002724 <vl53l0x_I2C_Read_MultiReg>

	// VL53L0X_set_reference_spads() --end

	//VL53L0X_load_tuning_settings() --start

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 80028f0:	2101      	movs	r1, #1
 80028f2:	20ff      	movs	r0, #255	; 0xff
 80028f4:	f7ff fe80 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x00, 0x00);
 80028f8:	2100      	movs	r1, #0
 80028fa:	2000      	movs	r0, #0
 80028fc:	f7ff fe7c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002900:	2100      	movs	r1, #0
 8002902:	20ff      	movs	r0, #255	; 0xff
 8002904:	f7ff fe78 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x09, 0x00);
 8002908:	2100      	movs	r1, #0
 800290a:	2009      	movs	r0, #9
 800290c:	f7ff fe74 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x10, 0x00);
 8002910:	2100      	movs	r1, #0
 8002912:	2010      	movs	r0, #16
 8002914:	f7ff fe70 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x11, 0x00);
 8002918:	2100      	movs	r1, #0
 800291a:	2011      	movs	r0, #17
 800291c:	f7ff fe6c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0x24, 0x01);
 8002920:	2101      	movs	r1, #1
 8002922:	2024      	movs	r0, #36	; 0x24
 8002924:	f7ff fe68 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x25, 0xFF);
 8002928:	21ff      	movs	r1, #255	; 0xff
 800292a:	2025      	movs	r0, #37	; 0x25
 800292c:	f7ff fe64 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x75, 0x00);
 8002930:	2100      	movs	r1, #0
 8002932:	2075      	movs	r0, #117	; 0x75
 8002934:	f7ff fe60 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002938:	2101      	movs	r1, #1
 800293a:	20ff      	movs	r0, #255	; 0xff
 800293c:	f7ff fe5c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x4E, 0x2C);
 8002940:	212c      	movs	r1, #44	; 0x2c
 8002942:	204e      	movs	r0, #78	; 0x4e
 8002944:	f7ff fe58 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x48, 0x00);
 8002948:	2100      	movs	r1, #0
 800294a:	2048      	movs	r0, #72	; 0x48
 800294c:	f7ff fe54 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x30, 0x20);
 8002950:	2120      	movs	r1, #32
 8002952:	2030      	movs	r0, #48	; 0x30
 8002954:	f7ff fe50 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002958:	2100      	movs	r1, #0
 800295a:	20ff      	movs	r0, #255	; 0xff
 800295c:	f7ff fe4c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x30, 0x09);
 8002960:	2109      	movs	r1, #9
 8002962:	2030      	movs	r0, #48	; 0x30
 8002964:	f7ff fe48 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x54, 0x00);
 8002968:	2100      	movs	r1, #0
 800296a:	2054      	movs	r0, #84	; 0x54
 800296c:	f7ff fe44 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x31, 0x04);
 8002970:	2104      	movs	r1, #4
 8002972:	2031      	movs	r0, #49	; 0x31
 8002974:	f7ff fe40 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x32, 0x03);
 8002978:	2103      	movs	r1, #3
 800297a:	2032      	movs	r0, #50	; 0x32
 800297c:	f7ff fe3c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x40, 0x83);
 8002980:	2183      	movs	r1, #131	; 0x83
 8002982:	2040      	movs	r0, #64	; 0x40
 8002984:	f7ff fe38 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x46, 0x25);
 8002988:	2125      	movs	r1, #37	; 0x25
 800298a:	2046      	movs	r0, #70	; 0x46
 800298c:	f7ff fe34 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x60, 0x00);
 8002990:	2100      	movs	r1, #0
 8002992:	2060      	movs	r0, #96	; 0x60
 8002994:	f7ff fe30 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x27, 0x00);
 8002998:	2100      	movs	r1, #0
 800299a:	2027      	movs	r0, #39	; 0x27
 800299c:	f7ff fe2c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x50, 0x06);
 80029a0:	2106      	movs	r1, #6
 80029a2:	2050      	movs	r0, #80	; 0x50
 80029a4:	f7ff fe28 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x51, 0x00);
 80029a8:	2100      	movs	r1, #0
 80029aa:	2051      	movs	r0, #81	; 0x51
 80029ac:	f7ff fe24 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x52, 0x96);
 80029b0:	2196      	movs	r1, #150	; 0x96
 80029b2:	2052      	movs	r0, #82	; 0x52
 80029b4:	f7ff fe20 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x56, 0x08);
 80029b8:	2108      	movs	r1, #8
 80029ba:	2056      	movs	r0, #86	; 0x56
 80029bc:	f7ff fe1c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x57, 0x30);
 80029c0:	2130      	movs	r1, #48	; 0x30
 80029c2:	2057      	movs	r0, #87	; 0x57
 80029c4:	f7ff fe18 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x61, 0x00);
 80029c8:	2100      	movs	r1, #0
 80029ca:	2061      	movs	r0, #97	; 0x61
 80029cc:	f7ff fe14 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x62, 0x00);
 80029d0:	2100      	movs	r1, #0
 80029d2:	2062      	movs	r0, #98	; 0x62
 80029d4:	f7ff fe10 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x64, 0x00);
 80029d8:	2100      	movs	r1, #0
 80029da:	2064      	movs	r0, #100	; 0x64
 80029dc:	f7ff fe0c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x65, 0x00);
 80029e0:	2100      	movs	r1, #0
 80029e2:	2065      	movs	r0, #101	; 0x65
 80029e4:	f7ff fe08 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x66, 0xA0);
 80029e8:	21a0      	movs	r1, #160	; 0xa0
 80029ea:	2066      	movs	r0, #102	; 0x66
 80029ec:	f7ff fe04 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 80029f0:	2101      	movs	r1, #1
 80029f2:	20ff      	movs	r0, #255	; 0xff
 80029f4:	f7ff fe00 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x22, 0x32);
 80029f8:	2132      	movs	r1, #50	; 0x32
 80029fa:	2022      	movs	r0, #34	; 0x22
 80029fc:	f7ff fdfc 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x47, 0x14);
 8002a00:	2114      	movs	r1, #20
 8002a02:	2047      	movs	r0, #71	; 0x47
 8002a04:	f7ff fdf8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x49, 0xFF);
 8002a08:	21ff      	movs	r1, #255	; 0xff
 8002a0a:	2049      	movs	r0, #73	; 0x49
 8002a0c:	f7ff fdf4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x4A, 0x00);
 8002a10:	2100      	movs	r1, #0
 8002a12:	204a      	movs	r0, #74	; 0x4a
 8002a14:	f7ff fdf0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002a18:	2100      	movs	r1, #0
 8002a1a:	20ff      	movs	r0, #255	; 0xff
 8002a1c:	f7ff fdec 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x7A, 0x0A);
 8002a20:	210a      	movs	r1, #10
 8002a22:	207a      	movs	r0, #122	; 0x7a
 8002a24:	f7ff fde8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x7B, 0x00);
 8002a28:	2100      	movs	r1, #0
 8002a2a:	207b      	movs	r0, #123	; 0x7b
 8002a2c:	f7ff fde4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x78, 0x21);
 8002a30:	2121      	movs	r1, #33	; 0x21
 8002a32:	2078      	movs	r0, #120	; 0x78
 8002a34:	f7ff fde0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002a38:	2101      	movs	r1, #1
 8002a3a:	20ff      	movs	r0, #255	; 0xff
 8002a3c:	f7ff fddc 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x23, 0x34);
 8002a40:	2134      	movs	r1, #52	; 0x34
 8002a42:	2023      	movs	r0, #35	; 0x23
 8002a44:	f7ff fdd8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x42, 0x00);
 8002a48:	2100      	movs	r1, #0
 8002a4a:	2042      	movs	r0, #66	; 0x42
 8002a4c:	f7ff fdd4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x44, 0xFF);
 8002a50:	21ff      	movs	r1, #255	; 0xff
 8002a52:	2044      	movs	r0, #68	; 0x44
 8002a54:	f7ff fdd0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x45, 0x26);
 8002a58:	2126      	movs	r1, #38	; 0x26
 8002a5a:	2045      	movs	r0, #69	; 0x45
 8002a5c:	f7ff fdcc 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x46, 0x05);
 8002a60:	2105      	movs	r1, #5
 8002a62:	2046      	movs	r0, #70	; 0x46
 8002a64:	f7ff fdc8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x40, 0x40);
 8002a68:	2140      	movs	r1, #64	; 0x40
 8002a6a:	2040      	movs	r0, #64	; 0x40
 8002a6c:	f7ff fdc4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x0E, 0x06);
 8002a70:	2106      	movs	r1, #6
 8002a72:	200e      	movs	r0, #14
 8002a74:	f7ff fdc0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x20, 0x1A);
 8002a78:	211a      	movs	r1, #26
 8002a7a:	2020      	movs	r0, #32
 8002a7c:	f7ff fdbc 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x43, 0x40);
 8002a80:	2140      	movs	r1, #64	; 0x40
 8002a82:	2043      	movs	r0, #67	; 0x43
 8002a84:	f7ff fdb8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002a88:	2100      	movs	r1, #0
 8002a8a:	20ff      	movs	r0, #255	; 0xff
 8002a8c:	f7ff fdb4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x34, 0x03);
 8002a90:	2103      	movs	r1, #3
 8002a92:	2034      	movs	r0, #52	; 0x34
 8002a94:	f7ff fdb0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x35, 0x44);
 8002a98:	2144      	movs	r1, #68	; 0x44
 8002a9a:	2035      	movs	r0, #53	; 0x35
 8002a9c:	f7ff fdac 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	20ff      	movs	r0, #255	; 0xff
 8002aa4:	f7ff fda8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x31, 0x04);
 8002aa8:	2104      	movs	r1, #4
 8002aaa:	2031      	movs	r0, #49	; 0x31
 8002aac:	f7ff fda4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x4B, 0x09);
 8002ab0:	2109      	movs	r1, #9
 8002ab2:	204b      	movs	r0, #75	; 0x4b
 8002ab4:	f7ff fda0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x4C, 0x05);
 8002ab8:	2105      	movs	r1, #5
 8002aba:	204c      	movs	r0, #76	; 0x4c
 8002abc:	f7ff fd9c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x4D, 0x04);
 8002ac0:	2104      	movs	r1, #4
 8002ac2:	204d      	movs	r0, #77	; 0x4d
 8002ac4:	f7ff fd98 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002ac8:	2100      	movs	r1, #0
 8002aca:	20ff      	movs	r0, #255	; 0xff
 8002acc:	f7ff fd94 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x44, 0x00);
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	2044      	movs	r0, #68	; 0x44
 8002ad4:	f7ff fd90 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x45, 0x20);
 8002ad8:	2120      	movs	r1, #32
 8002ada:	2045      	movs	r0, #69	; 0x45
 8002adc:	f7ff fd8c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x47, 0x08);
 8002ae0:	2108      	movs	r1, #8
 8002ae2:	2047      	movs	r0, #71	; 0x47
 8002ae4:	f7ff fd88 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x48, 0x28);
 8002ae8:	2128      	movs	r1, #40	; 0x28
 8002aea:	2048      	movs	r0, #72	; 0x48
 8002aec:	f7ff fd84 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x67, 0x00);
 8002af0:	2100      	movs	r1, #0
 8002af2:	2067      	movs	r0, #103	; 0x67
 8002af4:	f7ff fd80 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x70, 0x04);
 8002af8:	2104      	movs	r1, #4
 8002afa:	2070      	movs	r0, #112	; 0x70
 8002afc:	f7ff fd7c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x71, 0x01);
 8002b00:	2101      	movs	r1, #1
 8002b02:	2071      	movs	r0, #113	; 0x71
 8002b04:	f7ff fd78 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x72, 0xFE);
 8002b08:	21fe      	movs	r1, #254	; 0xfe
 8002b0a:	2072      	movs	r0, #114	; 0x72
 8002b0c:	f7ff fd74 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x76, 0x00);
 8002b10:	2100      	movs	r1, #0
 8002b12:	2076      	movs	r0, #118	; 0x76
 8002b14:	f7ff fd70 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x77, 0x00);
 8002b18:	2100      	movs	r1, #0
 8002b1a:	2077      	movs	r0, #119	; 0x77
 8002b1c:	f7ff fd6c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002b20:	2101      	movs	r1, #1
 8002b22:	20ff      	movs	r0, #255	; 0xff
 8002b24:	f7ff fd68 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x0D, 0x01);
 8002b28:	2101      	movs	r1, #1
 8002b2a:	200d      	movs	r0, #13
 8002b2c:	f7ff fd64 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002b30:	2100      	movs	r1, #0
 8002b32:	20ff      	movs	r0, #255	; 0xff
 8002b34:	f7ff fd60 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x80, 0x01);
 8002b38:	2101      	movs	r1, #1
 8002b3a:	2080      	movs	r0, #128	; 0x80
 8002b3c:	f7ff fd5c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x01, 0xF8);
 8002b40:	21f8      	movs	r1, #248	; 0xf8
 8002b42:	2001      	movs	r0, #1
 8002b44:	f7ff fd58 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002b48:	2101      	movs	r1, #1
 8002b4a:	20ff      	movs	r0, #255	; 0xff
 8002b4c:	f7ff fd54 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x8E, 0x01);
 8002b50:	2101      	movs	r1, #1
 8002b52:	208e      	movs	r0, #142	; 0x8e
 8002b54:	f7ff fd50 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x00, 0x01);
 8002b58:	2101      	movs	r1, #1
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	f7ff fd4c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002b60:	2100      	movs	r1, #0
 8002b62:	20ff      	movs	r0, #255	; 0xff
 8002b64:	f7ff fd48 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x80, 0x00);
 8002b68:	2100      	movs	r1, #0
 8002b6a:	2080      	movs	r0, #128	; 0x80
 8002b6c:	f7ff fd44 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	  //VL53L0X_load_tuning_settings() --end

	 // "Set interrupt config to new sample ready"
	  // VL53L0X_SetGpioConfig() -- start

	 vl53l0x_I2C_Write_Reg8(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8002b70:	2104      	movs	r1, #4
 8002b72:	200a      	movs	r0, #10
 8002b74:	f7ff fd40 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	 vl53l0x_I2C_Write_Reg8(GPIO_HV_MUX_ACTIVE_HIGH, vl53l0x_I2C_Read_Reg8(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8002b78:	2084      	movs	r0, #132	; 0x84
 8002b7a:	f7ff fd85 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	f023 0310 	bic.w	r3, r3, #16
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	4619      	mov	r1, r3
 8002b88:	2084      	movs	r0, #132	; 0x84
 8002b8a:	f7ff fd35 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	 vl53l0x_I2C_Write_Reg8(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002b8e:	2101      	movs	r1, #1
 8002b90:	200b      	movs	r0, #11
 8002b92:	f7ff fd31 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	 // VL53L0X_SetGpioConfig() -- end

	 g_measTimBudUs = getMeasurementTimingBudget();
 8002b96:	f000 f975 	bl	8002e84 <getMeasurementTimingBudget>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	4a15      	ldr	r2, [pc, #84]	; (8002bf4 <vl53l0x_Init+0x490>)
 8002b9e:	6013      	str	r3, [r2, #0]
	// "Disable MSRC and TCC by default"
	// MSRC = Minimum Signal Rate Check
	// TCC = Target CentreCheck
	// VL53L0X_SetSequenceStepEnable() -- start

	 vl53l0x_I2C_Write_Reg8(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002ba0:	21e8      	movs	r1, #232	; 0xe8
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	f7ff fd28 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	  //VL53L0X_SetSequenceStepEnable() --end

	// "Recalculate timing budget"
	setMeasurementTimingBudget(g_measTimBudUs);
 8002ba8:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <vl53l0x_Init+0x490>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 f823 	bl	8002bf8 <setMeasurementTimingBudget>

	// VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

	// -- VL53L0X_perform_vhv_calibration() begin

	vl53l0x_I2C_Write_Reg8(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	f7ff fd1f 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	if (!performSingleRefCalibration(0x40)) { return false; }
 8002bba:	2040      	movs	r0, #64	; 0x40
 8002bbc:	f000 fb0c 	bl	80031d8 <performSingleRefCalibration>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <vl53l0x_Init+0x466>
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	e010      	b.n	8002bec <vl53l0x_Init+0x488>

	// -- VL53L0X_perform_vhv_calibration() end

	// -- VL53L0X_perform_phase_calibration() begin

	vl53l0x_I2C_Write_Reg8(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8002bca:	2102      	movs	r1, #2
 8002bcc:	2001      	movs	r0, #1
 8002bce:	f7ff fd13 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	if (!performSingleRefCalibration(0x00)) { return false; }
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f000 fb00 	bl	80031d8 <performSingleRefCalibration>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <vl53l0x_Init+0x47e>
 8002bde:	2300      	movs	r3, #0
 8002be0:	e004      	b.n	8002bec <vl53l0x_Init+0x488>

	// -- VL53L0X_perform_phase_calibration() end

	// "restore the previous Sequence Config"
	vl53l0x_I2C_Write_Reg8(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002be2:	21e8      	movs	r1, #232	; 0xe8
 8002be4:	2001      	movs	r0, #1
 8002be6:	f7ff fd07 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	// VL53L0X_PerformRefCalibration() end

	 return true;
 8002bea:	2301      	movs	r3, #1
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000664 	.word	0x20000664

08002bf8 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b092      	sub	sp, #72	; 0x48
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8002c00:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8002c04:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t const EndOverhead        = 960;
 8002c08:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002c0c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t const MsrcOverhead       = 660;
 8002c0e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8002c12:	87bb      	strh	r3, [r7, #60]	; 0x3c
  uint16_t const TccOverhead        = 590;
 8002c14:	f240 234e 	movw	r3, #590	; 0x24e
 8002c18:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint16_t const DssOverhead        = 690;
 8002c1a:	f240 23b2 	movw	r3, #690	; 0x2b2
 8002c1e:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const PreRangeOverhead   = 660;
 8002c20:	f44f 7325 	mov.w	r3, #660	; 0x294
 8002c24:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const FinalRangeOverhead = 550;
 8002c26:	f240 2326 	movw	r3, #550	; 0x226
 8002c2a:	86bb      	strh	r3, [r7, #52]	; 0x34

  uint32_t const MinTimingBudget = 20000;
 8002c2c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002c30:	633b      	str	r3, [r7, #48]	; 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d201      	bcs.n	8002c3e <setMeasurementTimingBudget+0x46>
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	e06e      	b.n	8002d1c <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8002c3e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8002c42:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002c44:	4413      	add	r3, r2
 8002c46:	647b      	str	r3, [r7, #68]	; 0x44

  getSequenceStepEnables(&enables);
 8002c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 f97b 	bl	8002f48 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8002c52:	f107 020c 	add.w	r2, r7, #12
 8002c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f000 f9a5 	bl	8002fac <getSequenceStepTimeouts>

  if (enables.tcc)
 8002c62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d005      	beq.n	8002c76 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002c6e:	4413      	add	r3, r2
 8002c70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c72:	4413      	add	r3, r2
 8002c74:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.dss)
 8002c76:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d007      	beq.n	8002c8e <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002c82:	4413      	add	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c88:	4413      	add	r3, r2
 8002c8a:	647b      	str	r3, [r7, #68]	; 0x44
 8002c8c:	e009      	b.n	8002ca2 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8002c8e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d005      	beq.n	8002ca2 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002c9a:	4413      	add	r3, r2
 8002c9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c9e:	4413      	add	r3, r2
 8002ca0:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.pre_range)
 8002ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002caa:	69fa      	ldr	r2, [r7, #28]
 8002cac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002cae:	4413      	add	r3, r2
 8002cb0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cb2:	4413      	add	r3, r2
 8002cb4:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.final_range)
 8002cb6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d02d      	beq.n	8002d1a <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8002cbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002cc0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cc2:	4413      	add	r3, r2
 8002cc4:	647b      	str	r3, [r7, #68]	; 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8002cc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d901      	bls.n	8002cd2 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e024      	b.n	8002d1c <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8002cda:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	4619      	mov	r1, r3
 8002ce0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ce2:	f000 fa27 	bl	8003134 <timeoutMicrosecondsToMclks>
 8002ce6:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8002ce8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

    if (enables.pre_range)
 8002cec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8002cf4:	8a7a      	ldrh	r2, [r7, #18]
 8002cf6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    }

    vl53l0x_I2C_Write_Reg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8002d00:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fa3b 	bl	8003180 <encodeTimeout>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	2071      	movs	r0, #113	; 0x71
 8002d10:	f7ff fc92 	bl	8002638 <vl53l0x_I2C_Write_Reg16>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8002d14:	4a03      	ldr	r2, [pc, #12]	; (8002d24 <setMeasurementTimingBudget+0x12c>)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6013      	str	r3, [r2, #0]
  }
  return true;
 8002d1a:	2301      	movs	r3, #1
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3748      	adds	r7, #72	; 0x48
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000664 	.word	0x20000664

08002d28 <setSignalRateLimit>:
// Mcps - mega counts per second
bool setSignalRateLimit(float Mcps){
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	ed87 0a01 	vstr	s0, [r7, #4]

	if(Mcps < 0 || Mcps > 511.99)return false;
 8002d32:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3e:	d40a      	bmi.n	8002d56 <setSignalRateLimit+0x2e>
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7fd fc09 	bl	8000558 <__aeabi_f2d>
 8002d46:	a311      	add	r3, pc, #68	; (adr r3, 8002d8c <setSignalRateLimit+0x64>)
 8002d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4c:	f7fd feec 	bl	8000b28 <__aeabi_dcmpgt>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <setSignalRateLimit+0x32>
 8002d56:	2300      	movs	r3, #0
 8002d58:	e00f      	b.n	8002d7a <setSignalRateLimit+0x52>
	vl53l0x_I2C_Write_Reg16(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, Mcps *(1<<7));
 8002d5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d5e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002d88 <setSignalRateLimit+0x60>
 8002d62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d6a:	ee17 3a90 	vmov	r3, s15
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	4619      	mov	r1, r3
 8002d72:	2044      	movs	r0, #68	; 0x44
 8002d74:	f7ff fc60 	bl	8002638 <vl53l0x_I2C_Write_Reg16>
	return true;
 8002d78:	2301      	movs	r3, #1
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	f3af 8000 	nop.w
 8002d88:	43000000 	.word	0x43000000
 8002d8c:	0a3d70a4 	.word	0x0a3d70a4
 8002d90:	407fffd7 	.word	0x407fffd7

08002d94 <getSpadInfo>:
/* Get feference SPAD count and type
 * based on vl53l0x_get_info_from_divice()*/
bool getSpadInfo(uint8_t *count, bool *type_is_aperture){
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]

	uint8_t tmp;
	vl53l0x_I2C_Write_Reg8(0x80, 0x01);
 8002d9e:	2101      	movs	r1, #1
 8002da0:	2080      	movs	r0, #128	; 0x80
 8002da2:	f7ff fc29 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002da6:	2101      	movs	r1, #1
 8002da8:	20ff      	movs	r0, #255	; 0xff
 8002daa:	f7ff fc25 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x00, 0x00);
 8002dae:	2100      	movs	r1, #0
 8002db0:	2000      	movs	r0, #0
 8002db2:	f7ff fc21 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x06);
 8002db6:	2106      	movs	r1, #6
 8002db8:	20ff      	movs	r0, #255	; 0xff
 8002dba:	f7ff fc1d 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x83, vl53l0x_I2C_Read_Reg8(0x83) | 0x04);
 8002dbe:	2083      	movs	r0, #131	; 0x83
 8002dc0:	f7ff fc62 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f043 0304 	orr.w	r3, r3, #4
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	4619      	mov	r1, r3
 8002dce:	2083      	movs	r0, #131	; 0x83
 8002dd0:	f7ff fc12 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x07);
 8002dd4:	2107      	movs	r1, #7
 8002dd6:	20ff      	movs	r0, #255	; 0xff
 8002dd8:	f7ff fc0e 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x81, 0x01);
 8002ddc:	2101      	movs	r1, #1
 8002dde:	2081      	movs	r0, #129	; 0x81
 8002de0:	f7ff fc0a 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0x80, 0x01);
 8002de4:	2101      	movs	r1, #1
 8002de6:	2080      	movs	r0, #128	; 0x80
 8002de8:	f7ff fc06 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0x94, 0x6b);
 8002dec:	216b      	movs	r1, #107	; 0x6b
 8002dee:	2094      	movs	r0, #148	; 0x94
 8002df0:	f7ff fc02 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x83, 0x00);
 8002df4:	2100      	movs	r1, #0
 8002df6:	2083      	movs	r0, #131	; 0x83
 8002df8:	f7ff fbfe 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	while(vl53l0x_I2C_Read_Reg8(0x83) == 0x00){ //while change
 8002dfc:	bf00      	nop
 8002dfe:	2083      	movs	r0, #131	; 0x83
 8002e00:	f7ff fc42 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0f9      	beq.n	8002dfe <getSpadInfo+0x6a>
		// add timeout function
	}
	vl53l0x_I2C_Write_Reg8(0x83, 0x01);
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	2083      	movs	r0, #131	; 0x83
 8002e0e:	f7ff fbf3 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	tmp = vl53l0x_I2C_Read_Reg8(0x92);
 8002e12:	2092      	movs	r0, #146	; 0x92
 8002e14:	f7ff fc38 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	73fb      	strb	r3, [r7, #15]

	*count = tmp & 0x7f;
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
 8002e1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	701a      	strb	r2, [r3, #0]
	*type_is_aperture = (tmp >> 7) & 0x01;
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
 8002e2a:	09db      	lsrs	r3, r3, #7
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	701a      	strb	r2, [r3, #0]

	vl53l0x_I2C_Write_Reg8(0x81, 0x00);
 8002e32:	2100      	movs	r1, #0
 8002e34:	2081      	movs	r0, #129	; 0x81
 8002e36:	f7ff fbdf 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x06);
 8002e3a:	2106      	movs	r1, #6
 8002e3c:	20ff      	movs	r0, #255	; 0xff
 8002e3e:	f7ff fbdb 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x83, vl53l0x_I2C_Read_Reg8(0x83)  & ~0x04);
 8002e42:	2083      	movs	r0, #131	; 0x83
 8002e44:	f7ff fc20 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	f023 0304 	bic.w	r3, r3, #4
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	4619      	mov	r1, r3
 8002e52:	2083      	movs	r0, #131	; 0x83
 8002e54:	f7ff fbd0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8002e58:	2101      	movs	r1, #1
 8002e5a:	20ff      	movs	r0, #255	; 0xff
 8002e5c:	f7ff fbcc 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x00, 0x01);
 8002e60:	2101      	movs	r1, #1
 8002e62:	2000      	movs	r0, #0
 8002e64:	f7ff fbc8 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8002e68:	2100      	movs	r1, #0
 8002e6a:	20ff      	movs	r0, #255	; 0xff
 8002e6c:	f7ff fbc4 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
	vl53l0x_I2C_Write_Reg8(0x80, 0x00);
 8002e70:	2100      	movs	r1, #0
 8002e72:	2080      	movs	r0, #128	; 0x80
 8002e74:	f7ff fbc0 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

	return true;
 8002e78:	2301      	movs	r3, #1
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
	...

08002e84 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08c      	sub	sp, #48	; 0x30
 8002e88:	af00      	add	r7, sp, #0
	SequenceStepEnables enables;
	SequenceStepTimeouts timeouts;

	uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8002e8a:	f240 7376 	movw	r3, #1910	; 0x776
 8002e8e:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t const EndOverhead        = 960;
 8002e90:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002e94:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t const MsrcOverhead       = 660;
 8002e96:	f44f 7325 	mov.w	r3, #660	; 0x294
 8002e9a:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t const TccOverhead        = 590;
 8002e9c:	f240 234e 	movw	r3, #590	; 0x24e
 8002ea0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t const DssOverhead        = 690;
 8002ea2:	f240 23b2 	movw	r3, #690	; 0x2b2
 8002ea6:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t const PreRangeOverhead   = 660;
 8002ea8:	f44f 7325 	mov.w	r3, #660	; 0x294
 8002eac:	843b      	strh	r3, [r7, #32]
	uint16_t const FinalRangeOverhead = 550;
 8002eae:	f240 2326 	movw	r3, #550	; 0x226
 8002eb2:	83fb      	strh	r3, [r7, #30]

	// "Start and end overhead times always present"
	uint32_t budget_us = StartOverhead + EndOverhead;
 8002eb4:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8002eb6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002eb8:	4413      	add	r3, r2
 8002eba:	62fb      	str	r3, [r7, #44]	; 0x2c

	getSequenceStepEnables(&enables);
 8002ebc:	f107 0318 	add.w	r3, r7, #24
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 f841 	bl	8002f48 <getSequenceStepEnables>
	getSequenceStepTimeouts(&enables, &timeouts);
 8002ec6:	463a      	mov	r2, r7
 8002ec8:	f107 0318 	add.w	r3, r7, #24
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 f86c 	bl	8002fac <getSequenceStepTimeouts>

	if (enables.tcc)
 8002ed4:	7e3b      	ldrb	r3, [r7, #24]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <getMeasurementTimingBudget+0x62>
	{
	budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ede:	4413      	add	r3, r2
 8002ee0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ee2:	4413      	add	r3, r2
 8002ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	if (enables.dss)
 8002ee6:	7ebb      	ldrb	r3, [r7, #26]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d007      	beq.n	8002efc <getMeasurementTimingBudget+0x78>
	{
	budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ef0:	4413      	add	r3, r2
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ef6:	4413      	add	r3, r2
 8002ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002efa:	e008      	b.n	8002f0e <getMeasurementTimingBudget+0x8a>
	}
	else if (enables.msrc)
 8002efc:	7e7b      	ldrb	r3, [r7, #25]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d005      	beq.n	8002f0e <getMeasurementTimingBudget+0x8a>
	{
	budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f06:	4413      	add	r3, r2
 8002f08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f0a:	4413      	add	r3, r2
 8002f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	if (enables.pre_range)
 8002f0e:	7efb      	ldrb	r3, [r7, #27]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d005      	beq.n	8002f20 <getMeasurementTimingBudget+0x9c>
	{
	budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	8c3b      	ldrh	r3, [r7, #32]
 8002f18:	4413      	add	r3, r2
 8002f1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f1c:	4413      	add	r3, r2
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	if (enables.final_range)
 8002f20:	7f3b      	ldrb	r3, [r7, #28]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d005      	beq.n	8002f32 <getMeasurementTimingBudget+0xae>
	{
	budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	8bfb      	ldrh	r3, [r7, #30]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f2e:	4413      	add	r3, r2
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	g_measTimBudUs = budget_us; // store for internal reuse
 8002f32:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <getMeasurementTimingBudget+0xc0>)
 8002f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f36:	6013      	str	r3, [r2, #0]
	return budget_us;
 8002f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3730      	adds	r7, #48	; 0x30
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	20000664 	.word	0x20000664

08002f48 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = vl53l0x_I2C_Read_Reg8(SYSTEM_SEQUENCE_CONFIG);
 8002f50:	2001      	movs	r0, #1
 8002f52:	f7ff fb99 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002f56:	4603      	mov	r3, r0
 8002f58:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	091b      	lsrs	r3, r3, #4
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8002f6a:	7bfb      	ldrb	r3, [r7, #15]
 8002f6c:	08db      	lsrs	r3, r3, #3
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	089b      	lsrs	r3, r3, #2
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	099b      	lsrs	r3, r3, #6
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8002f9a:	7bfb      	ldrb	r3, [r7, #15]
 8002f9c:	09db      	lsrs	r3, r3, #7
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	711a      	strb	r2, [r3, #4]
}
 8002fa4:	bf00      	nop
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	f000 f85e 	bl	8003078 <getVcselPulsePeriod>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = vl53l0x_I2C_Read_Reg8(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8002fc4:	2046      	movs	r0, #70	; 0x46
 8002fc6:	f7ff fb5f 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	3301      	adds	r3, #1
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	f000 f86a 	bl	80030bc <timeoutMclksToMicroseconds>
 8002fe8:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(vl53l0x_I2C_Read_Reg16(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8002fee:	2051      	movs	r0, #81	; 0x51
 8002ff0:	f7ff fb68 	bl	80026c4 <vl53l0x_I2C_Read_Reg16>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 f888 	bl	800310c <decodeTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800300c:	b2db      	uxtb	r3, r3
 800300e:	4619      	mov	r1, r3
 8003010:	4610      	mov	r0, r2
 8003012:	f000 f853 	bl	80030bc <timeoutMclksToMicroseconds>
 8003016:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 800301c:	2001      	movs	r0, #1
 800301e:	f000 f82b 	bl	8003078 <getVcselPulsePeriod>
 8003022:	4603      	mov	r3, r0
 8003024:	b29a      	uxth	r2, r3
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(vl53l0x_I2C_Read_Reg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800302a:	2071      	movs	r0, #113	; 0x71
 800302c:	f7ff fb4a 	bl	80026c4 <vl53l0x_I2C_Read_Reg16>
 8003030:	4603      	mov	r3, r0
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f86a 	bl	800310c <decodeTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	78db      	ldrb	r3, [r3, #3]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d007      	beq.n	8003058 <getSequenceStepTimeouts+0xac>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	891a      	ldrh	r2, [r3, #8]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	88db      	ldrh	r3, [r3, #6]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	b29a      	uxth	r2, r3
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003060:	b2db      	uxtb	r3, r3
 8003062:	4619      	mov	r1, r3
 8003064:	4610      	mov	r0, r2
 8003066:	f000 f829 	bl	80030bc <timeoutMclksToMicroseconds>
 800306a:	4602      	mov	r2, r0
  timeouts->final_range_us =
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	615a      	str	r2, [r3, #20]
}
 8003070:	bf00      	nop
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d108      	bne.n	800309a <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(vl53l0x_I2C_Read_Reg8(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8003088:	2050      	movs	r0, #80	; 0x50
 800308a:	f7ff fafd 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 800308e:	4603      	mov	r3, r0
 8003090:	3301      	adds	r3, #1
 8003092:	b2db      	uxtb	r3, r3
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	b2db      	uxtb	r3, r3
 8003098:	e00c      	b.n	80030b4 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d108      	bne.n	80030b2 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(vl53l0x_I2C_Read_Reg8(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 80030a0:	2070      	movs	r0, #112	; 0x70
 80030a2:	f7ff faf1 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 80030a6:	4603      	mov	r3, r0
 80030a8:	3301      	adds	r3, #1
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	e000      	b.n	80030b4 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 80030b2:	23ff      	movs	r3, #255	; 0xff
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	460a      	mov	r2, r1
 80030c6:	80fb      	strh	r3, [r7, #6]
 80030c8:	4613      	mov	r3, r2
 80030ca:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80030cc:	797b      	ldrb	r3, [r7, #5]
 80030ce:	4a0d      	ldr	r2, [pc, #52]	; (8003104 <timeoutMclksToMicroseconds+0x48>)
 80030d0:	fb02 f303 	mul.w	r3, r2, r3
 80030d4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80030d8:	4a0b      	ldr	r2, [pc, #44]	; (8003108 <timeoutMclksToMicroseconds+0x4c>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	099b      	lsrs	r3, r3, #6
 80030e0:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	fb02 f203 	mul.w	r2, r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	085b      	lsrs	r3, r3, #1
 80030ee:	4413      	add	r3, r2
 80030f0:	4a05      	ldr	r2, [pc, #20]	; (8003108 <timeoutMclksToMicroseconds+0x4c>)
 80030f2:	fba2 2303 	umull	r2, r3, r2, r3
 80030f6:	099b      	lsrs	r3, r3, #6
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	003a2f00 	.word	0x003a2f00
 8003108:	10624dd3 	.word	0x10624dd3

0800310c <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8003116:	88fb      	ldrh	r3, [r7, #6]
 8003118:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800311a:	88fa      	ldrh	r2, [r7, #6]
 800311c:	0a12      	lsrs	r2, r2, #8
 800311e:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8003120:	4093      	lsls	r3, r2
 8003122:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003124:	3301      	adds	r3, #1
 8003126:	b29b      	uxth	r3, r3
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	460b      	mov	r3, r1
 800313e:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003140:	78fb      	ldrb	r3, [r7, #3]
 8003142:	4a0d      	ldr	r2, [pc, #52]	; (8003178 <timeoutMicrosecondsToMclks+0x44>)
 8003144:	fb02 f303 	mul.w	r3, r2, r3
 8003148:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800314c:	4a0b      	ldr	r2, [pc, #44]	; (800317c <timeoutMicrosecondsToMclks+0x48>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	099b      	lsrs	r3, r3, #6
 8003154:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800315c:	fb02 f203 	mul.w	r2, r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	085b      	lsrs	r3, r3, #1
 8003164:	441a      	add	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800316c:	4618      	mov	r0, r3
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	003a2f00 	.word	0x003a2f00
 800317c:	10624dd3 	.word	0x10624dd3

08003180 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d018      	beq.n	80031ca <encodeTimeout+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 8003198:	88fb      	ldrh	r3, [r7, #6]
 800319a:	3b01      	subs	r3, #1
 800319c:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 800319e:	e005      	b.n	80031ac <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	085b      	lsrs	r3, r3, #1
 80031a4:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80031a6:	897b      	ldrh	r3, [r7, #10]
 80031a8:	3301      	adds	r3, #1
 80031aa:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f4      	bne.n	80031a0 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80031b6:	897b      	ldrh	r3, [r7, #10]
 80031b8:	021b      	lsls	r3, r3, #8
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	b29b      	uxth	r3, r3
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	4313      	orrs	r3, r2
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	e000      	b.n	80031cc <encodeTimeout+0x4c>
  }
  else { return 0; }
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <performSingleRefCalibration>:

// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	4603      	mov	r3, r0
 80031e0:	71fb      	strb	r3, [r7, #7]
  vl53l0x_I2C_Write_Reg8(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f043 0301 	orr.w	r3, r3, #1
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	4619      	mov	r1, r3
 80031ec:	2000      	movs	r0, #0
 80031ee:	f7ff fa03 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

  startTimeout();
 80031f2:	f7ff f9e9 	bl	80025c8 <startTimeout>
  while ((vl53l0x_I2C_Read_Reg8(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80031f6:	e00e      	b.n	8003216 <performSingleRefCalibration+0x3e>
  {
	   if (checkTimeoutExpired())
 80031f8:	4b11      	ldr	r3, [pc, #68]	; (8003240 <performSingleRefCalibration+0x68>)
 80031fa:	881b      	ldrh	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00a      	beq.n	8003216 <performSingleRefCalibration+0x3e>
 8003200:	f7ff f9e9 	bl	80025d6 <getTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	4a0e      	ldr	r2, [pc, #56]	; (8003240 <performSingleRefCalibration+0x68>)
 8003208:	8812      	ldrh	r2, [r2, #0]
 800320a:	4293      	cmp	r3, r2
 800320c:	d903      	bls.n	8003216 <performSingleRefCalibration+0x3e>
	   {
	    //  g_isTimeout = true;
		   stopTimeout();
 800320e:	f7ff f9ea 	bl	80025e6 <stopTimeout>
	       return false;
 8003212:	2300      	movs	r3, #0
 8003214:	e010      	b.n	8003238 <performSingleRefCalibration+0x60>
  while ((vl53l0x_I2C_Read_Reg8(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003216:	2013      	movs	r0, #19
 8003218:	f7ff fa36 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 800321c:	4603      	mov	r3, r0
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0e8      	beq.n	80031f8 <performSingleRefCalibration+0x20>
	    }
  }

  vl53l0x_I2C_Write_Reg8(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8003226:	2101      	movs	r1, #1
 8003228:	200b      	movs	r0, #11
 800322a:	f7ff f9e5 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

  vl53l0x_I2C_Write_Reg8(SYSRANGE_START, 0x00);
 800322e:	2100      	movs	r1, #0
 8003230:	2000      	movs	r0, #0
 8003232:	f7ff f9e1 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>

  return true;
 8003236:	2301      	movs	r3, #1
}
 8003238:	4618      	mov	r0, r3
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	2000003c 	.word	0x2000003c

08003244 <vl53l0x_ReadRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t vl53l0x_ReadRangeContinuousMillimeters( statInfo_t *extraStats ) {
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  //todo: func ->startTimeout();
  startTimeout();
 800324c:	f7ff f9bc 	bl	80025c8 <startTimeout>
  while ((vl53l0x_I2C_Read_Reg8(RESULT_INTERRUPT_STATUS) & 0x07) == 0) { // wait for mesure complet
 8003250:	e00f      	b.n	8003272 <vl53l0x_ReadRangeContinuousMillimeters+0x2e>
   if (checkTimeoutExpired())
 8003252:	4b2f      	ldr	r3, [pc, #188]	; (8003310 <vl53l0x_ReadRangeContinuousMillimeters+0xcc>)
 8003254:	881b      	ldrh	r3, [r3, #0]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00b      	beq.n	8003272 <vl53l0x_ReadRangeContinuousMillimeters+0x2e>
 800325a:	f7ff f9bc 	bl	80025d6 <getTimeout>
 800325e:	4603      	mov	r3, r0
 8003260:	4a2b      	ldr	r2, [pc, #172]	; (8003310 <vl53l0x_ReadRangeContinuousMillimeters+0xcc>)
 8003262:	8812      	ldrh	r2, [r2, #0]
 8003264:	4293      	cmp	r3, r2
 8003266:	d904      	bls.n	8003272 <vl53l0x_ReadRangeContinuousMillimeters+0x2e>
   {
    //  g_isTimeout = true;
	   stopTimeout();
 8003268:	f7ff f9bd 	bl	80025e6 <stopTimeout>
       return 65535;
 800326c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003270:	e04a      	b.n	8003308 <vl53l0x_ReadRangeContinuousMillimeters+0xc4>
  while ((vl53l0x_I2C_Read_Reg8(RESULT_INTERRUPT_STATUS) & 0x07) == 0) { // wait for mesure complet
 8003272:	2013      	movs	r0, #19
 8003274:	f7ff fa08 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 8003278:	4603      	mov	r3, r0
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0e7      	beq.n	8003252 <vl53l0x_ReadRangeContinuousMillimeters+0xe>
    }
  }
  if( extraStats == 0 ){
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d105      	bne.n	8003294 <vl53l0x_ReadRangeContinuousMillimeters+0x50>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = vl53l0x_I2C_Read_Reg16(RESULT_RANGE_STATUS + 10);
 8003288:	201e      	movs	r0, #30
 800328a:	f7ff fa1b 	bl	80026c4 <vl53l0x_I2C_Read_Reg16>
 800328e:	4603      	mov	r3, r0
 8003290:	82fb      	strh	r3, [r7, #22]
 8003292:	e034      	b.n	80032fe <vl53l0x_ReadRangeContinuousMillimeters+0xba>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
	vl53l0x_I2C_Read_MultiReg(0x14, tempBuffer, 12);
 8003294:	f107 0308 	add.w	r3, r7, #8
 8003298:	220c      	movs	r2, #12
 800329a:	4619      	mov	r1, r3
 800329c:	2014      	movs	r0, #20
 800329e:	f7ff fa41 	bl	8002724 <vl53l0x_I2C_Read_MultiReg>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80032a2:	7a3b      	ldrb	r3, [r7, #8]
 80032a4:	08db      	lsrs	r3, r3, #3
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80032ac:	7abb      	ldrb	r3, [r7, #10]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b21a      	sxth	r2, r3
 80032b2:	7afb      	ldrb	r3, [r7, #11]
 80032b4:	b21b      	sxth	r3, r3
 80032b6:	4313      	orrs	r3, r2
 80032b8:	b21b      	sxth	r3, r3
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80032c0:	7bbb      	ldrb	r3, [r7, #14]
 80032c2:	021b      	lsls	r3, r3, #8
 80032c4:	b21a      	sxth	r2, r3
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	b21b      	sxth	r3, r3
 80032ca:	4313      	orrs	r3, r2
 80032cc:	b21b      	sxth	r3, r3
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
 80032d4:	7c3b      	ldrb	r3, [r7, #16]
 80032d6:	021b      	lsls	r3, r3, #8
 80032d8:	b21a      	sxth	r2, r3
 80032da:	7c7b      	ldrb	r3, [r7, #17]
 80032dc:	b21b      	sxth	r3, r3
 80032de:	4313      	orrs	r3, r2
 80032e0:	b21b      	sxth	r3, r3
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 80032e8:	7cbb      	ldrb	r3, [r7, #18]
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	b21a      	sxth	r2, r3
 80032ee:	7cfb      	ldrb	r3, [r7, #19]
 80032f0:	b21b      	sxth	r3, r3
 80032f2:	4313      	orrs	r3, r2
 80032f4:	b21b      	sxth	r3, r3
 80032f6:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	8afa      	ldrh	r2, [r7, #22]
 80032fc:	801a      	strh	r2, [r3, #0]
  }
  vl53l0x_I2C_Write_Reg8(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80032fe:	2101      	movs	r1, #1
 8003300:	200b      	movs	r0, #11
 8003302:	f7ff f979 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  return temp;
 8003306:	8afb      	ldrh	r3, [r7, #22]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3718      	adds	r7, #24
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	2000003c 	.word	0x2000003c

08003314 <vl53l0x_ReadRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t vl53l0x_ReadRangeSingleMillimeters( statInfo_t *extraStats ) {
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  vl53l0x_I2C_Write_Reg8(0x80, 0x01);
 800331c:	2101      	movs	r1, #1
 800331e:	2080      	movs	r0, #128	; 0x80
 8003320:	f7ff f96a 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(0xFF, 0x01);
 8003324:	2101      	movs	r1, #1
 8003326:	20ff      	movs	r0, #255	; 0xff
 8003328:	f7ff f966 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(0x00, 0x00);
 800332c:	2100      	movs	r1, #0
 800332e:	2000      	movs	r0, #0
 8003330:	f7ff f962 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(0x91, init_stop_var);
 8003334:	4b1c      	ldr	r3, [pc, #112]	; (80033a8 <vl53l0x_ReadRangeSingleMillimeters+0x94>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	4619      	mov	r1, r3
 800333a:	2091      	movs	r0, #145	; 0x91
 800333c:	f7ff f95c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(0x00, 0x01);
 8003340:	2101      	movs	r1, #1
 8003342:	2000      	movs	r0, #0
 8003344:	f7ff f958 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(0xFF, 0x00);
 8003348:	2100      	movs	r1, #0
 800334a:	20ff      	movs	r0, #255	; 0xff
 800334c:	f7ff f954 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(0x80, 0x00);
 8003350:	2100      	movs	r1, #0
 8003352:	2080      	movs	r0, #128	; 0x80
 8003354:	f7ff f950 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  vl53l0x_I2C_Write_Reg8(SYSRANGE_START, 0x01);
 8003358:	2101      	movs	r1, #1
 800335a:	2000      	movs	r0, #0
 800335c:	f7ff f94c 	bl	80025f8 <vl53l0x_I2C_Write_Reg8>
  // "Wait until start bit has been cleared"
  startTimeout();
 8003360:	f7ff f932 	bl	80025c8 <startTimeout>
  while (vl53l0x_I2C_Read_Reg8(SYSRANGE_START) & 0x01){
 8003364:	e00f      	b.n	8003386 <vl53l0x_ReadRangeSingleMillimeters+0x72>
    if (checkTimeoutExpired())
 8003366:	4b11      	ldr	r3, [pc, #68]	; (80033ac <vl53l0x_ReadRangeSingleMillimeters+0x98>)
 8003368:	881b      	ldrh	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00b      	beq.n	8003386 <vl53l0x_ReadRangeSingleMillimeters+0x72>
 800336e:	f7ff f932 	bl	80025d6 <getTimeout>
 8003372:	4603      	mov	r3, r0
 8003374:	4a0d      	ldr	r2, [pc, #52]	; (80033ac <vl53l0x_ReadRangeSingleMillimeters+0x98>)
 8003376:	8812      	ldrh	r2, [r2, #0]
 8003378:	4293      	cmp	r3, r2
 800337a:	d904      	bls.n	8003386 <vl53l0x_ReadRangeSingleMillimeters+0x72>
    {
    	//g_isTimeout = true;
    	stopTimeout();
 800337c:	f7ff f933 	bl	80025e6 <stopTimeout>
    	return 65535;
 8003380:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003384:	e00b      	b.n	800339e <vl53l0x_ReadRangeSingleMillimeters+0x8a>
  while (vl53l0x_I2C_Read_Reg8(SYSRANGE_START) & 0x01){
 8003386:	2000      	movs	r0, #0
 8003388:	f7ff f97e 	bl	8002688 <vl53l0x_I2C_Read_Reg8>
 800338c:	4603      	mov	r3, r0
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1e7      	bne.n	8003366 <vl53l0x_ReadRangeSingleMillimeters+0x52>
    }
  }
  return vl53l0x_ReadRangeContinuousMillimeters( extraStats );
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7ff ff54 	bl	8003244 <vl53l0x_ReadRangeContinuousMillimeters>
 800339c:	4603      	mov	r3, r0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000660 	.word	0x20000660
 80033ac:	2000003c 	.word	0x2000003c

080033b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80033b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033b4:	480d      	ldr	r0, [pc, #52]	; (80033ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80033b6:	490e      	ldr	r1, [pc, #56]	; (80033f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80033b8:	4a0e      	ldr	r2, [pc, #56]	; (80033f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80033ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033bc:	e002      	b.n	80033c4 <LoopCopyDataInit>

080033be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033c2:	3304      	adds	r3, #4

080033c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c8:	d3f9      	bcc.n	80033be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ca:	4a0b      	ldr	r2, [pc, #44]	; (80033f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80033cc:	4c0b      	ldr	r4, [pc, #44]	; (80033fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033d0:	e001      	b.n	80033d6 <LoopFillZerobss>

080033d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033d4:	3204      	adds	r2, #4

080033d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d8:	d3fb      	bcc.n	80033d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80033da:	f7fe fe3d 	bl	8002058 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033de:	f003 fecd 	bl	800717c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033e2:	f7fe f931 	bl	8001648 <main>
  bx  lr    
 80033e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80033e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033f0:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 80033f4:	0800a38c 	.word	0x0800a38c
  ldr r2, =_sbss
 80033f8:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 80033fc:	2000067c 	.word	0x2000067c

08003400 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003400:	e7fe      	b.n	8003400 <ADC_IRQHandler>
	...

08003404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003408:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <HAL_Init+0x40>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a0d      	ldr	r2, [pc, #52]	; (8003444 <HAL_Init+0x40>)
 800340e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003412:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003414:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <HAL_Init+0x40>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a0a      	ldr	r2, [pc, #40]	; (8003444 <HAL_Init+0x40>)
 800341a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800341e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_Init+0x40>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a07      	ldr	r2, [pc, #28]	; (8003444 <HAL_Init+0x40>)
 8003426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800342a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800342c:	2003      	movs	r0, #3
 800342e:	f000 f92b 	bl	8003688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003432:	2000      	movs	r0, #0
 8003434:	f000 f808 	bl	8003448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003438:	f7fe fce8 	bl	8001e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40023c00 	.word	0x40023c00

08003448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003450:	4b12      	ldr	r3, [pc, #72]	; (800349c <HAL_InitTick+0x54>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4b12      	ldr	r3, [pc, #72]	; (80034a0 <HAL_InitTick+0x58>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	4619      	mov	r1, r3
 800345a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800345e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003462:	fbb2 f3f3 	udiv	r3, r2, r3
 8003466:	4618      	mov	r0, r3
 8003468:	f000 f943 	bl	80036f2 <HAL_SYSTICK_Config>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e00e      	b.n	8003494 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b0f      	cmp	r3, #15
 800347a:	d80a      	bhi.n	8003492 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800347c:	2200      	movs	r2, #0
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	f04f 30ff 	mov.w	r0, #4294967295
 8003484:	f000 f90b 	bl	800369e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003488:	4a06      	ldr	r2, [pc, #24]	; (80034a4 <HAL_InitTick+0x5c>)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	e000      	b.n	8003494 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20000038 	.word	0x20000038
 80034a0:	20000050 	.word	0x20000050
 80034a4:	2000004c 	.word	0x2000004c

080034a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034ac:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <HAL_IncTick+0x20>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	461a      	mov	r2, r3
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <HAL_IncTick+0x24>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4413      	add	r3, r2
 80034b8:	4a04      	ldr	r2, [pc, #16]	; (80034cc <HAL_IncTick+0x24>)
 80034ba:	6013      	str	r3, [r2, #0]
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20000050 	.word	0x20000050
 80034cc:	20000668 	.word	0x20000668

080034d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  return uwTick;
 80034d4:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <HAL_GetTick+0x14>)
 80034d6:	681b      	ldr	r3, [r3, #0]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	20000668 	.word	0x20000668

080034e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f8:	4b0c      	ldr	r3, [pc, #48]	; (800352c <__NVIC_SetPriorityGrouping+0x44>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003504:	4013      	ands	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003510:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800351a:	4a04      	ldr	r2, [pc, #16]	; (800352c <__NVIC_SetPriorityGrouping+0x44>)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	60d3      	str	r3, [r2, #12]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003534:	4b04      	ldr	r3, [pc, #16]	; (8003548 <__NVIC_GetPriorityGrouping+0x18>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	0a1b      	lsrs	r3, r3, #8
 800353a:	f003 0307 	and.w	r3, r3, #7
}
 800353e:	4618      	mov	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355a:	2b00      	cmp	r3, #0
 800355c:	db0b      	blt.n	8003576 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	f003 021f 	and.w	r2, r3, #31
 8003564:	4907      	ldr	r1, [pc, #28]	; (8003584 <__NVIC_EnableIRQ+0x38>)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2001      	movs	r0, #1
 800356e:	fa00 f202 	lsl.w	r2, r0, r2
 8003572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	e000e100 	.word	0xe000e100

08003588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	2b00      	cmp	r3, #0
 800359a:	db0a      	blt.n	80035b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	490c      	ldr	r1, [pc, #48]	; (80035d4 <__NVIC_SetPriority+0x4c>)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	0112      	lsls	r2, r2, #4
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	440b      	add	r3, r1
 80035ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035b0:	e00a      	b.n	80035c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	4908      	ldr	r1, [pc, #32]	; (80035d8 <__NVIC_SetPriority+0x50>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	3b04      	subs	r3, #4
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	440b      	add	r3, r1
 80035c6:	761a      	strb	r2, [r3, #24]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000e100 	.word	0xe000e100
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035dc:	b480      	push	{r7}
 80035de:	b089      	sub	sp, #36	; 0x24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f1c3 0307 	rsb	r3, r3, #7
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	bf28      	it	cs
 80035fa:	2304      	movcs	r3, #4
 80035fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3304      	adds	r3, #4
 8003602:	2b06      	cmp	r3, #6
 8003604:	d902      	bls.n	800360c <NVIC_EncodePriority+0x30>
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3b03      	subs	r3, #3
 800360a:	e000      	b.n	800360e <NVIC_EncodePriority+0x32>
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43da      	mvns	r2, r3
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	401a      	ands	r2, r3
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003624:	f04f 31ff 	mov.w	r1, #4294967295
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	43d9      	mvns	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	4313      	orrs	r3, r2
         );
}
 8003636:	4618      	mov	r0, r3
 8003638:	3724      	adds	r7, #36	; 0x24
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
	...

08003644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3b01      	subs	r3, #1
 8003650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003654:	d301      	bcc.n	800365a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003656:	2301      	movs	r3, #1
 8003658:	e00f      	b.n	800367a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800365a:	4a0a      	ldr	r2, [pc, #40]	; (8003684 <SysTick_Config+0x40>)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3b01      	subs	r3, #1
 8003660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003662:	210f      	movs	r1, #15
 8003664:	f04f 30ff 	mov.w	r0, #4294967295
 8003668:	f7ff ff8e 	bl	8003588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800366c:	4b05      	ldr	r3, [pc, #20]	; (8003684 <SysTick_Config+0x40>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003672:	4b04      	ldr	r3, [pc, #16]	; (8003684 <SysTick_Config+0x40>)
 8003674:	2207      	movs	r2, #7
 8003676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	e000e010 	.word	0xe000e010

08003688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff ff29 	bl	80034e8 <__NVIC_SetPriorityGrouping>
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800369e:	b580      	push	{r7, lr}
 80036a0:	b086      	sub	sp, #24
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	4603      	mov	r3, r0
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036b0:	f7ff ff3e 	bl	8003530 <__NVIC_GetPriorityGrouping>
 80036b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68b9      	ldr	r1, [r7, #8]
 80036ba:	6978      	ldr	r0, [r7, #20]
 80036bc:	f7ff ff8e 	bl	80035dc <NVIC_EncodePriority>
 80036c0:	4602      	mov	r2, r0
 80036c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c6:	4611      	mov	r1, r2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7ff ff5d 	bl	8003588 <__NVIC_SetPriority>
}
 80036ce:	bf00      	nop
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b082      	sub	sp, #8
 80036da:	af00      	add	r7, sp, #0
 80036dc:	4603      	mov	r3, r0
 80036de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff ff31 	bl	800354c <__NVIC_EnableIRQ>
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ffa2 	bl	8003644 <SysTick_Config>
 8003700:	4603      	mov	r3, r0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800370c:	b480      	push	{r7}
 800370e:	b089      	sub	sp, #36	; 0x24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800371a:	2300      	movs	r3, #0
 800371c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	e159      	b.n	80039dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003728:	2201      	movs	r2, #1
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	4013      	ands	r3, r2
 800373a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	429a      	cmp	r2, r3
 8003742:	f040 8148 	bne.w	80039d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	2b01      	cmp	r3, #1
 8003750:	d005      	beq.n	800375e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800375a:	2b02      	cmp	r3, #2
 800375c:	d130      	bne.n	80037c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	2203      	movs	r2, #3
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4013      	ands	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003794:	2201      	movs	r2, #1
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	091b      	lsrs	r3, r3, #4
 80037aa:	f003 0201 	and.w	r2, r3, #1
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d017      	beq.n	80037fc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	2203      	movs	r2, #3
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d123      	bne.n	8003850 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	08da      	lsrs	r2, r3, #3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3208      	adds	r2, #8
 8003810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003814:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	220f      	movs	r2, #15
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4313      	orrs	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	08da      	lsrs	r2, r3, #3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3208      	adds	r2, #8
 800384a:	69b9      	ldr	r1, [r7, #24]
 800384c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2203      	movs	r2, #3
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0203 	and.w	r2, r3, #3
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	4313      	orrs	r3, r2
 800387c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80a2 	beq.w	80039d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	4b57      	ldr	r3, [pc, #348]	; (80039f4 <HAL_GPIO_Init+0x2e8>)
 8003898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389a:	4a56      	ldr	r2, [pc, #344]	; (80039f4 <HAL_GPIO_Init+0x2e8>)
 800389c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a0:	6453      	str	r3, [r2, #68]	; 0x44
 80038a2:	4b54      	ldr	r3, [pc, #336]	; (80039f4 <HAL_GPIO_Init+0x2e8>)
 80038a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038ae:	4a52      	ldr	r2, [pc, #328]	; (80039f8 <HAL_GPIO_Init+0x2ec>)
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	089b      	lsrs	r3, r3, #2
 80038b4:	3302      	adds	r3, #2
 80038b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	220f      	movs	r2, #15
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	4013      	ands	r3, r2
 80038d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a49      	ldr	r2, [pc, #292]	; (80039fc <HAL_GPIO_Init+0x2f0>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_Init+0x202>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a48      	ldr	r2, [pc, #288]	; (8003a00 <HAL_GPIO_Init+0x2f4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_Init+0x1fe>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a47      	ldr	r2, [pc, #284]	; (8003a04 <HAL_GPIO_Init+0x2f8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_Init+0x1fa>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a46      	ldr	r2, [pc, #280]	; (8003a08 <HAL_GPIO_Init+0x2fc>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_Init+0x1f6>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a45      	ldr	r2, [pc, #276]	; (8003a0c <HAL_GPIO_Init+0x300>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_Init+0x1f2>
 80038fa:	2304      	movs	r3, #4
 80038fc:	e008      	b.n	8003910 <HAL_GPIO_Init+0x204>
 80038fe:	2307      	movs	r3, #7
 8003900:	e006      	b.n	8003910 <HAL_GPIO_Init+0x204>
 8003902:	2303      	movs	r3, #3
 8003904:	e004      	b.n	8003910 <HAL_GPIO_Init+0x204>
 8003906:	2302      	movs	r3, #2
 8003908:	e002      	b.n	8003910 <HAL_GPIO_Init+0x204>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <HAL_GPIO_Init+0x204>
 800390e:	2300      	movs	r3, #0
 8003910:	69fa      	ldr	r2, [r7, #28]
 8003912:	f002 0203 	and.w	r2, r2, #3
 8003916:	0092      	lsls	r2, r2, #2
 8003918:	4093      	lsls	r3, r2
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4313      	orrs	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003920:	4935      	ldr	r1, [pc, #212]	; (80039f8 <HAL_GPIO_Init+0x2ec>)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	089b      	lsrs	r3, r3, #2
 8003926:	3302      	adds	r3, #2
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800392e:	4b38      	ldr	r3, [pc, #224]	; (8003a10 <HAL_GPIO_Init+0x304>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4313      	orrs	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003952:	4a2f      	ldr	r2, [pc, #188]	; (8003a10 <HAL_GPIO_Init+0x304>)
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <HAL_GPIO_Init+0x304>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800397c:	4a24      	ldr	r2, [pc, #144]	; (8003a10 <HAL_GPIO_Init+0x304>)
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003982:	4b23      	ldr	r3, [pc, #140]	; (8003a10 <HAL_GPIO_Init+0x304>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	43db      	mvns	r3, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4013      	ands	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039a6:	4a1a      	ldr	r2, [pc, #104]	; (8003a10 <HAL_GPIO_Init+0x304>)
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039ac:	4b18      	ldr	r3, [pc, #96]	; (8003a10 <HAL_GPIO_Init+0x304>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039d0:	4a0f      	ldr	r2, [pc, #60]	; (8003a10 <HAL_GPIO_Init+0x304>)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	3301      	adds	r3, #1
 80039da:	61fb      	str	r3, [r7, #28]
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b0f      	cmp	r3, #15
 80039e0:	f67f aea2 	bls.w	8003728 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop
 80039e8:	3724      	adds	r7, #36	; 0x24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	40023800 	.word	0x40023800
 80039f8:	40013800 	.word	0x40013800
 80039fc:	40020000 	.word	0x40020000
 8003a00:	40020400 	.word	0x40020400
 8003a04:	40020800 	.word	0x40020800
 8003a08:	40020c00 	.word	0x40020c00
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40013c00 	.word	0x40013c00

08003a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	807b      	strh	r3, [r7, #2]
 8003a20:	4613      	mov	r3, r2
 8003a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a24:	787b      	ldrb	r3, [r7, #1]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a2a:	887a      	ldrh	r2, [r7, #2]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a30:	e003      	b.n	8003a3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a32:	887b      	ldrh	r3, [r7, #2]
 8003a34:	041a      	lsls	r2, r3, #16
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	619a      	str	r2, [r3, #24]
}
 8003a3a:	bf00      	nop
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
	...

08003a48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e171      	b.n	8003d3e <HAL_I2C_Init+0x2f6>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d12c      	bne.n	8003ac0 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a77      	ldr	r2, [pc, #476]	; (8003c50 <HAL_I2C_Init+0x208>)
 8003a72:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a77      	ldr	r2, [pc, #476]	; (8003c54 <HAL_I2C_Init+0x20c>)
 8003a78:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a76      	ldr	r2, [pc, #472]	; (8003c58 <HAL_I2C_Init+0x210>)
 8003a7e:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a76      	ldr	r2, [pc, #472]	; (8003c5c <HAL_I2C_Init+0x214>)
 8003a84:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a75      	ldr	r2, [pc, #468]	; (8003c60 <HAL_I2C_Init+0x218>)
 8003a8a:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a75      	ldr	r2, [pc, #468]	; (8003c64 <HAL_I2C_Init+0x21c>)
 8003a90:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a74      	ldr	r2, [pc, #464]	; (8003c68 <HAL_I2C_Init+0x220>)
 8003a96:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a74      	ldr	r2, [pc, #464]	; (8003c6c <HAL_I2C_Init+0x224>)
 8003a9c:	671a      	str	r2, [r3, #112]	; 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a73      	ldr	r2, [pc, #460]	; (8003c70 <HAL_I2C_Init+0x228>)
 8003aa2:	675a      	str	r2, [r3, #116]	; 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a73      	ldr	r2, [pc, #460]	; (8003c74 <HAL_I2C_Init+0x22c>)
 8003aa8:	679a      	str	r2, [r3, #120]	; 0x78

    if (hi2c->MspInitCallback == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d102      	bne.n	8003ab8 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a70      	ldr	r2, [pc, #448]	; (8003c78 <HAL_I2C_Init+0x230>)
 8003ab6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2224      	movs	r2, #36	; 0x24
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0201 	bic.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ae6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003af6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003af8:	f001 fc2a 	bl	8005350 <HAL_RCC_GetPCLK1Freq>
 8003afc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	4a5e      	ldr	r2, [pc, #376]	; (8003c7c <HAL_I2C_Init+0x234>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d807      	bhi.n	8003b18 <HAL_I2C_Init+0xd0>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4a5d      	ldr	r2, [pc, #372]	; (8003c80 <HAL_I2C_Init+0x238>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	bf94      	ite	ls
 8003b10:	2301      	movls	r3, #1
 8003b12:	2300      	movhi	r3, #0
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	e006      	b.n	8003b26 <HAL_I2C_Init+0xde>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4a5a      	ldr	r2, [pc, #360]	; (8003c84 <HAL_I2C_Init+0x23c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	bf94      	ite	ls
 8003b20:	2301      	movls	r3, #1
 8003b22:	2300      	movhi	r3, #0
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <HAL_I2C_Init+0xe6>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e107      	b.n	8003d3e <HAL_I2C_Init+0x2f6>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4a55      	ldr	r2, [pc, #340]	; (8003c88 <HAL_I2C_Init+0x240>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	0c9b      	lsrs	r3, r3, #18
 8003b38:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	4a47      	ldr	r2, [pc, #284]	; (8003c7c <HAL_I2C_Init+0x234>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d802      	bhi.n	8003b68 <HAL_I2C_Init+0x120>
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	3301      	adds	r3, #1
 8003b66:	e009      	b.n	8003b7c <HAL_I2C_Init+0x134>
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b6e:	fb02 f303 	mul.w	r3, r2, r3
 8003b72:	4a46      	ldr	r2, [pc, #280]	; (8003c8c <HAL_I2C_Init+0x244>)
 8003b74:	fba2 2303 	umull	r2, r3, r2, r3
 8003b78:	099b      	lsrs	r3, r3, #6
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6812      	ldr	r2, [r2, #0]
 8003b80:	430b      	orrs	r3, r1
 8003b82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b8e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	4939      	ldr	r1, [pc, #228]	; (8003c7c <HAL_I2C_Init+0x234>)
 8003b98:	428b      	cmp	r3, r1
 8003b9a:	d819      	bhi.n	8003bd0 <HAL_I2C_Init+0x188>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1e59      	subs	r1, r3, #1
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003baa:	1c59      	adds	r1, r3, #1
 8003bac:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003bb0:	400b      	ands	r3, r1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00a      	beq.n	8003bcc <HAL_I2C_Init+0x184>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1e59      	subs	r1, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bca:	e071      	b.n	8003cb0 <HAL_I2C_Init+0x268>
 8003bcc:	2304      	movs	r3, #4
 8003bce:	e06f      	b.n	8003cb0 <HAL_I2C_Init+0x268>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d111      	bne.n	8003bfc <HAL_I2C_Init+0x1b4>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	1e58      	subs	r0, r3, #1
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6859      	ldr	r1, [r3, #4]
 8003be0:	460b      	mov	r3, r1
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	440b      	add	r3, r1
 8003be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bea:	3301      	adds	r3, #1
 8003bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2301      	moveq	r3, #1
 8003bf6:	2300      	movne	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	e012      	b.n	8003c22 <HAL_I2C_Init+0x1da>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	1e58      	subs	r0, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	0099      	lsls	r1, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c12:	3301      	adds	r3, #1
 8003c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_I2C_Init+0x1e2>
 8003c26:	2301      	movs	r3, #1
 8003c28:	e042      	b.n	8003cb0 <HAL_I2C_Init+0x268>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d12e      	bne.n	8003c90 <HAL_I2C_Init+0x248>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1e58      	subs	r0, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6859      	ldr	r1, [r3, #4]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	005b      	lsls	r3, r3, #1
 8003c3e:	440b      	add	r3, r1
 8003c40:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c44:	3301      	adds	r3, #1
 8003c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c4e:	e02f      	b.n	8003cb0 <HAL_I2C_Init+0x268>
 8003c50:	08004389 	.word	0x08004389
 8003c54:	0800439d 	.word	0x0800439d
 8003c58:	080043b1 	.word	0x080043b1
 8003c5c:	080043c5 	.word	0x080043c5
 8003c60:	080043f5 	.word	0x080043f5
 8003c64:	08004409 	.word	0x08004409
 8003c68:	0800441d 	.word	0x0800441d
 8003c6c:	08004431 	.word	0x08004431
 8003c70:	08004445 	.word	0x08004445
 8003c74:	080043d9 	.word	0x080043d9
 8003c78:	0800156d 	.word	0x0800156d
 8003c7c:	000186a0 	.word	0x000186a0
 8003c80:	001e847f 	.word	0x001e847f
 8003c84:	003d08ff 	.word	0x003d08ff
 8003c88:	431bde83 	.word	0x431bde83
 8003c8c:	10624dd3 	.word	0x10624dd3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	1e58      	subs	r0, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6859      	ldr	r1, [r3, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	0099      	lsls	r1, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	6809      	ldr	r1, [r1, #0]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69da      	ldr	r2, [r3, #28]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cde:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6911      	ldr	r1, [r2, #16]
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	68d2      	ldr	r2, [r2, #12]
 8003cea:	4311      	orrs	r1, r2
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6812      	ldr	r2, [r2, #0]
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	695a      	ldr	r2, [r3, #20]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f042 0201 	orr.w	r2, r2, #1
 8003d1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop

08003d48 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b088      	sub	sp, #32
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	4608      	mov	r0, r1
 8003d52:	4611      	mov	r1, r2
 8003d54:	461a      	mov	r2, r3
 8003d56:	4603      	mov	r3, r0
 8003d58:	817b      	strh	r3, [r7, #10]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	813b      	strh	r3, [r7, #8]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d62:	f7ff fbb5 	bl	80034d0 <HAL_GetTick>
 8003d66:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b20      	cmp	r3, #32
 8003d72:	f040 80d9 	bne.w	8003f28 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	2319      	movs	r3, #25
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	496d      	ldr	r1, [pc, #436]	; (8003f34 <HAL_I2C_Mem_Write+0x1ec>)
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 fce7 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	e0cc      	b.n	8003f2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d101      	bne.n	8003d9e <HAL_I2C_Mem_Write+0x56>
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	e0c5      	b.n	8003f2a <HAL_I2C_Mem_Write+0x1e2>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d007      	beq.n	8003dc4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0201 	orr.w	r2, r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dd2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2221      	movs	r2, #33	; 0x21
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2240      	movs	r2, #64	; 0x40
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6a3a      	ldr	r2, [r7, #32]
 8003dee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003df4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4a4d      	ldr	r2, [pc, #308]	; (8003f38 <HAL_I2C_Mem_Write+0x1f0>)
 8003e04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e06:	88f8      	ldrh	r0, [r7, #6]
 8003e08:	893a      	ldrh	r2, [r7, #8]
 8003e0a:	8979      	ldrh	r1, [r7, #10]
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	9301      	str	r3, [sp, #4]
 8003e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	4603      	mov	r3, r0
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 fb1e 	bl	8004458 <I2C_RequestMemoryWrite>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d052      	beq.n	8003ec8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e081      	b.n	8003f2a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f000 fd68 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00d      	beq.n	8003e52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	2b04      	cmp	r3, #4
 8003e3c:	d107      	bne.n	8003e4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e06b      	b.n	8003f2a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	781a      	ldrb	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b04      	cmp	r3, #4
 8003e8e:	d11b      	bne.n	8003ec8 <HAL_I2C_Mem_Write+0x180>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d017      	beq.n	8003ec8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	781a      	ldrb	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1aa      	bne.n	8003e26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 fd54 	bl	8004982 <I2C_WaitOnBTFFlagUntilTimeout>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00d      	beq.n	8003efc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d107      	bne.n	8003ef8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ef6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e016      	b.n	8003f2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2220      	movs	r2, #32
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f24:	2300      	movs	r3, #0
 8003f26:	e000      	b.n	8003f2a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f28:	2302      	movs	r3, #2
  }
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	00100002 	.word	0x00100002
 8003f38:	ffff0000 	.word	0xffff0000

08003f3c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b08c      	sub	sp, #48	; 0x30
 8003f40:	af02      	add	r7, sp, #8
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	4608      	mov	r0, r1
 8003f46:	4611      	mov	r1, r2
 8003f48:	461a      	mov	r2, r3
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	817b      	strh	r3, [r7, #10]
 8003f4e:	460b      	mov	r3, r1
 8003f50:	813b      	strh	r3, [r7, #8]
 8003f52:	4613      	mov	r3, r2
 8003f54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f56:	f7ff fabb 	bl	80034d0 <HAL_GetTick>
 8003f5a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b20      	cmp	r3, #32
 8003f66:	f040 8208 	bne.w	800437a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	2319      	movs	r3, #25
 8003f70:	2201      	movs	r2, #1
 8003f72:	497b      	ldr	r1, [pc, #492]	; (8004160 <HAL_I2C_Mem_Read+0x224>)
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 fbed 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003f80:	2302      	movs	r3, #2
 8003f82:	e1fb      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d101      	bne.n	8003f92 <HAL_I2C_Mem_Read+0x56>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	e1f4      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d007      	beq.n	8003fb8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2222      	movs	r2, #34	; 0x22
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2240      	movs	r2, #64	; 0x40
 8003fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fe2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003fe8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4a5b      	ldr	r2, [pc, #364]	; (8004164 <HAL_I2C_Mem_Read+0x228>)
 8003ff8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ffa:	88f8      	ldrh	r0, [r7, #6]
 8003ffc:	893a      	ldrh	r2, [r7, #8]
 8003ffe:	8979      	ldrh	r1, [r7, #10]
 8004000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004002:	9301      	str	r3, [sp, #4]
 8004004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	4603      	mov	r3, r0
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 faba 	bl	8004584 <I2C_RequestMemoryRead>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e1b0      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401e:	2b00      	cmp	r3, #0
 8004020:	d113      	bne.n	800404a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004022:	2300      	movs	r3, #0
 8004024:	623b      	str	r3, [r7, #32]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	623b      	str	r3, [r7, #32]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	623b      	str	r3, [r7, #32]
 8004036:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	e184      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404e:	2b01      	cmp	r3, #1
 8004050:	d11b      	bne.n	800408a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004060:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004062:	2300      	movs	r3, #0
 8004064:	61fb      	str	r3, [r7, #28]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	e164      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408e:	2b02      	cmp	r3, #2
 8004090:	d11b      	bne.n	80040ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b2:	2300      	movs	r3, #0
 80040b4:	61bb      	str	r3, [r7, #24]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	61bb      	str	r3, [r7, #24]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	61bb      	str	r3, [r7, #24]
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	e144      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ca:	2300      	movs	r3, #0
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80040e0:	e138      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	f200 80f1 	bhi.w	80042ce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d123      	bne.n	800413c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f000 fc83 	bl	8004a04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e139      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	691a      	ldr	r2, [r3, #16]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004130:	b29b      	uxth	r3, r3
 8004132:	3b01      	subs	r3, #1
 8004134:	b29a      	uxth	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	855a      	strh	r2, [r3, #42]	; 0x2a
 800413a:	e10b      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004140:	2b02      	cmp	r3, #2
 8004142:	d14e      	bne.n	80041e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800414a:	2200      	movs	r2, #0
 800414c:	4906      	ldr	r1, [pc, #24]	; (8004168 <HAL_I2C_Mem_Read+0x22c>)
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 fb00 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d008      	beq.n	800416c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e10e      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
 800415e:	bf00      	nop
 8004160:	00100002 	.word	0x00100002
 8004164:	ffff0000 	.word	0xffff0000
 8004168:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800417a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691a      	ldr	r2, [r3, #16]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	1c5a      	adds	r2, r3, #1
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	691a      	ldr	r2, [r3, #16]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b8:	b2d2      	uxtb	r2, r2
 80041ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041e0:	e0b8      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e8:	2200      	movs	r2, #0
 80041ea:	4966      	ldr	r1, [pc, #408]	; (8004384 <HAL_I2C_Mem_Read+0x448>)
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 fab1 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e0bf      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800420a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	1c5a      	adds	r2, r3, #1
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004228:	3b01      	subs	r3, #1
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004234:	b29b      	uxth	r3, r3
 8004236:	3b01      	subs	r3, #1
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004244:	2200      	movs	r2, #0
 8004246:	494f      	ldr	r1, [pc, #316]	; (8004384 <HAL_I2C_Mem_Read+0x448>)
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 fa83 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e091      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004266:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	691a      	ldr	r2, [r3, #16]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	b2d2      	uxtb	r2, r2
 8004274:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004290:	b29b      	uxth	r3, r3
 8004292:	3b01      	subs	r3, #1
 8004294:	b29a      	uxth	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	691a      	ldr	r2, [r3, #16]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	b2d2      	uxtb	r2, r2
 80042a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	1c5a      	adds	r2, r3, #1
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042cc:	e042      	b.n	8004354 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 fb96 	bl	8004a04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e04c      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b04      	cmp	r3, #4
 8004320:	d118      	bne.n	8004354 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691a      	ldr	r2, [r3, #16]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004358:	2b00      	cmp	r3, #0
 800435a:	f47f aec2 	bne.w	80040e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2220      	movs	r2, #32
 8004362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004376:	2300      	movs	r3, #0
 8004378:	e000      	b.n	800437c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800437a:	2302      	movs	r3, #2
  }
}
 800437c:	4618      	mov	r0, r3
 800437e:	3728      	adds	r7, #40	; 0x28
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	00010004 	.word	0x00010004

08004388 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	460b      	mov	r3, r1
 80043e2:	70fb      	strb	r3, [r7, #3]
 80043e4:	4613      	mov	r3, r2
 80043e6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b088      	sub	sp, #32
 800445c:	af02      	add	r7, sp, #8
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	4608      	mov	r0, r1
 8004462:	4611      	mov	r1, r2
 8004464:	461a      	mov	r2, r3
 8004466:	4603      	mov	r3, r0
 8004468:	817b      	strh	r3, [r7, #10]
 800446a:	460b      	mov	r3, r1
 800446c:	813b      	strh	r3, [r7, #8]
 800446e:	4613      	mov	r3, r2
 8004470:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004480:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	2200      	movs	r2, #0
 800448a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f000 f960 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00d      	beq.n	80044b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044a8:	d103      	bne.n	80044b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e05f      	b.n	8004576 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044b6:	897b      	ldrh	r3, [r7, #10]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	461a      	mov	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c8:	6a3a      	ldr	r2, [r7, #32]
 80044ca:	492d      	ldr	r1, [pc, #180]	; (8004580 <I2C_RequestMemoryWrite+0x128>)
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 f998 	bl	8004802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e04c      	b.n	8004576 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044dc:	2300      	movs	r3, #0
 80044de:	617b      	str	r3, [r7, #20]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	617b      	str	r3, [r7, #20]
 80044f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f4:	6a39      	ldr	r1, [r7, #32]
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 fa02 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00d      	beq.n	800451e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	2b04      	cmp	r3, #4
 8004508:	d107      	bne.n	800451a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004518:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e02b      	b.n	8004576 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800451e:	88fb      	ldrh	r3, [r7, #6]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d105      	bne.n	8004530 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004524:	893b      	ldrh	r3, [r7, #8]
 8004526:	b2da      	uxtb	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	611a      	str	r2, [r3, #16]
 800452e:	e021      	b.n	8004574 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004530:	893b      	ldrh	r3, [r7, #8]
 8004532:	0a1b      	lsrs	r3, r3, #8
 8004534:	b29b      	uxth	r3, r3
 8004536:	b2da      	uxtb	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800453e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004540:	6a39      	ldr	r1, [r7, #32]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 f9dc 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00d      	beq.n	800456a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004552:	2b04      	cmp	r3, #4
 8004554:	d107      	bne.n	8004566 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004564:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e005      	b.n	8004576 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800456a:	893b      	ldrh	r3, [r7, #8]
 800456c:	b2da      	uxtb	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3718      	adds	r7, #24
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	00010002 	.word	0x00010002

08004584 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b088      	sub	sp, #32
 8004588:	af02      	add	r7, sp, #8
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	4608      	mov	r0, r1
 800458e:	4611      	mov	r1, r2
 8004590:	461a      	mov	r2, r3
 8004592:	4603      	mov	r3, r0
 8004594:	817b      	strh	r3, [r7, #10]
 8004596:	460b      	mov	r3, r1
 8004598:	813b      	strh	r3, [r7, #8]
 800459a:	4613      	mov	r3, r2
 800459c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c0:	9300      	str	r3, [sp, #0]
 80045c2:	6a3b      	ldr	r3, [r7, #32]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 f8c2 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00d      	beq.n	80045f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045e4:	d103      	bne.n	80045ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e0aa      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045f2:	897b      	ldrh	r3, [r7, #10]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	461a      	mov	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004600:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004604:	6a3a      	ldr	r2, [r7, #32]
 8004606:	4952      	ldr	r1, [pc, #328]	; (8004750 <I2C_RequestMemoryRead+0x1cc>)
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 f8fa 	bl	8004802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d001      	beq.n	8004618 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e097      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800462e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004630:	6a39      	ldr	r1, [r7, #32]
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f964 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00d      	beq.n	800465a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	2b04      	cmp	r3, #4
 8004644:	d107      	bne.n	8004656 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004654:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e076      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d105      	bne.n	800466c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004660:	893b      	ldrh	r3, [r7, #8]
 8004662:	b2da      	uxtb	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	611a      	str	r2, [r3, #16]
 800466a:	e021      	b.n	80046b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800466c:	893b      	ldrh	r3, [r7, #8]
 800466e:	0a1b      	lsrs	r3, r3, #8
 8004670:	b29b      	uxth	r3, r3
 8004672:	b2da      	uxtb	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800467a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467c:	6a39      	ldr	r1, [r7, #32]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f93e 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00d      	beq.n	80046a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	2b04      	cmp	r3, #4
 8004690:	d107      	bne.n	80046a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e050      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046a6:	893b      	ldrh	r3, [r7, #8]
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b2:	6a39      	ldr	r1, [r7, #32]
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f000 f923 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00d      	beq.n	80046dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d107      	bne.n	80046d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e035      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f000 f82b 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00d      	beq.n	8004720 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004712:	d103      	bne.n	800471c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f44f 7200 	mov.w	r2, #512	; 0x200
 800471a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e013      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004720:	897b      	ldrh	r3, [r7, #10]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	f043 0301 	orr.w	r3, r3, #1
 8004728:	b2da      	uxtb	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	6a3a      	ldr	r2, [r7, #32]
 8004734:	4906      	ldr	r1, [pc, #24]	; (8004750 <I2C_RequestMemoryRead+0x1cc>)
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 f863 	bl	8004802 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e000      	b.n	8004748 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	00010002 	.word	0x00010002

08004754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	4613      	mov	r3, r2
 8004762:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004764:	e025      	b.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476c:	d021      	beq.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800476e:	f7fe feaf 	bl	80034d0 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d302      	bcc.n	8004784 <I2C_WaitOnFlagUntilTimeout+0x30>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d116      	bne.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479e:	f043 0220 	orr.w	r2, r3, #32
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e023      	b.n	80047fa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	0c1b      	lsrs	r3, r3, #16
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d10d      	bne.n	80047d8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	43da      	mvns	r2, r3
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4013      	ands	r3, r2
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	bf0c      	ite	eq
 80047ce:	2301      	moveq	r3, #1
 80047d0:	2300      	movne	r3, #0
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	461a      	mov	r2, r3
 80047d6:	e00c      	b.n	80047f2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	43da      	mvns	r2, r3
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	4013      	ands	r3, r2
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	bf0c      	ite	eq
 80047ea:	2301      	moveq	r3, #1
 80047ec:	2300      	movne	r3, #0
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	461a      	mov	r2, r3
 80047f2:	79fb      	ldrb	r3, [r7, #7]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d0b6      	beq.n	8004766 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	60f8      	str	r0, [r7, #12]
 800480a:	60b9      	str	r1, [r7, #8]
 800480c:	607a      	str	r2, [r7, #4]
 800480e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004810:	e051      	b.n	80048b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004820:	d123      	bne.n	800486a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004830:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800483a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	f043 0204 	orr.w	r2, r3, #4
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e046      	b.n	80048f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d021      	beq.n	80048b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004872:	f7fe fe2d 	bl	80034d0 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	429a      	cmp	r2, r3
 8004880:	d302      	bcc.n	8004888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d116      	bne.n	80048b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2220      	movs	r2, #32
 8004892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	f043 0220 	orr.w	r2, r3, #32
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e020      	b.n	80048f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	0c1b      	lsrs	r3, r3, #16
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d10c      	bne.n	80048da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	43da      	mvns	r2, r3
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	4013      	ands	r3, r2
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	bf14      	ite	ne
 80048d2:	2301      	movne	r3, #1
 80048d4:	2300      	moveq	r3, #0
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	e00b      	b.n	80048f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	43da      	mvns	r2, r3
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	4013      	ands	r3, r2
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d18d      	bne.n	8004812 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800490c:	e02d      	b.n	800496a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f000 f8ce 	bl	8004ab0 <I2C_IsAcknowledgeFailed>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e02d      	b.n	800497a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004924:	d021      	beq.n	800496a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004926:	f7fe fdd3 	bl	80034d0 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	429a      	cmp	r2, r3
 8004934:	d302      	bcc.n	800493c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d116      	bne.n	800496a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	f043 0220 	orr.w	r2, r3, #32
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e007      	b.n	800497a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004974:	2b80      	cmp	r3, #128	; 0x80
 8004976:	d1ca      	bne.n	800490e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b084      	sub	sp, #16
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800498e:	e02d      	b.n	80049ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 f88d 	bl	8004ab0 <I2C_IsAcknowledgeFailed>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e02d      	b.n	80049fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a6:	d021      	beq.n	80049ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a8:	f7fe fd92 	bl	80034d0 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d302      	bcc.n	80049be <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d116      	bne.n	80049ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	f043 0220 	orr.w	r2, r3, #32
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e007      	b.n	80049fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	f003 0304 	and.w	r3, r3, #4
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d1ca      	bne.n	8004990 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a10:	e042      	b.n	8004a98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	2b10      	cmp	r3, #16
 8004a1e:	d119      	bne.n	8004a54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f06f 0210 	mvn.w	r2, #16
 8004a28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2220      	movs	r2, #32
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e029      	b.n	8004aa8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a54:	f7fe fd3c 	bl	80034d0 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d302      	bcc.n	8004a6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d116      	bne.n	8004a98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a84:	f043 0220 	orr.w	r2, r3, #32
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e007      	b.n	8004aa8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa2:	2b40      	cmp	r3, #64	; 0x40
 8004aa4:	d1b5      	bne.n	8004a12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac6:	d11b      	bne.n	8004b00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ad0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	f043 0204 	orr.w	r2, r3, #4
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e000      	b.n	8004b02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
	...

08004b10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e264      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d075      	beq.n	8004c1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b2e:	4ba3      	ldr	r3, [pc, #652]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 030c 	and.w	r3, r3, #12
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d00c      	beq.n	8004b54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b3a:	4ba0      	ldr	r3, [pc, #640]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b42:	2b08      	cmp	r3, #8
 8004b44:	d112      	bne.n	8004b6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b46:	4b9d      	ldr	r3, [pc, #628]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b52:	d10b      	bne.n	8004b6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b54:	4b99      	ldr	r3, [pc, #612]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d05b      	beq.n	8004c18 <HAL_RCC_OscConfig+0x108>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d157      	bne.n	8004c18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e23f      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b74:	d106      	bne.n	8004b84 <HAL_RCC_OscConfig+0x74>
 8004b76:	4b91      	ldr	r3, [pc, #580]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a90      	ldr	r2, [pc, #576]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e01d      	b.n	8004bc0 <HAL_RCC_OscConfig+0xb0>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b8c:	d10c      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x98>
 8004b8e:	4b8b      	ldr	r3, [pc, #556]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a8a      	ldr	r2, [pc, #552]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b98:	6013      	str	r3, [r2, #0]
 8004b9a:	4b88      	ldr	r3, [pc, #544]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a87      	ldr	r2, [pc, #540]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	e00b      	b.n	8004bc0 <HAL_RCC_OscConfig+0xb0>
 8004ba8:	4b84      	ldr	r3, [pc, #528]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a83      	ldr	r2, [pc, #524]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004bae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b81      	ldr	r3, [pc, #516]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a80      	ldr	r2, [pc, #512]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004bba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d013      	beq.n	8004bf0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc8:	f7fe fc82 	bl	80034d0 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bd0:	f7fe fc7e 	bl	80034d0 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b64      	cmp	r3, #100	; 0x64
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e204      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be2:	4b76      	ldr	r3, [pc, #472]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0xc0>
 8004bee:	e014      	b.n	8004c1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf0:	f7fe fc6e 	bl	80034d0 <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bf8:	f7fe fc6a 	bl	80034d0 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b64      	cmp	r3, #100	; 0x64
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e1f0      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c0a:	4b6c      	ldr	r3, [pc, #432]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1f0      	bne.n	8004bf8 <HAL_RCC_OscConfig+0xe8>
 8004c16:	e000      	b.n	8004c1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d063      	beq.n	8004cee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c26:	4b65      	ldr	r3, [pc, #404]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00b      	beq.n	8004c4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c32:	4b62      	ldr	r3, [pc, #392]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d11c      	bne.n	8004c78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c3e:	4b5f      	ldr	r3, [pc, #380]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d116      	bne.n	8004c78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c4a:	4b5c      	ldr	r3, [pc, #368]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <HAL_RCC_OscConfig+0x152>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d001      	beq.n	8004c62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e1c4      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c62:	4b56      	ldr	r3, [pc, #344]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	4952      	ldr	r1, [pc, #328]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c76:	e03a      	b.n	8004cee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d020      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c80:	4b4f      	ldr	r3, [pc, #316]	; (8004dc0 <HAL_RCC_OscConfig+0x2b0>)
 8004c82:	2201      	movs	r2, #1
 8004c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c86:	f7fe fc23 	bl	80034d0 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c8e:	f7fe fc1f 	bl	80034d0 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e1a5      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ca0:	4b46      	ldr	r3, [pc, #280]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cac:	4b43      	ldr	r3, [pc, #268]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	4940      	ldr	r1, [pc, #256]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	600b      	str	r3, [r1, #0]
 8004cc0:	e015      	b.n	8004cee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cc2:	4b3f      	ldr	r3, [pc, #252]	; (8004dc0 <HAL_RCC_OscConfig+0x2b0>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc8:	f7fe fc02 	bl	80034d0 <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cce:	e008      	b.n	8004ce2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cd0:	f7fe fbfe 	bl	80034d0 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e184      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ce2:	4b36      	ldr	r3, [pc, #216]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1f0      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d030      	beq.n	8004d5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d016      	beq.n	8004d30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d02:	4b30      	ldr	r3, [pc, #192]	; (8004dc4 <HAL_RCC_OscConfig+0x2b4>)
 8004d04:	2201      	movs	r2, #1
 8004d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d08:	f7fe fbe2 	bl	80034d0 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d10:	f7fe fbde 	bl	80034d0 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e164      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d22:	4b26      	ldr	r3, [pc, #152]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004d24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d0f0      	beq.n	8004d10 <HAL_RCC_OscConfig+0x200>
 8004d2e:	e015      	b.n	8004d5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d30:	4b24      	ldr	r3, [pc, #144]	; (8004dc4 <HAL_RCC_OscConfig+0x2b4>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d36:	f7fe fbcb 	bl	80034d0 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d3c:	e008      	b.n	8004d50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d3e:	f7fe fbc7 	bl	80034d0 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e14d      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d50:	4b1a      	ldr	r3, [pc, #104]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004d52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1f0      	bne.n	8004d3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0304 	and.w	r3, r3, #4
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 80a0 	beq.w	8004eaa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d6e:	4b13      	ldr	r3, [pc, #76]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10f      	bne.n	8004d9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60bb      	str	r3, [r7, #8]
 8004d7e:	4b0f      	ldr	r3, [pc, #60]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	4a0e      	ldr	r2, [pc, #56]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d88:	6413      	str	r3, [r2, #64]	; 0x40
 8004d8a:	4b0c      	ldr	r3, [pc, #48]	; (8004dbc <HAL_RCC_OscConfig+0x2ac>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d92:	60bb      	str	r3, [r7, #8]
 8004d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d96:	2301      	movs	r3, #1
 8004d98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9a:	4b0b      	ldr	r3, [pc, #44]	; (8004dc8 <HAL_RCC_OscConfig+0x2b8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d121      	bne.n	8004dea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004da6:	4b08      	ldr	r3, [pc, #32]	; (8004dc8 <HAL_RCC_OscConfig+0x2b8>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a07      	ldr	r2, [pc, #28]	; (8004dc8 <HAL_RCC_OscConfig+0x2b8>)
 8004dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004db2:	f7fe fb8d 	bl	80034d0 <HAL_GetTick>
 8004db6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db8:	e011      	b.n	8004dde <HAL_RCC_OscConfig+0x2ce>
 8004dba:	bf00      	nop
 8004dbc:	40023800 	.word	0x40023800
 8004dc0:	42470000 	.word	0x42470000
 8004dc4:	42470e80 	.word	0x42470e80
 8004dc8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dcc:	f7fe fb80 	bl	80034d0 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e106      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dde:	4b85      	ldr	r3, [pc, #532]	; (8004ff4 <HAL_RCC_OscConfig+0x4e4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d106      	bne.n	8004e00 <HAL_RCC_OscConfig+0x2f0>
 8004df2:	4b81      	ldr	r3, [pc, #516]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df6:	4a80      	ldr	r2, [pc, #512]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004df8:	f043 0301 	orr.w	r3, r3, #1
 8004dfc:	6713      	str	r3, [r2, #112]	; 0x70
 8004dfe:	e01c      	b.n	8004e3a <HAL_RCC_OscConfig+0x32a>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	2b05      	cmp	r3, #5
 8004e06:	d10c      	bne.n	8004e22 <HAL_RCC_OscConfig+0x312>
 8004e08:	4b7b      	ldr	r3, [pc, #492]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e0c:	4a7a      	ldr	r2, [pc, #488]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e0e:	f043 0304 	orr.w	r3, r3, #4
 8004e12:	6713      	str	r3, [r2, #112]	; 0x70
 8004e14:	4b78      	ldr	r3, [pc, #480]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e18:	4a77      	ldr	r2, [pc, #476]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e1a:	f043 0301 	orr.w	r3, r3, #1
 8004e1e:	6713      	str	r3, [r2, #112]	; 0x70
 8004e20:	e00b      	b.n	8004e3a <HAL_RCC_OscConfig+0x32a>
 8004e22:	4b75      	ldr	r3, [pc, #468]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e26:	4a74      	ldr	r2, [pc, #464]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e28:	f023 0301 	bic.w	r3, r3, #1
 8004e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e2e:	4b72      	ldr	r3, [pc, #456]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e32:	4a71      	ldr	r2, [pc, #452]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e34:	f023 0304 	bic.w	r3, r3, #4
 8004e38:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d015      	beq.n	8004e6e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e42:	f7fe fb45 	bl	80034d0 <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e48:	e00a      	b.n	8004e60 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e4a:	f7fe fb41 	bl	80034d0 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e0c5      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e60:	4b65      	ldr	r3, [pc, #404]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e64:	f003 0302 	and.w	r3, r3, #2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0ee      	beq.n	8004e4a <HAL_RCC_OscConfig+0x33a>
 8004e6c:	e014      	b.n	8004e98 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e6e:	f7fe fb2f 	bl	80034d0 <HAL_GetTick>
 8004e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e74:	e00a      	b.n	8004e8c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e76:	f7fe fb2b 	bl	80034d0 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e0af      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e8c:	4b5a      	ldr	r3, [pc, #360]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1ee      	bne.n	8004e76 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e98:	7dfb      	ldrb	r3, [r7, #23]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d105      	bne.n	8004eaa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e9e:	4b56      	ldr	r3, [pc, #344]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	4a55      	ldr	r2, [pc, #340]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004ea4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ea8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f000 809b 	beq.w	8004fea <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004eb4:	4b50      	ldr	r3, [pc, #320]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 030c 	and.w	r3, r3, #12
 8004ebc:	2b08      	cmp	r3, #8
 8004ebe:	d05c      	beq.n	8004f7a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d141      	bne.n	8004f4c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ec8:	4b4c      	ldr	r3, [pc, #304]	; (8004ffc <HAL_RCC_OscConfig+0x4ec>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ece:	f7fe faff 	bl	80034d0 <HAL_GetTick>
 8004ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ed4:	e008      	b.n	8004ee8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ed6:	f7fe fafb 	bl	80034d0 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d901      	bls.n	8004ee8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e081      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ee8:	4b43      	ldr	r3, [pc, #268]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1f0      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	69da      	ldr	r2, [r3, #28]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	431a      	orrs	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f02:	019b      	lsls	r3, r3, #6
 8004f04:	431a      	orrs	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0a:	085b      	lsrs	r3, r3, #1
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	041b      	lsls	r3, r3, #16
 8004f10:	431a      	orrs	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f16:	061b      	lsls	r3, r3, #24
 8004f18:	4937      	ldr	r1, [pc, #220]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f1e:	4b37      	ldr	r3, [pc, #220]	; (8004ffc <HAL_RCC_OscConfig+0x4ec>)
 8004f20:	2201      	movs	r2, #1
 8004f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f24:	f7fe fad4 	bl	80034d0 <HAL_GetTick>
 8004f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f2c:	f7fe fad0 	bl	80034d0 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e056      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f3e:	4b2e      	ldr	r3, [pc, #184]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d0f0      	beq.n	8004f2c <HAL_RCC_OscConfig+0x41c>
 8004f4a:	e04e      	b.n	8004fea <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f4c:	4b2b      	ldr	r3, [pc, #172]	; (8004ffc <HAL_RCC_OscConfig+0x4ec>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f52:	f7fe fabd 	bl	80034d0 <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f5a:	f7fe fab9 	bl	80034d0 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e03f      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f6c:	4b22      	ldr	r3, [pc, #136]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1f0      	bne.n	8004f5a <HAL_RCC_OscConfig+0x44a>
 8004f78:	e037      	b.n	8004fea <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d101      	bne.n	8004f86 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e032      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f86:	4b1c      	ldr	r3, [pc, #112]	; (8004ff8 <HAL_RCC_OscConfig+0x4e8>)
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d028      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d121      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d11a      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004fbc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d111      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fcc:	085b      	lsrs	r3, r3, #1
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d107      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d001      	beq.n	8004fea <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3718      	adds	r7, #24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40007000 	.word	0x40007000
 8004ff8:	40023800 	.word	0x40023800
 8004ffc:	42470060 	.word	0x42470060

08005000 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e0cc      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005014:	4b68      	ldr	r3, [pc, #416]	; (80051b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d90c      	bls.n	800503c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005022:	4b65      	ldr	r3, [pc, #404]	; (80051b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800502a:	4b63      	ldr	r3, [pc, #396]	; (80051b8 <HAL_RCC_ClockConfig+0x1b8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	429a      	cmp	r2, r3
 8005036:	d001      	beq.n	800503c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e0b8      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d020      	beq.n	800508a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005054:	4b59      	ldr	r3, [pc, #356]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	4a58      	ldr	r2, [pc, #352]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800505e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b00      	cmp	r3, #0
 800506a:	d005      	beq.n	8005078 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800506c:	4b53      	ldr	r3, [pc, #332]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	4a52      	ldr	r2, [pc, #328]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005072:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005076:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005078:	4b50      	ldr	r3, [pc, #320]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	494d      	ldr	r1, [pc, #308]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005086:	4313      	orrs	r3, r2
 8005088:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b00      	cmp	r3, #0
 8005094:	d044      	beq.n	8005120 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d107      	bne.n	80050ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800509e:	4b47      	ldr	r3, [pc, #284]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d119      	bne.n	80050de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e07f      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d003      	beq.n	80050be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	d107      	bne.n	80050ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050be:	4b3f      	ldr	r3, [pc, #252]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d109      	bne.n	80050de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e06f      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050ce:	4b3b      	ldr	r3, [pc, #236]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e067      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050de:	4b37      	ldr	r3, [pc, #220]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f023 0203 	bic.w	r2, r3, #3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	4934      	ldr	r1, [pc, #208]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050f0:	f7fe f9ee 	bl	80034d0 <HAL_GetTick>
 80050f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050f6:	e00a      	b.n	800510e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050f8:	f7fe f9ea 	bl	80034d0 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	f241 3288 	movw	r2, #5000	; 0x1388
 8005106:	4293      	cmp	r3, r2
 8005108:	d901      	bls.n	800510e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e04f      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800510e:	4b2b      	ldr	r3, [pc, #172]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f003 020c 	and.w	r2, r3, #12
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	429a      	cmp	r2, r3
 800511e:	d1eb      	bne.n	80050f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005120:	4b25      	ldr	r3, [pc, #148]	; (80051b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	683a      	ldr	r2, [r7, #0]
 800512a:	429a      	cmp	r2, r3
 800512c:	d20c      	bcs.n	8005148 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800512e:	4b22      	ldr	r3, [pc, #136]	; (80051b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005136:	4b20      	ldr	r3, [pc, #128]	; (80051b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d001      	beq.n	8005148 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e032      	b.n	80051ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d008      	beq.n	8005166 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005154:	4b19      	ldr	r3, [pc, #100]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	4916      	ldr	r1, [pc, #88]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005162:	4313      	orrs	r3, r2
 8005164:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d009      	beq.n	8005186 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005172:	4b12      	ldr	r3, [pc, #72]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	490e      	ldr	r1, [pc, #56]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 8005182:	4313      	orrs	r3, r2
 8005184:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005186:	f000 f821 	bl	80051cc <HAL_RCC_GetSysClockFreq>
 800518a:	4602      	mov	r2, r0
 800518c:	4b0b      	ldr	r3, [pc, #44]	; (80051bc <HAL_RCC_ClockConfig+0x1bc>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	091b      	lsrs	r3, r3, #4
 8005192:	f003 030f 	and.w	r3, r3, #15
 8005196:	490a      	ldr	r1, [pc, #40]	; (80051c0 <HAL_RCC_ClockConfig+0x1c0>)
 8005198:	5ccb      	ldrb	r3, [r1, r3]
 800519a:	fa22 f303 	lsr.w	r3, r2, r3
 800519e:	4a09      	ldr	r2, [pc, #36]	; (80051c4 <HAL_RCC_ClockConfig+0x1c4>)
 80051a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80051a2:	4b09      	ldr	r3, [pc, #36]	; (80051c8 <HAL_RCC_ClockConfig+0x1c8>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7fe f94e 	bl	8003448 <HAL_InitTick>

  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	40023c00 	.word	0x40023c00
 80051bc:	40023800 	.word	0x40023800
 80051c0:	08009f84 	.word	0x08009f84
 80051c4:	20000038 	.word	0x20000038
 80051c8:	2000004c 	.word	0x2000004c

080051cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051cc:	b5b0      	push	{r4, r5, r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80051d2:	2100      	movs	r1, #0
 80051d4:	6079      	str	r1, [r7, #4]
 80051d6:	2100      	movs	r1, #0
 80051d8:	60f9      	str	r1, [r7, #12]
 80051da:	2100      	movs	r1, #0
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80051de:	2100      	movs	r1, #0
 80051e0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051e2:	4952      	ldr	r1, [pc, #328]	; (800532c <HAL_RCC_GetSysClockFreq+0x160>)
 80051e4:	6889      	ldr	r1, [r1, #8]
 80051e6:	f001 010c 	and.w	r1, r1, #12
 80051ea:	2908      	cmp	r1, #8
 80051ec:	d00d      	beq.n	800520a <HAL_RCC_GetSysClockFreq+0x3e>
 80051ee:	2908      	cmp	r1, #8
 80051f0:	f200 8094 	bhi.w	800531c <HAL_RCC_GetSysClockFreq+0x150>
 80051f4:	2900      	cmp	r1, #0
 80051f6:	d002      	beq.n	80051fe <HAL_RCC_GetSysClockFreq+0x32>
 80051f8:	2904      	cmp	r1, #4
 80051fa:	d003      	beq.n	8005204 <HAL_RCC_GetSysClockFreq+0x38>
 80051fc:	e08e      	b.n	800531c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051fe:	4b4c      	ldr	r3, [pc, #304]	; (8005330 <HAL_RCC_GetSysClockFreq+0x164>)
 8005200:	60bb      	str	r3, [r7, #8]
       break;
 8005202:	e08e      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005204:	4b4b      	ldr	r3, [pc, #300]	; (8005334 <HAL_RCC_GetSysClockFreq+0x168>)
 8005206:	60bb      	str	r3, [r7, #8]
      break;
 8005208:	e08b      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800520a:	4948      	ldr	r1, [pc, #288]	; (800532c <HAL_RCC_GetSysClockFreq+0x160>)
 800520c:	6849      	ldr	r1, [r1, #4]
 800520e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005212:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005214:	4945      	ldr	r1, [pc, #276]	; (800532c <HAL_RCC_GetSysClockFreq+0x160>)
 8005216:	6849      	ldr	r1, [r1, #4]
 8005218:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800521c:	2900      	cmp	r1, #0
 800521e:	d024      	beq.n	800526a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005220:	4942      	ldr	r1, [pc, #264]	; (800532c <HAL_RCC_GetSysClockFreq+0x160>)
 8005222:	6849      	ldr	r1, [r1, #4]
 8005224:	0989      	lsrs	r1, r1, #6
 8005226:	4608      	mov	r0, r1
 8005228:	f04f 0100 	mov.w	r1, #0
 800522c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005230:	f04f 0500 	mov.w	r5, #0
 8005234:	ea00 0204 	and.w	r2, r0, r4
 8005238:	ea01 0305 	and.w	r3, r1, r5
 800523c:	493d      	ldr	r1, [pc, #244]	; (8005334 <HAL_RCC_GetSysClockFreq+0x168>)
 800523e:	fb01 f003 	mul.w	r0, r1, r3
 8005242:	2100      	movs	r1, #0
 8005244:	fb01 f102 	mul.w	r1, r1, r2
 8005248:	1844      	adds	r4, r0, r1
 800524a:	493a      	ldr	r1, [pc, #232]	; (8005334 <HAL_RCC_GetSysClockFreq+0x168>)
 800524c:	fba2 0101 	umull	r0, r1, r2, r1
 8005250:	1863      	adds	r3, r4, r1
 8005252:	4619      	mov	r1, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	461a      	mov	r2, r3
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	f7fb fcfc 	bl	8000c58 <__aeabi_uldivmod>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4613      	mov	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	e04a      	b.n	8005300 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800526a:	4b30      	ldr	r3, [pc, #192]	; (800532c <HAL_RCC_GetSysClockFreq+0x160>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	099b      	lsrs	r3, r3, #6
 8005270:	461a      	mov	r2, r3
 8005272:	f04f 0300 	mov.w	r3, #0
 8005276:	f240 10ff 	movw	r0, #511	; 0x1ff
 800527a:	f04f 0100 	mov.w	r1, #0
 800527e:	ea02 0400 	and.w	r4, r2, r0
 8005282:	ea03 0501 	and.w	r5, r3, r1
 8005286:	4620      	mov	r0, r4
 8005288:	4629      	mov	r1, r5
 800528a:	f04f 0200 	mov.w	r2, #0
 800528e:	f04f 0300 	mov.w	r3, #0
 8005292:	014b      	lsls	r3, r1, #5
 8005294:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005298:	0142      	lsls	r2, r0, #5
 800529a:	4610      	mov	r0, r2
 800529c:	4619      	mov	r1, r3
 800529e:	1b00      	subs	r0, r0, r4
 80052a0:	eb61 0105 	sbc.w	r1, r1, r5
 80052a4:	f04f 0200 	mov.w	r2, #0
 80052a8:	f04f 0300 	mov.w	r3, #0
 80052ac:	018b      	lsls	r3, r1, #6
 80052ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80052b2:	0182      	lsls	r2, r0, #6
 80052b4:	1a12      	subs	r2, r2, r0
 80052b6:	eb63 0301 	sbc.w	r3, r3, r1
 80052ba:	f04f 0000 	mov.w	r0, #0
 80052be:	f04f 0100 	mov.w	r1, #0
 80052c2:	00d9      	lsls	r1, r3, #3
 80052c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052c8:	00d0      	lsls	r0, r2, #3
 80052ca:	4602      	mov	r2, r0
 80052cc:	460b      	mov	r3, r1
 80052ce:	1912      	adds	r2, r2, r4
 80052d0:	eb45 0303 	adc.w	r3, r5, r3
 80052d4:	f04f 0000 	mov.w	r0, #0
 80052d8:	f04f 0100 	mov.w	r1, #0
 80052dc:	0299      	lsls	r1, r3, #10
 80052de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80052e2:	0290      	lsls	r0, r2, #10
 80052e4:	4602      	mov	r2, r0
 80052e6:	460b      	mov	r3, r1
 80052e8:	4610      	mov	r0, r2
 80052ea:	4619      	mov	r1, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	461a      	mov	r2, r3
 80052f0:	f04f 0300 	mov.w	r3, #0
 80052f4:	f7fb fcb0 	bl	8000c58 <__aeabi_uldivmod>
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4613      	mov	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005300:	4b0a      	ldr	r3, [pc, #40]	; (800532c <HAL_RCC_GetSysClockFreq+0x160>)
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	0c1b      	lsrs	r3, r3, #16
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	3301      	adds	r3, #1
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	fbb2 f3f3 	udiv	r3, r2, r3
 8005318:	60bb      	str	r3, [r7, #8]
      break;
 800531a:	e002      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800531c:	4b04      	ldr	r3, [pc, #16]	; (8005330 <HAL_RCC_GetSysClockFreq+0x164>)
 800531e:	60bb      	str	r3, [r7, #8]
      break;
 8005320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005322:	68bb      	ldr	r3, [r7, #8]
}
 8005324:	4618      	mov	r0, r3
 8005326:	3710      	adds	r7, #16
 8005328:	46bd      	mov	sp, r7
 800532a:	bdb0      	pop	{r4, r5, r7, pc}
 800532c:	40023800 	.word	0x40023800
 8005330:	00f42400 	.word	0x00f42400
 8005334:	017d7840 	.word	0x017d7840

08005338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800533c:	4b03      	ldr	r3, [pc, #12]	; (800534c <HAL_RCC_GetHCLKFreq+0x14>)
 800533e:	681b      	ldr	r3, [r3, #0]
}
 8005340:	4618      	mov	r0, r3
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	20000038 	.word	0x20000038

08005350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005354:	f7ff fff0 	bl	8005338 <HAL_RCC_GetHCLKFreq>
 8005358:	4602      	mov	r2, r0
 800535a:	4b05      	ldr	r3, [pc, #20]	; (8005370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	0a9b      	lsrs	r3, r3, #10
 8005360:	f003 0307 	and.w	r3, r3, #7
 8005364:	4903      	ldr	r1, [pc, #12]	; (8005374 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005366:	5ccb      	ldrb	r3, [r1, r3]
 8005368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800536c:	4618      	mov	r0, r3
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40023800 	.word	0x40023800
 8005374:	08009f94 	.word	0x08009f94

08005378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800537c:	f7ff ffdc 	bl	8005338 <HAL_RCC_GetHCLKFreq>
 8005380:	4602      	mov	r2, r0
 8005382:	4b05      	ldr	r3, [pc, #20]	; (8005398 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	0b5b      	lsrs	r3, r3, #13
 8005388:	f003 0307 	and.w	r3, r3, #7
 800538c:	4903      	ldr	r1, [pc, #12]	; (800539c <HAL_RCC_GetPCLK2Freq+0x24>)
 800538e:	5ccb      	ldrb	r3, [r1, r3]
 8005390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005394:	4618      	mov	r0, r3
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40023800 	.word	0x40023800
 800539c:	08009f94 	.word	0x08009f94

080053a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d105      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d038      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053c8:	4b68      	ldr	r3, [pc, #416]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053ce:	f7fe f87f 	bl	80034d0 <HAL_GetTick>
 80053d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053d4:	e008      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80053d6:	f7fe f87b 	bl	80034d0 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d901      	bls.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e0bd      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053e8:	4b61      	ldr	r3, [pc, #388]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1f0      	bne.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	019b      	lsls	r3, r3, #6
 80053fe:	431a      	orrs	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	071b      	lsls	r3, r3, #28
 8005406:	495a      	ldr	r1, [pc, #360]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005408:	4313      	orrs	r3, r2
 800540a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800540e:	4b57      	ldr	r3, [pc, #348]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005410:	2201      	movs	r2, #1
 8005412:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005414:	f7fe f85c 	bl	80034d0 <HAL_GetTick>
 8005418:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800541a:	e008      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800541c:	f7fe f858 	bl	80034d0 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e09a      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800542e:	4b50      	ldr	r3, [pc, #320]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 8083 	beq.w	800554e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005448:	2300      	movs	r3, #0
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	4b48      	ldr	r3, [pc, #288]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800544e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005450:	4a47      	ldr	r2, [pc, #284]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005452:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005456:	6413      	str	r3, [r2, #64]	; 0x40
 8005458:	4b45      	ldr	r3, [pc, #276]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800545a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005460:	60fb      	str	r3, [r7, #12]
 8005462:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005464:	4b43      	ldr	r3, [pc, #268]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a42      	ldr	r2, [pc, #264]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800546a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800546e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005470:	f7fe f82e 	bl	80034d0 <HAL_GetTick>
 8005474:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005476:	e008      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005478:	f7fe f82a 	bl	80034d0 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	2b02      	cmp	r3, #2
 8005484:	d901      	bls.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e06c      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800548a:	4b3a      	ldr	r3, [pc, #232]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0f0      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005496:	4b36      	ldr	r3, [pc, #216]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800549e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d02f      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d028      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054b4:	4b2e      	ldr	r3, [pc, #184]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054bc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054be:	4b2e      	ldr	r3, [pc, #184]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054c4:	4b2c      	ldr	r3, [pc, #176]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80054ca:	4a29      	ldr	r2, [pc, #164]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80054d0:	4b27      	ldr	r3, [pc, #156]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d114      	bne.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80054dc:	f7fd fff8 	bl	80034d0 <HAL_GetTick>
 80054e0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054e2:	e00a      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054e4:	f7fd fff4 	bl	80034d0 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d901      	bls.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e034      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054fa:	4b1d      	ldr	r3, [pc, #116]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0ee      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800550e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005512:	d10d      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005514:	4b16      	ldr	r3, [pc, #88]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005528:	4911      	ldr	r1, [pc, #68]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800552a:	4313      	orrs	r3, r2
 800552c:	608b      	str	r3, [r1, #8]
 800552e:	e005      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005530:	4b0f      	ldr	r3, [pc, #60]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	4a0e      	ldr	r2, [pc, #56]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005536:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800553a:	6093      	str	r3, [r2, #8]
 800553c:	4b0c      	ldr	r3, [pc, #48]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800553e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005548:	4909      	ldr	r1, [pc, #36]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800554a:	4313      	orrs	r3, r2
 800554c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	7d1a      	ldrb	r2, [r3, #20]
 800555e:	4b07      	ldr	r3, [pc, #28]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005560:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	42470068 	.word	0x42470068
 8005570:	40023800 	.word	0x40023800
 8005574:	40007000 	.word	0x40007000
 8005578:	42470e40 	.word	0x42470e40
 800557c:	424711e0 	.word	0x424711e0

08005580 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e083      	b.n	800569a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	7f5b      	ldrb	r3, [r3, #29]
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b00      	cmp	r3, #0
 800559a:	d105      	bne.n	80055a8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fc fc1c 	bl	8001de0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	22ca      	movs	r2, #202	; 0xca
 80055b4:	625a      	str	r2, [r3, #36]	; 0x24
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2253      	movs	r2, #83	; 0x53
 80055bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f897 	bl	80056f2 <RTC_EnterInitMode>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d008      	beq.n	80055dc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	22ff      	movs	r2, #255	; 0xff
 80055d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2204      	movs	r2, #4
 80055d6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e05e      	b.n	800569a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6812      	ldr	r2, [r2, #0]
 80055e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80055ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055ee:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6899      	ldr	r1, [r3, #8]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	431a      	orrs	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	68d2      	ldr	r2, [r2, #12]
 8005616:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6919      	ldr	r1, [r3, #16]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	041a      	lsls	r2, r3, #16
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68da      	ldr	r2, [r3, #12]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800563a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 0320 	and.w	r3, r3, #32
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10e      	bne.n	8005668 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f829 	bl	80056a2 <HAL_RTC_WaitForSynchro>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d008      	beq.n	8005668 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	22ff      	movs	r2, #255	; 0xff
 800565c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2204      	movs	r2, #4
 8005662:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e018      	b.n	800569a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005676:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	699a      	ldr	r2, [r3, #24]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	22ff      	movs	r2, #255	; 0xff
 8005690:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2201      	movs	r2, #1
 8005696:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005698:	2300      	movs	r3, #0
  }
}
 800569a:	4618      	mov	r0, r3
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b084      	sub	sp, #16
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68da      	ldr	r2, [r3, #12]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80056bc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80056be:	f7fd ff07 	bl	80034d0 <HAL_GetTick>
 80056c2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80056c4:	e009      	b.n	80056da <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80056c6:	f7fd ff03 	bl	80034d0 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056d4:	d901      	bls.n	80056da <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e007      	b.n	80056ea <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	f003 0320 	and.w	r3, r3, #32
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d0ee      	beq.n	80056c6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80056f2:	b580      	push	{r7, lr}
 80056f4:	b084      	sub	sp, #16
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056fa:	2300      	movs	r3, #0
 80056fc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005708:	2b00      	cmp	r3, #0
 800570a:	d119      	bne.n	8005740 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f04f 32ff 	mov.w	r2, #4294967295
 8005714:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005716:	f7fd fedb 	bl	80034d0 <HAL_GetTick>
 800571a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800571c:	e009      	b.n	8005732 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800571e:	f7fd fed7 	bl	80034d0 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800572c:	d901      	bls.n	8005732 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e007      	b.n	8005742 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573c:	2b00      	cmp	r3, #0
 800573e:	d0ee      	beq.n	800571e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e04c      	b.n	80057f8 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d111      	bne.n	800578e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f001 f910 	bl	8006998 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800577c:	2b00      	cmp	r3, #0
 800577e:	d102      	bne.n	8005786 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a1f      	ldr	r2, [pc, #124]	; (8005800 <HAL_TIM_Base_Init+0xb4>)
 8005784:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2202      	movs	r2, #2
 8005792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	3304      	adds	r3, #4
 800579e:	4619      	mov	r1, r3
 80057a0:	4610      	mov	r0, r2
 80057a2:	f000 fe2d 	bl	8006400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	08002349 	.word	0x08002349

08005804 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b01      	cmp	r3, #1
 8005816:	d001      	beq.n	800581c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e044      	b.n	80058a6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2202      	movs	r2, #2
 8005820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68da      	ldr	r2, [r3, #12]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a1e      	ldr	r2, [pc, #120]	; (80058b4 <HAL_TIM_Base_Start_IT+0xb0>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d018      	beq.n	8005870 <HAL_TIM_Base_Start_IT+0x6c>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005846:	d013      	beq.n	8005870 <HAL_TIM_Base_Start_IT+0x6c>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1a      	ldr	r2, [pc, #104]	; (80058b8 <HAL_TIM_Base_Start_IT+0xb4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00e      	beq.n	8005870 <HAL_TIM_Base_Start_IT+0x6c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a19      	ldr	r2, [pc, #100]	; (80058bc <HAL_TIM_Base_Start_IT+0xb8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d009      	beq.n	8005870 <HAL_TIM_Base_Start_IT+0x6c>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a17      	ldr	r2, [pc, #92]	; (80058c0 <HAL_TIM_Base_Start_IT+0xbc>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d004      	beq.n	8005870 <HAL_TIM_Base_Start_IT+0x6c>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a16      	ldr	r2, [pc, #88]	; (80058c4 <HAL_TIM_Base_Start_IT+0xc0>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d111      	bne.n	8005894 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f003 0307 	and.w	r3, r3, #7
 800587a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b06      	cmp	r3, #6
 8005880:	d010      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f042 0201 	orr.w	r2, r2, #1
 8005890:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005892:	e007      	b.n	80058a4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0201 	orr.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40010000 	.word	0x40010000
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	40000c00 	.word	0x40000c00
 80058c4:	40014000 	.word	0x40014000

080058c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e04c      	b.n	8005974 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d111      	bne.n	800590a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f001 f852 	bl	8006998 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d102      	bne.n	8005902 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a1f      	ldr	r2, [pc, #124]	; (800597c <HAL_TIM_PWM_Init+0xb4>)
 8005900:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2202      	movs	r2, #2
 800590e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	3304      	adds	r3, #4
 800591a:	4619      	mov	r1, r3
 800591c:	4610      	mov	r0, r2
 800591e:	f000 fd6f 	bl	8006400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3708      	adds	r7, #8
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	08005981 	.word	0x08005981

08005980 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d109      	bne.n	80059b8 <HAL_TIM_PWM_Start+0x24>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	bf14      	ite	ne
 80059b0:	2301      	movne	r3, #1
 80059b2:	2300      	moveq	r3, #0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	e022      	b.n	80059fe <HAL_TIM_PWM_Start+0x6a>
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	2b04      	cmp	r3, #4
 80059bc:	d109      	bne.n	80059d2 <HAL_TIM_PWM_Start+0x3e>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	bf14      	ite	ne
 80059ca:	2301      	movne	r3, #1
 80059cc:	2300      	moveq	r3, #0
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	e015      	b.n	80059fe <HAL_TIM_PWM_Start+0x6a>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d109      	bne.n	80059ec <HAL_TIM_PWM_Start+0x58>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	bf14      	ite	ne
 80059e4:	2301      	movne	r3, #1
 80059e6:	2300      	moveq	r3, #0
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	e008      	b.n	80059fe <HAL_TIM_PWM_Start+0x6a>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	bf14      	ite	ne
 80059f8:	2301      	movne	r3, #1
 80059fa:	2300      	moveq	r3, #0
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e068      	b.n	8005ad8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d104      	bne.n	8005a16 <HAL_TIM_PWM_Start+0x82>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a14:	e013      	b.n	8005a3e <HAL_TIM_PWM_Start+0xaa>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	2b04      	cmp	r3, #4
 8005a1a:	d104      	bne.n	8005a26 <HAL_TIM_PWM_Start+0x92>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a24:	e00b      	b.n	8005a3e <HAL_TIM_PWM_Start+0xaa>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	2b08      	cmp	r3, #8
 8005a2a:	d104      	bne.n	8005a36 <HAL_TIM_PWM_Start+0xa2>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2202      	movs	r2, #2
 8005a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a34:	e003      	b.n	8005a3e <HAL_TIM_PWM_Start+0xaa>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2202      	movs	r2, #2
 8005a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2201      	movs	r2, #1
 8005a44:	6839      	ldr	r1, [r7, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f000 ff80 	bl	800694c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a23      	ldr	r2, [pc, #140]	; (8005ae0 <HAL_TIM_PWM_Start+0x14c>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d107      	bne.n	8005a66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a1d      	ldr	r2, [pc, #116]	; (8005ae0 <HAL_TIM_PWM_Start+0x14c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d018      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x10e>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a78:	d013      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x10e>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a19      	ldr	r2, [pc, #100]	; (8005ae4 <HAL_TIM_PWM_Start+0x150>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00e      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x10e>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a17      	ldr	r2, [pc, #92]	; (8005ae8 <HAL_TIM_PWM_Start+0x154>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d009      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x10e>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a16      	ldr	r2, [pc, #88]	; (8005aec <HAL_TIM_PWM_Start+0x158>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d004      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0x10e>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a14      	ldr	r2, [pc, #80]	; (8005af0 <HAL_TIM_PWM_Start+0x15c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d111      	bne.n	8005ac6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2b06      	cmp	r3, #6
 8005ab2:	d010      	beq.n	8005ad6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f042 0201 	orr.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac4:	e007      	b.n	8005ad6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0201 	orr.w	r2, r2, #1
 8005ad4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40000400 	.word	0x40000400
 8005ae8:	40000800 	.word	0x40000800
 8005aec:	40000c00 	.word	0x40000c00
 8005af0:	40014000 	.word	0x40014000

08005af4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d104      	bne.n	8005b0e <HAL_TIM_IC_Start+0x1a>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	e013      	b.n	8005b36 <HAL_TIM_IC_Start+0x42>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d104      	bne.n	8005b1e <HAL_TIM_IC_Start+0x2a>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	e00b      	b.n	8005b36 <HAL_TIM_IC_Start+0x42>
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d104      	bne.n	8005b2e <HAL_TIM_IC_Start+0x3a>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	e003      	b.n	8005b36 <HAL_TIM_IC_Start+0x42>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d104      	bne.n	8005b48 <HAL_TIM_IC_Start+0x54>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	e013      	b.n	8005b70 <HAL_TIM_IC_Start+0x7c>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	2b04      	cmp	r3, #4
 8005b4c:	d104      	bne.n	8005b58 <HAL_TIM_IC_Start+0x64>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	e00b      	b.n	8005b70 <HAL_TIM_IC_Start+0x7c>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b08      	cmp	r3, #8
 8005b5c:	d104      	bne.n	8005b68 <HAL_TIM_IC_Start+0x74>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	e003      	b.n	8005b70 <HAL_TIM_IC_Start+0x7c>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b72:	7bfb      	ldrb	r3, [r7, #15]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d102      	bne.n	8005b7e <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b78:	7bbb      	ldrb	r3, [r7, #14]
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d001      	beq.n	8005b82 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e077      	b.n	8005c72 <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d104      	bne.n	8005b92 <HAL_TIM_IC_Start+0x9e>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b90:	e013      	b.n	8005bba <HAL_TIM_IC_Start+0xc6>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	2b04      	cmp	r3, #4
 8005b96:	d104      	bne.n	8005ba2 <HAL_TIM_IC_Start+0xae>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ba0:	e00b      	b.n	8005bba <HAL_TIM_IC_Start+0xc6>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d104      	bne.n	8005bb2 <HAL_TIM_IC_Start+0xbe>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bb0:	e003      	b.n	8005bba <HAL_TIM_IC_Start+0xc6>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d104      	bne.n	8005bca <HAL_TIM_IC_Start+0xd6>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bc8:	e013      	b.n	8005bf2 <HAL_TIM_IC_Start+0xfe>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d104      	bne.n	8005bda <HAL_TIM_IC_Start+0xe6>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005bd8:	e00b      	b.n	8005bf2 <HAL_TIM_IC_Start+0xfe>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b08      	cmp	r3, #8
 8005bde:	d104      	bne.n	8005bea <HAL_TIM_IC_Start+0xf6>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005be8:	e003      	b.n	8005bf2 <HAL_TIM_IC_Start+0xfe>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2202      	movs	r2, #2
 8005bee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	6839      	ldr	r1, [r7, #0]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fea6 	bl	800694c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a1d      	ldr	r2, [pc, #116]	; (8005c7c <HAL_TIM_IC_Start+0x188>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d018      	beq.n	8005c3c <HAL_TIM_IC_Start+0x148>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c12:	d013      	beq.n	8005c3c <HAL_TIM_IC_Start+0x148>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a19      	ldr	r2, [pc, #100]	; (8005c80 <HAL_TIM_IC_Start+0x18c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d00e      	beq.n	8005c3c <HAL_TIM_IC_Start+0x148>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a18      	ldr	r2, [pc, #96]	; (8005c84 <HAL_TIM_IC_Start+0x190>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d009      	beq.n	8005c3c <HAL_TIM_IC_Start+0x148>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a16      	ldr	r2, [pc, #88]	; (8005c88 <HAL_TIM_IC_Start+0x194>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d004      	beq.n	8005c3c <HAL_TIM_IC_Start+0x148>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a15      	ldr	r2, [pc, #84]	; (8005c8c <HAL_TIM_IC_Start+0x198>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d111      	bne.n	8005c60 <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 0307 	and.w	r3, r3, #7
 8005c46:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b06      	cmp	r3, #6
 8005c4c:	d010      	beq.n	8005c70 <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f042 0201 	orr.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c5e:	e007      	b.n	8005c70 <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	40010000 	.word	0x40010000
 8005c80:	40000400 	.word	0x40000400
 8005c84:	40000800 	.word	0x40000800
 8005c88:	40000c00 	.word	0x40000c00
 8005c8c:	40014000 	.word	0x40014000

08005c90 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b086      	sub	sp, #24
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d101      	bne.n	8005ca4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e0a2      	b.n	8005dea <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d111      	bne.n	8005cd4 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 fe6d 	bl	8006998 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d102      	bne.n	8005ccc <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a4a      	ldr	r2, [pc, #296]	; (8005df4 <HAL_TIM_Encoder_Init+0x164>)
 8005cca:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	6812      	ldr	r2, [r2, #0]
 8005ce6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cea:	f023 0307 	bic.w	r3, r3, #7
 8005cee:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	3304      	adds	r3, #4
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4610      	mov	r0, r2
 8005cfc:	f000 fb80 	bl	8006400 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d28:	f023 0303 	bic.w	r3, r3, #3
 8005d2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	689a      	ldr	r2, [r3, #8]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005d46:	f023 030c 	bic.w	r3, r3, #12
 8005d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	68da      	ldr	r2, [r3, #12]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	021b      	lsls	r3, r3, #8
 8005d62:	4313      	orrs	r3, r2
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	011a      	lsls	r2, r3, #4
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	031b      	lsls	r3, r3, #12
 8005d76:	4313      	orrs	r3, r2
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005d84:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005d8c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3718      	adds	r7, #24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	080023e1 	.word	0x080023e1

08005df8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b02      	cmp	r3, #2
 8005e0c:	d128      	bne.n	8005e60 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d121      	bne.n	8005e60 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0202 	mvn.w	r2, #2
 8005e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d005      	beq.n	8005e46 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	4798      	blx	r3
 8005e44:	e009      	b.n	8005e5a <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	f003 0304 	and.w	r3, r3, #4
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d128      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b04      	cmp	r3, #4
 8005e7a:	d121      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f06f 0204 	mvn.w	r2, #4
 8005e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2202      	movs	r2, #2
 8005e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d005      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	4798      	blx	r3
 8005ea4:	e009      	b.n	8005eba <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	f003 0308 	and.w	r3, r3, #8
 8005eca:	2b08      	cmp	r3, #8
 8005ecc:	d128      	bne.n	8005f20 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f003 0308 	and.w	r3, r3, #8
 8005ed8:	2b08      	cmp	r3, #8
 8005eda:	d121      	bne.n	8005f20 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0208 	mvn.w	r2, #8
 8005ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2204      	movs	r2, #4
 8005eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	69db      	ldr	r3, [r3, #28]
 8005ef2:	f003 0303 	and.w	r3, r3, #3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d005      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	4798      	blx	r3
 8005f04:	e009      	b.n	8005f1a <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	f003 0310 	and.w	r3, r3, #16
 8005f2a:	2b10      	cmp	r3, #16
 8005f2c:	d128      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f003 0310 	and.w	r3, r3, #16
 8005f38:	2b10      	cmp	r3, #16
 8005f3a:	d121      	bne.n	8005f80 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f06f 0210 	mvn.w	r2, #16
 8005f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2208      	movs	r2, #8
 8005f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d005      	beq.n	8005f66 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	4798      	blx	r3
 8005f64:	e009      	b.n	8005f7a <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d110      	bne.n	8005fb0 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d109      	bne.n	8005fb0 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f06f 0201 	mvn.w	r2, #1
 8005fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fba:	2b80      	cmp	r3, #128	; 0x80
 8005fbc:	d110      	bne.n	8005fe0 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fc8:	2b80      	cmp	r3, #128	; 0x80
 8005fca:	d109      	bne.n	8005fe0 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fea:	2b40      	cmp	r3, #64	; 0x40
 8005fec:	d110      	bne.n	8006010 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ff8:	2b40      	cmp	r3, #64	; 0x40
 8005ffa:	d109      	bne.n	8006010 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	f003 0320 	and.w	r3, r3, #32
 800601a:	2b20      	cmp	r3, #32
 800601c:	d110      	bne.n	8006040 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	f003 0320 	and.w	r3, r3, #32
 8006028:	2b20      	cmp	r3, #32
 800602a:	d109      	bne.n	8006040 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f06f 0220 	mvn.w	r2, #32
 8006034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006040:	bf00      	nop
 8006042:	3708      	adds	r7, #8
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800605e:	2302      	movs	r3, #2
 8006060:	e0ac      	b.n	80061bc <HAL_TIM_PWM_ConfigChannel+0x174>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b0c      	cmp	r3, #12
 800606e:	f200 809f 	bhi.w	80061b0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006072:	a201      	add	r2, pc, #4	; (adr r2, 8006078 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006078:	080060ad 	.word	0x080060ad
 800607c:	080061b1 	.word	0x080061b1
 8006080:	080061b1 	.word	0x080061b1
 8006084:	080061b1 	.word	0x080061b1
 8006088:	080060ed 	.word	0x080060ed
 800608c:	080061b1 	.word	0x080061b1
 8006090:	080061b1 	.word	0x080061b1
 8006094:	080061b1 	.word	0x080061b1
 8006098:	0800612f 	.word	0x0800612f
 800609c:	080061b1 	.word	0x080061b1
 80060a0:	080061b1 	.word	0x080061b1
 80060a4:	080061b1 	.word	0x080061b1
 80060a8:	0800616f 	.word	0x0800616f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68b9      	ldr	r1, [r7, #8]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f000 fa24 	bl	8006500 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	699a      	ldr	r2, [r3, #24]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0208 	orr.w	r2, r2, #8
 80060c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699a      	ldr	r2, [r3, #24]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0204 	bic.w	r2, r2, #4
 80060d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6999      	ldr	r1, [r3, #24]
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	691a      	ldr	r2, [r3, #16]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	619a      	str	r2, [r3, #24]
      break;
 80060ea:	e062      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68b9      	ldr	r1, [r7, #8]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fa6a 	bl	80065cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	699a      	ldr	r2, [r3, #24]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006106:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	699a      	ldr	r2, [r3, #24]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006116:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6999      	ldr	r1, [r3, #24]
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	021a      	lsls	r2, r3, #8
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	619a      	str	r2, [r3, #24]
      break;
 800612c:	e041      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68b9      	ldr	r1, [r7, #8]
 8006134:	4618      	mov	r0, r3
 8006136:	f000 fab5 	bl	80066a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	69da      	ldr	r2, [r3, #28]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f042 0208 	orr.w	r2, r2, #8
 8006148:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	69da      	ldr	r2, [r3, #28]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0204 	bic.w	r2, r2, #4
 8006158:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69d9      	ldr	r1, [r3, #28]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	691a      	ldr	r2, [r3, #16]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	61da      	str	r2, [r3, #28]
      break;
 800616c:	e021      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68b9      	ldr	r1, [r7, #8]
 8006174:	4618      	mov	r0, r3
 8006176:	f000 faff 	bl	8006778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	69da      	ldr	r2, [r3, #28]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006188:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	69da      	ldr	r2, [r3, #28]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006198:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	69d9      	ldr	r1, [r3, #28]
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	021a      	lsls	r2, r3, #8
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	430a      	orrs	r2, r1
 80061ac:	61da      	str	r2, [r3, #28]
      break;
 80061ae:	e000      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80061b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d101      	bne.n	80061dc <HAL_TIM_ConfigClockSource+0x18>
 80061d8:	2302      	movs	r3, #2
 80061da:	e0b3      	b.n	8006344 <HAL_TIM_ConfigClockSource+0x180>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2202      	movs	r2, #2
 80061e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006202:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006214:	d03e      	beq.n	8006294 <HAL_TIM_ConfigClockSource+0xd0>
 8006216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800621a:	f200 8087 	bhi.w	800632c <HAL_TIM_ConfigClockSource+0x168>
 800621e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006222:	f000 8085 	beq.w	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800622a:	d87f      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 800622c:	2b70      	cmp	r3, #112	; 0x70
 800622e:	d01a      	beq.n	8006266 <HAL_TIM_ConfigClockSource+0xa2>
 8006230:	2b70      	cmp	r3, #112	; 0x70
 8006232:	d87b      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 8006234:	2b60      	cmp	r3, #96	; 0x60
 8006236:	d050      	beq.n	80062da <HAL_TIM_ConfigClockSource+0x116>
 8006238:	2b60      	cmp	r3, #96	; 0x60
 800623a:	d877      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 800623c:	2b50      	cmp	r3, #80	; 0x50
 800623e:	d03c      	beq.n	80062ba <HAL_TIM_ConfigClockSource+0xf6>
 8006240:	2b50      	cmp	r3, #80	; 0x50
 8006242:	d873      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 8006244:	2b40      	cmp	r3, #64	; 0x40
 8006246:	d058      	beq.n	80062fa <HAL_TIM_ConfigClockSource+0x136>
 8006248:	2b40      	cmp	r3, #64	; 0x40
 800624a:	d86f      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 800624c:	2b30      	cmp	r3, #48	; 0x30
 800624e:	d064      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x156>
 8006250:	2b30      	cmp	r3, #48	; 0x30
 8006252:	d86b      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 8006254:	2b20      	cmp	r3, #32
 8006256:	d060      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x156>
 8006258:	2b20      	cmp	r3, #32
 800625a:	d867      	bhi.n	800632c <HAL_TIM_ConfigClockSource+0x168>
 800625c:	2b00      	cmp	r3, #0
 800625e:	d05c      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x156>
 8006260:	2b10      	cmp	r3, #16
 8006262:	d05a      	beq.n	800631a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006264:	e062      	b.n	800632c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6818      	ldr	r0, [r3, #0]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	6899      	ldr	r1, [r3, #8]
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685a      	ldr	r2, [r3, #4]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	f000 fb49 	bl	800690c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006288:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	609a      	str	r2, [r3, #8]
      break;
 8006292:	e04e      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6818      	ldr	r0, [r3, #0]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	6899      	ldr	r1, [r3, #8]
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f000 fb32 	bl	800690c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062b6:	609a      	str	r2, [r3, #8]
      break;
 80062b8:	e03b      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	6859      	ldr	r1, [r3, #4]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f000 faa6 	bl	8006818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2150      	movs	r1, #80	; 0x50
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 faff 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 80062d8:	e02b      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6818      	ldr	r0, [r3, #0]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	6859      	ldr	r1, [r3, #4]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	461a      	mov	r2, r3
 80062e8:	f000 fac5 	bl	8006876 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2160      	movs	r1, #96	; 0x60
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 faef 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 80062f8:	e01b      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6818      	ldr	r0, [r3, #0]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	6859      	ldr	r1, [r3, #4]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	461a      	mov	r2, r3
 8006308:	f000 fa86 	bl	8006818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2140      	movs	r1, #64	; 0x40
 8006312:	4618      	mov	r0, r3
 8006314:	f000 fadf 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 8006318:	e00b      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f000 fad6 	bl	80068d6 <TIM_ITRx_SetConfig>
        break;
 800632a:	e002      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800632c:	bf00      	nop
 800632e:	e000      	b.n	8006332 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006330:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800637c:	bf00      	nop
 800637e:	370c      	adds	r7, #12
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063a4:	bf00      	nop
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80063f4:	bf00      	nop
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a34      	ldr	r2, [pc, #208]	; (80064e4 <TIM_Base_SetConfig+0xe4>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d00f      	beq.n	8006438 <TIM_Base_SetConfig+0x38>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800641e:	d00b      	beq.n	8006438 <TIM_Base_SetConfig+0x38>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a31      	ldr	r2, [pc, #196]	; (80064e8 <TIM_Base_SetConfig+0xe8>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <TIM_Base_SetConfig+0x38>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a30      	ldr	r2, [pc, #192]	; (80064ec <TIM_Base_SetConfig+0xec>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_Base_SetConfig+0x38>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a2f      	ldr	r2, [pc, #188]	; (80064f0 <TIM_Base_SetConfig+0xf0>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d108      	bne.n	800644a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800643e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	4313      	orrs	r3, r2
 8006448:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a25      	ldr	r2, [pc, #148]	; (80064e4 <TIM_Base_SetConfig+0xe4>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d01b      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006458:	d017      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a22      	ldr	r2, [pc, #136]	; (80064e8 <TIM_Base_SetConfig+0xe8>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d013      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a21      	ldr	r2, [pc, #132]	; (80064ec <TIM_Base_SetConfig+0xec>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d00f      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a20      	ldr	r2, [pc, #128]	; (80064f0 <TIM_Base_SetConfig+0xf0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d00b      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a1f      	ldr	r2, [pc, #124]	; (80064f4 <TIM_Base_SetConfig+0xf4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d007      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a1e      	ldr	r2, [pc, #120]	; (80064f8 <TIM_Base_SetConfig+0xf8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d003      	beq.n	800648a <TIM_Base_SetConfig+0x8a>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a1d      	ldr	r2, [pc, #116]	; (80064fc <TIM_Base_SetConfig+0xfc>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d108      	bne.n	800649c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	4313      	orrs	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a08      	ldr	r2, [pc, #32]	; (80064e4 <TIM_Base_SetConfig+0xe4>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d103      	bne.n	80064d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	691a      	ldr	r2, [r3, #16]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	615a      	str	r2, [r3, #20]
}
 80064d6:	bf00      	nop
 80064d8:	3714      	adds	r7, #20
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	40010000 	.word	0x40010000
 80064e8:	40000400 	.word	0x40000400
 80064ec:	40000800 	.word	0x40000800
 80064f0:	40000c00 	.word	0x40000c00
 80064f4:	40014000 	.word	0x40014000
 80064f8:	40014400 	.word	0x40014400
 80064fc:	40014800 	.word	0x40014800

08006500 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	f023 0201 	bic.w	r2, r3, #1
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800652e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0303 	bic.w	r3, r3, #3
 8006536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	4313      	orrs	r3, r2
 8006540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f023 0302 	bic.w	r3, r3, #2
 8006548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	697a      	ldr	r2, [r7, #20]
 8006550:	4313      	orrs	r3, r2
 8006552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a1c      	ldr	r2, [pc, #112]	; (80065c8 <TIM_OC1_SetConfig+0xc8>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d10c      	bne.n	8006576 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	f023 0308 	bic.w	r3, r3, #8
 8006562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	68db      	ldr	r3, [r3, #12]
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	4313      	orrs	r3, r2
 800656c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f023 0304 	bic.w	r3, r3, #4
 8006574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a13      	ldr	r2, [pc, #76]	; (80065c8 <TIM_OC1_SetConfig+0xc8>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d111      	bne.n	80065a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006584:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800658c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	4313      	orrs	r3, r2
 8006596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	693a      	ldr	r2, [r7, #16]
 800659e:	4313      	orrs	r3, r2
 80065a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	621a      	str	r2, [r3, #32]
}
 80065bc:	bf00      	nop
 80065be:	371c      	adds	r7, #28
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr
 80065c8:	40010000 	.word	0x40010000

080065cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	f023 0210 	bic.w	r2, r3, #16
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	021b      	lsls	r3, r3, #8
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	4313      	orrs	r3, r2
 800660e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f023 0320 	bic.w	r3, r3, #32
 8006616:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	011b      	lsls	r3, r3, #4
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	4313      	orrs	r3, r2
 8006622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a1e      	ldr	r2, [pc, #120]	; (80066a0 <TIM_OC2_SetConfig+0xd4>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d10d      	bne.n	8006648 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006632:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	4313      	orrs	r3, r2
 800663e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006646:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a15      	ldr	r2, [pc, #84]	; (80066a0 <TIM_OC2_SetConfig+0xd4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d113      	bne.n	8006678 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006656:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800665e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	4313      	orrs	r3, r2
 800666a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	4313      	orrs	r3, r2
 8006676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685a      	ldr	r2, [r3, #4]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	621a      	str	r2, [r3, #32]
}
 8006692:	bf00      	nop
 8006694:	371c      	adds	r7, #28
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	40010000 	.word	0x40010000

080066a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0303 	bic.w	r3, r3, #3
 80066da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	021b      	lsls	r3, r3, #8
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a1d      	ldr	r2, [pc, #116]	; (8006774 <TIM_OC3_SetConfig+0xd0>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d10d      	bne.n	800671e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4313      	orrs	r3, r2
 8006714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800671c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a14      	ldr	r2, [pc, #80]	; (8006774 <TIM_OC3_SetConfig+0xd0>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d113      	bne.n	800674e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800672c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	011b      	lsls	r3, r3, #4
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	4313      	orrs	r3, r2
 8006740:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	011b      	lsls	r3, r3, #4
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	4313      	orrs	r3, r2
 800674c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	621a      	str	r2, [r3, #32]
}
 8006768:	bf00      	nop
 800676a:	371c      	adds	r7, #28
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr
 8006774:	40010000 	.word	0x40010000

08006778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	031b      	lsls	r3, r3, #12
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a10      	ldr	r2, [pc, #64]	; (8006814 <TIM_OC4_SetConfig+0x9c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d109      	bne.n	80067ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	019b      	lsls	r3, r3, #6
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685a      	ldr	r2, [r3, #4]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	693a      	ldr	r2, [r7, #16]
 8006804:	621a      	str	r2, [r3, #32]
}
 8006806:	bf00      	nop
 8006808:	371c      	adds	r7, #28
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	40010000 	.word	0x40010000

08006818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	f023 0201 	bic.w	r2, r3, #1
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f023 030a 	bic.w	r3, r3, #10
 8006854:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006856:	697a      	ldr	r2, [r7, #20]
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	4313      	orrs	r3, r2
 800685c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	621a      	str	r2, [r3, #32]
}
 800686a:	bf00      	nop
 800686c:	371c      	adds	r7, #28
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr

08006876 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006876:	b480      	push	{r7}
 8006878:	b087      	sub	sp, #28
 800687a:	af00      	add	r7, sp, #0
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	60b9      	str	r1, [r7, #8]
 8006880:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	f023 0210 	bic.w	r2, r3, #16
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a1b      	ldr	r3, [r3, #32]
 8006898:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	031b      	lsls	r3, r3, #12
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	011b      	lsls	r3, r3, #4
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	621a      	str	r2, [r3, #32]
}
 80068ca:	bf00      	nop
 80068cc:	371c      	adds	r7, #28
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b085      	sub	sp, #20
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068ee:	683a      	ldr	r2, [r7, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	f043 0307 	orr.w	r3, r3, #7
 80068f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	609a      	str	r2, [r3, #8]
}
 8006900:	bf00      	nop
 8006902:	3714      	adds	r7, #20
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]
 8006918:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006926:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	021a      	lsls	r2, r3, #8
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	431a      	orrs	r2, r3
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4313      	orrs	r3, r2
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	4313      	orrs	r3, r2
 8006938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	609a      	str	r2, [r3, #8]
}
 8006940:	bf00      	nop
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	f003 031f 	and.w	r3, r3, #31
 800695e:	2201      	movs	r2, #1
 8006960:	fa02 f303 	lsl.w	r3, r2, r3
 8006964:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6a1a      	ldr	r2, [r3, #32]
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	43db      	mvns	r3, r3
 800696e:	401a      	ands	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6a1a      	ldr	r2, [r3, #32]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f003 031f 	and.w	r3, r3, #31
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	fa01 f303 	lsl.w	r3, r1, r3
 8006984:	431a      	orrs	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	621a      	str	r2, [r3, #32]
}
 800698a:	bf00      	nop
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
	...

08006998 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;             /* Legacy weak PeriodElapsedCallback             */
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a1c      	ldr	r2, [pc, #112]	; (8006a14 <TIM_ResetCallback+0x7c>)
 80069a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;     /* Legacy weak PeriodElapsedHalfCpltCallback     */
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a1b      	ldr	r2, [pc, #108]	; (8006a18 <TIM_ResetCallback+0x80>)
 80069ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;                   /* Legacy weak TriggerCallback                   */
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a1a      	ldr	r2, [pc, #104]	; (8006a1c <TIM_ResetCallback+0x84>)
 80069b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;           /* Legacy weak TriggerHalfCpltCallback           */
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a19      	ldr	r2, [pc, #100]	; (8006a20 <TIM_ResetCallback+0x88>)
 80069bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;                /* Legacy weak IC_CaptureCallback                */
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a18      	ldr	r2, [pc, #96]	; (8006a24 <TIM_ResetCallback+0x8c>)
 80069c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;        /* Legacy weak IC_CaptureHalfCpltCallback        */
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	4a17      	ldr	r2, [pc, #92]	; (8006a28 <TIM_ResetCallback+0x90>)
 80069cc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;           /* Legacy weak OC_DelayElapsedCallback           */
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a16      	ldr	r2, [pc, #88]	; (8006a2c <TIM_ResetCallback+0x94>)
 80069d4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;         /* Legacy weak PWM_PulseFinishedCallback         */
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a15      	ldr	r2, [pc, #84]	; (8006a30 <TIM_ResetCallback+0x98>)
 80069dc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; /* Legacy weak PWM_PulseFinishedHalfCpltCallback */
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a14      	ldr	r2, [pc, #80]	; (8006a34 <TIM_ResetCallback+0x9c>)
 80069e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;                     /* Legacy weak ErrorCallback                     */
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a13      	ldr	r2, [pc, #76]	; (8006a38 <TIM_ResetCallback+0xa0>)
 80069ec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;                  /* Legacy weak CommutationCallback               */
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a12      	ldr	r2, [pc, #72]	; (8006a3c <TIM_ResetCallback+0xa4>)
 80069f4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;          /* Legacy weak CommutationHalfCpltCallback       */
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a11      	ldr	r2, [pc, #68]	; (8006a40 <TIM_ResetCallback+0xa8>)
 80069fc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;                   /* Legacy weak BreakCallback                     */
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a10      	ldr	r2, [pc, #64]	; (8006a44 <TIM_ResetCallback+0xac>)
 8006a04:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr
 8006a14:	08001ae1 	.word	0x08001ae1
 8006a18:	0800634d 	.word	0x0800634d
 8006a1c:	080063c5 	.word	0x080063c5
 8006a20:	080063d9 	.word	0x080063d9
 8006a24:	08006375 	.word	0x08006375
 8006a28:	08006389 	.word	0x08006389
 8006a2c:	08006361 	.word	0x08006361
 8006a30:	0800639d 	.word	0x0800639d
 8006a34:	080063b1 	.word	0x080063b1
 8006a38:	080063ed 	.word	0x080063ed
 8006a3c:	08006bc9 	.word	0x08006bc9
 8006a40:	08006bdd 	.word	0x08006bdd
 8006a44:	08006bf1 	.word	0x08006bf1

08006a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b085      	sub	sp, #20
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e050      	b.n	8006b02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a1c      	ldr	r2, [pc, #112]	; (8006b10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d018      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aac:	d013      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a18      	ldr	r2, [pc, #96]	; (8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d00e      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a16      	ldr	r2, [pc, #88]	; (8006b18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d009      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a15      	ldr	r2, [pc, #84]	; (8006b1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d004      	beq.n	8006ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a13      	ldr	r2, [pc, #76]	; (8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d10c      	bne.n	8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006adc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	68ba      	ldr	r2, [r7, #8]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3714      	adds	r7, #20
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	40010000 	.word	0x40010000
 8006b14:	40000400 	.word	0x40000400
 8006b18:	40000800 	.word	0x40000800
 8006b1c:	40000c00 	.word	0x40000c00
 8006b20:	40014000 	.word	0x40014000

08006b24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d101      	bne.n	8006b40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	e03d      	b.n	8006bbc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	695b      	ldr	r3, [r3, #20]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	69db      	ldr	r3, [r3, #28]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3714      	adds	r7, #20
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e04a      	b.n	8006cac <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d111      	bne.n	8006c46 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f8a0 	bl	8006d70 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d102      	bne.n	8006c3e <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	4a1e      	ldr	r2, [pc, #120]	; (8006cb4 <HAL_UART_Init+0xb0>)
 8006c3c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2224      	movs	r2, #36	; 0x24
 8006c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68da      	ldr	r2, [r3, #12]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c5c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f8be 	bl	8006de0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	691a      	ldr	r2, [r3, #16]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c72:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	695a      	ldr	r2, [r3, #20]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c82:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c92:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2220      	movs	r2, #32
 8006ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	08002539 	.word	0x08002539

08006cb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	460b      	mov	r3, r1
 8006d62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a10      	ldr	r2, [pc, #64]	; (8006dbc <UART_InitCallbacksToDefault+0x4c>)
 8006d7c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a0f      	ldr	r2, [pc, #60]	; (8006dc0 <UART_InitCallbacksToDefault+0x50>)
 8006d82:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a0f      	ldr	r2, [pc, #60]	; (8006dc4 <UART_InitCallbacksToDefault+0x54>)
 8006d88:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a0e      	ldr	r2, [pc, #56]	; (8006dc8 <UART_InitCallbacksToDefault+0x58>)
 8006d8e:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a0e      	ldr	r2, [pc, #56]	; (8006dcc <UART_InitCallbacksToDefault+0x5c>)
 8006d94:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a0d      	ldr	r2, [pc, #52]	; (8006dd0 <UART_InitCallbacksToDefault+0x60>)
 8006d9a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a0d      	ldr	r2, [pc, #52]	; (8006dd4 <UART_InitCallbacksToDefault+0x64>)
 8006da0:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a0c      	ldr	r2, [pc, #48]	; (8006dd8 <UART_InitCallbacksToDefault+0x68>)
 8006da6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a0c      	ldr	r2, [pc, #48]	; (8006ddc <UART_InitCallbacksToDefault+0x6c>)
 8006dac:	669a      	str	r2, [r3, #104]	; 0x68

}
 8006dae:	bf00      	nop
 8006db0:	370c      	adds	r7, #12
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	08006ccd 	.word	0x08006ccd
 8006dc0:	08006cb9 	.word	0x08006cb9
 8006dc4:	08006cf5 	.word	0x08006cf5
 8006dc8:	08006ce1 	.word	0x08006ce1
 8006dcc:	08006d09 	.word	0x08006d09
 8006dd0:	08006d1d 	.word	0x08006d1d
 8006dd4:	08006d31 	.word	0x08006d31
 8006dd8:	08006d45 	.word	0x08006d45
 8006ddc:	08006d59 	.word	0x08006d59

08006de0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de4:	b09f      	sub	sp, #124	; 0x7c
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006df6:	68d9      	ldr	r1, [r3, #12]
 8006df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	ea40 0301 	orr.w	r3, r0, r1
 8006e00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e04:	689a      	ldr	r2, [r3, #8]
 8006e06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e0e:	695b      	ldr	r3, [r3, #20]
 8006e10:	431a      	orrs	r2, r3
 8006e12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006e1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006e24:	f021 010c 	bic.w	r1, r1, #12
 8006e28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e2e:	430b      	orrs	r3, r1
 8006e30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	695b      	ldr	r3, [r3, #20]
 8006e38:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e3e:	6999      	ldr	r1, [r3, #24]
 8006e40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	ea40 0301 	orr.w	r3, r0, r1
 8006e48:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	4bc5      	ldr	r3, [pc, #788]	; (8007164 <UART_SetConfig+0x384>)
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d004      	beq.n	8006e5e <UART_SetConfig+0x7e>
 8006e54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	4bc3      	ldr	r3, [pc, #780]	; (8007168 <UART_SetConfig+0x388>)
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d103      	bne.n	8006e66 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e5e:	f7fe fa8b 	bl	8005378 <HAL_RCC_GetPCLK2Freq>
 8006e62:	6778      	str	r0, [r7, #116]	; 0x74
 8006e64:	e002      	b.n	8006e6c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e66:	f7fe fa73 	bl	8005350 <HAL_RCC_GetPCLK1Freq>
 8006e6a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e74:	f040 80b6 	bne.w	8006fe4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e7a:	461c      	mov	r4, r3
 8006e7c:	f04f 0500 	mov.w	r5, #0
 8006e80:	4622      	mov	r2, r4
 8006e82:	462b      	mov	r3, r5
 8006e84:	1891      	adds	r1, r2, r2
 8006e86:	6439      	str	r1, [r7, #64]	; 0x40
 8006e88:	415b      	adcs	r3, r3
 8006e8a:	647b      	str	r3, [r7, #68]	; 0x44
 8006e8c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006e90:	1912      	adds	r2, r2, r4
 8006e92:	eb45 0303 	adc.w	r3, r5, r3
 8006e96:	f04f 0000 	mov.w	r0, #0
 8006e9a:	f04f 0100 	mov.w	r1, #0
 8006e9e:	00d9      	lsls	r1, r3, #3
 8006ea0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006ea4:	00d0      	lsls	r0, r2, #3
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	1911      	adds	r1, r2, r4
 8006eac:	6639      	str	r1, [r7, #96]	; 0x60
 8006eae:	416b      	adcs	r3, r5
 8006eb0:	667b      	str	r3, [r7, #100]	; 0x64
 8006eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	1891      	adds	r1, r2, r2
 8006ebe:	63b9      	str	r1, [r7, #56]	; 0x38
 8006ec0:	415b      	adcs	r3, r3
 8006ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ec4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ec8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006ecc:	f7f9 fec4 	bl	8000c58 <__aeabi_uldivmod>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	4ba5      	ldr	r3, [pc, #660]	; (800716c <UART_SetConfig+0x38c>)
 8006ed6:	fba3 2302 	umull	r2, r3, r3, r2
 8006eda:	095b      	lsrs	r3, r3, #5
 8006edc:	011e      	lsls	r6, r3, #4
 8006ede:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ee0:	461c      	mov	r4, r3
 8006ee2:	f04f 0500 	mov.w	r5, #0
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	462b      	mov	r3, r5
 8006eea:	1891      	adds	r1, r2, r2
 8006eec:	6339      	str	r1, [r7, #48]	; 0x30
 8006eee:	415b      	adcs	r3, r3
 8006ef0:	637b      	str	r3, [r7, #52]	; 0x34
 8006ef2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006ef6:	1912      	adds	r2, r2, r4
 8006ef8:	eb45 0303 	adc.w	r3, r5, r3
 8006efc:	f04f 0000 	mov.w	r0, #0
 8006f00:	f04f 0100 	mov.w	r1, #0
 8006f04:	00d9      	lsls	r1, r3, #3
 8006f06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f0a:	00d0      	lsls	r0, r2, #3
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	1911      	adds	r1, r2, r4
 8006f12:	65b9      	str	r1, [r7, #88]	; 0x58
 8006f14:	416b      	adcs	r3, r5
 8006f16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	f04f 0300 	mov.w	r3, #0
 8006f22:	1891      	adds	r1, r2, r2
 8006f24:	62b9      	str	r1, [r7, #40]	; 0x28
 8006f26:	415b      	adcs	r3, r3
 8006f28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f2e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006f32:	f7f9 fe91 	bl	8000c58 <__aeabi_uldivmod>
 8006f36:	4602      	mov	r2, r0
 8006f38:	460b      	mov	r3, r1
 8006f3a:	4b8c      	ldr	r3, [pc, #560]	; (800716c <UART_SetConfig+0x38c>)
 8006f3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f40:	095b      	lsrs	r3, r3, #5
 8006f42:	2164      	movs	r1, #100	; 0x64
 8006f44:	fb01 f303 	mul.w	r3, r1, r3
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	00db      	lsls	r3, r3, #3
 8006f4c:	3332      	adds	r3, #50	; 0x32
 8006f4e:	4a87      	ldr	r2, [pc, #540]	; (800716c <UART_SetConfig+0x38c>)
 8006f50:	fba2 2303 	umull	r2, r3, r2, r3
 8006f54:	095b      	lsrs	r3, r3, #5
 8006f56:	005b      	lsls	r3, r3, #1
 8006f58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006f5c:	441e      	add	r6, r3
 8006f5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f60:	4618      	mov	r0, r3
 8006f62:	f04f 0100 	mov.w	r1, #0
 8006f66:	4602      	mov	r2, r0
 8006f68:	460b      	mov	r3, r1
 8006f6a:	1894      	adds	r4, r2, r2
 8006f6c:	623c      	str	r4, [r7, #32]
 8006f6e:	415b      	adcs	r3, r3
 8006f70:	627b      	str	r3, [r7, #36]	; 0x24
 8006f72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f76:	1812      	adds	r2, r2, r0
 8006f78:	eb41 0303 	adc.w	r3, r1, r3
 8006f7c:	f04f 0400 	mov.w	r4, #0
 8006f80:	f04f 0500 	mov.w	r5, #0
 8006f84:	00dd      	lsls	r5, r3, #3
 8006f86:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006f8a:	00d4      	lsls	r4, r2, #3
 8006f8c:	4622      	mov	r2, r4
 8006f8e:	462b      	mov	r3, r5
 8006f90:	1814      	adds	r4, r2, r0
 8006f92:	653c      	str	r4, [r7, #80]	; 0x50
 8006f94:	414b      	adcs	r3, r1
 8006f96:	657b      	str	r3, [r7, #84]	; 0x54
 8006f98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	f04f 0300 	mov.w	r3, #0
 8006fa2:	1891      	adds	r1, r2, r2
 8006fa4:	61b9      	str	r1, [r7, #24]
 8006fa6:	415b      	adcs	r3, r3
 8006fa8:	61fb      	str	r3, [r7, #28]
 8006faa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006fb2:	f7f9 fe51 	bl	8000c58 <__aeabi_uldivmod>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	4b6c      	ldr	r3, [pc, #432]	; (800716c <UART_SetConfig+0x38c>)
 8006fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8006fc0:	095b      	lsrs	r3, r3, #5
 8006fc2:	2164      	movs	r1, #100	; 0x64
 8006fc4:	fb01 f303 	mul.w	r3, r1, r3
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	3332      	adds	r3, #50	; 0x32
 8006fce:	4a67      	ldr	r2, [pc, #412]	; (800716c <UART_SetConfig+0x38c>)
 8006fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd4:	095b      	lsrs	r3, r3, #5
 8006fd6:	f003 0207 	and.w	r2, r3, #7
 8006fda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4432      	add	r2, r6
 8006fe0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006fe2:	e0b9      	b.n	8007158 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fe4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fe6:	461c      	mov	r4, r3
 8006fe8:	f04f 0500 	mov.w	r5, #0
 8006fec:	4622      	mov	r2, r4
 8006fee:	462b      	mov	r3, r5
 8006ff0:	1891      	adds	r1, r2, r2
 8006ff2:	6139      	str	r1, [r7, #16]
 8006ff4:	415b      	adcs	r3, r3
 8006ff6:	617b      	str	r3, [r7, #20]
 8006ff8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ffc:	1912      	adds	r2, r2, r4
 8006ffe:	eb45 0303 	adc.w	r3, r5, r3
 8007002:	f04f 0000 	mov.w	r0, #0
 8007006:	f04f 0100 	mov.w	r1, #0
 800700a:	00d9      	lsls	r1, r3, #3
 800700c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007010:	00d0      	lsls	r0, r2, #3
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	eb12 0804 	adds.w	r8, r2, r4
 800701a:	eb43 0905 	adc.w	r9, r3, r5
 800701e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	4618      	mov	r0, r3
 8007024:	f04f 0100 	mov.w	r1, #0
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	008b      	lsls	r3, r1, #2
 8007032:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007036:	0082      	lsls	r2, r0, #2
 8007038:	4640      	mov	r0, r8
 800703a:	4649      	mov	r1, r9
 800703c:	f7f9 fe0c 	bl	8000c58 <__aeabi_uldivmod>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4b49      	ldr	r3, [pc, #292]	; (800716c <UART_SetConfig+0x38c>)
 8007046:	fba3 2302 	umull	r2, r3, r3, r2
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	011e      	lsls	r6, r3, #4
 800704e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007050:	4618      	mov	r0, r3
 8007052:	f04f 0100 	mov.w	r1, #0
 8007056:	4602      	mov	r2, r0
 8007058:	460b      	mov	r3, r1
 800705a:	1894      	adds	r4, r2, r2
 800705c:	60bc      	str	r4, [r7, #8]
 800705e:	415b      	adcs	r3, r3
 8007060:	60fb      	str	r3, [r7, #12]
 8007062:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007066:	1812      	adds	r2, r2, r0
 8007068:	eb41 0303 	adc.w	r3, r1, r3
 800706c:	f04f 0400 	mov.w	r4, #0
 8007070:	f04f 0500 	mov.w	r5, #0
 8007074:	00dd      	lsls	r5, r3, #3
 8007076:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800707a:	00d4      	lsls	r4, r2, #3
 800707c:	4622      	mov	r2, r4
 800707e:	462b      	mov	r3, r5
 8007080:	1814      	adds	r4, r2, r0
 8007082:	64bc      	str	r4, [r7, #72]	; 0x48
 8007084:	414b      	adcs	r3, r1
 8007086:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007088:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	4618      	mov	r0, r3
 800708e:	f04f 0100 	mov.w	r1, #0
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	f04f 0300 	mov.w	r3, #0
 800709a:	008b      	lsls	r3, r1, #2
 800709c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80070a0:	0082      	lsls	r2, r0, #2
 80070a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80070a6:	f7f9 fdd7 	bl	8000c58 <__aeabi_uldivmod>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4b2f      	ldr	r3, [pc, #188]	; (800716c <UART_SetConfig+0x38c>)
 80070b0:	fba3 1302 	umull	r1, r3, r3, r2
 80070b4:	095b      	lsrs	r3, r3, #5
 80070b6:	2164      	movs	r1, #100	; 0x64
 80070b8:	fb01 f303 	mul.w	r3, r1, r3
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	3332      	adds	r3, #50	; 0x32
 80070c2:	4a2a      	ldr	r2, [pc, #168]	; (800716c <UART_SetConfig+0x38c>)
 80070c4:	fba2 2303 	umull	r2, r3, r2, r3
 80070c8:	095b      	lsrs	r3, r3, #5
 80070ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070ce:	441e      	add	r6, r3
 80070d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070d2:	4618      	mov	r0, r3
 80070d4:	f04f 0100 	mov.w	r1, #0
 80070d8:	4602      	mov	r2, r0
 80070da:	460b      	mov	r3, r1
 80070dc:	1894      	adds	r4, r2, r2
 80070de:	603c      	str	r4, [r7, #0]
 80070e0:	415b      	adcs	r3, r3
 80070e2:	607b      	str	r3, [r7, #4]
 80070e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070e8:	1812      	adds	r2, r2, r0
 80070ea:	eb41 0303 	adc.w	r3, r1, r3
 80070ee:	f04f 0400 	mov.w	r4, #0
 80070f2:	f04f 0500 	mov.w	r5, #0
 80070f6:	00dd      	lsls	r5, r3, #3
 80070f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80070fc:	00d4      	lsls	r4, r2, #3
 80070fe:	4622      	mov	r2, r4
 8007100:	462b      	mov	r3, r5
 8007102:	eb12 0a00 	adds.w	sl, r2, r0
 8007106:	eb43 0b01 	adc.w	fp, r3, r1
 800710a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	4618      	mov	r0, r3
 8007110:	f04f 0100 	mov.w	r1, #0
 8007114:	f04f 0200 	mov.w	r2, #0
 8007118:	f04f 0300 	mov.w	r3, #0
 800711c:	008b      	lsls	r3, r1, #2
 800711e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007122:	0082      	lsls	r2, r0, #2
 8007124:	4650      	mov	r0, sl
 8007126:	4659      	mov	r1, fp
 8007128:	f7f9 fd96 	bl	8000c58 <__aeabi_uldivmod>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4b0e      	ldr	r3, [pc, #56]	; (800716c <UART_SetConfig+0x38c>)
 8007132:	fba3 1302 	umull	r1, r3, r3, r2
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	2164      	movs	r1, #100	; 0x64
 800713a:	fb01 f303 	mul.w	r3, r1, r3
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	3332      	adds	r3, #50	; 0x32
 8007144:	4a09      	ldr	r2, [pc, #36]	; (800716c <UART_SetConfig+0x38c>)
 8007146:	fba2 2303 	umull	r2, r3, r2, r3
 800714a:	095b      	lsrs	r3, r3, #5
 800714c:	f003 020f 	and.w	r2, r3, #15
 8007150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4432      	add	r2, r6
 8007156:	609a      	str	r2, [r3, #8]
}
 8007158:	bf00      	nop
 800715a:	377c      	adds	r7, #124	; 0x7c
 800715c:	46bd      	mov	sp, r7
 800715e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007162:	bf00      	nop
 8007164:	40011000 	.word	0x40011000
 8007168:	40011400 	.word	0x40011400
 800716c:	51eb851f 	.word	0x51eb851f

08007170 <__errno>:
 8007170:	4b01      	ldr	r3, [pc, #4]	; (8007178 <__errno+0x8>)
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	20000054 	.word	0x20000054

0800717c <__libc_init_array>:
 800717c:	b570      	push	{r4, r5, r6, lr}
 800717e:	4d0d      	ldr	r5, [pc, #52]	; (80071b4 <__libc_init_array+0x38>)
 8007180:	4c0d      	ldr	r4, [pc, #52]	; (80071b8 <__libc_init_array+0x3c>)
 8007182:	1b64      	subs	r4, r4, r5
 8007184:	10a4      	asrs	r4, r4, #2
 8007186:	2600      	movs	r6, #0
 8007188:	42a6      	cmp	r6, r4
 800718a:	d109      	bne.n	80071a0 <__libc_init_array+0x24>
 800718c:	4d0b      	ldr	r5, [pc, #44]	; (80071bc <__libc_init_array+0x40>)
 800718e:	4c0c      	ldr	r4, [pc, #48]	; (80071c0 <__libc_init_array+0x44>)
 8007190:	f002 feb4 	bl	8009efc <_init>
 8007194:	1b64      	subs	r4, r4, r5
 8007196:	10a4      	asrs	r4, r4, #2
 8007198:	2600      	movs	r6, #0
 800719a:	42a6      	cmp	r6, r4
 800719c:	d105      	bne.n	80071aa <__libc_init_array+0x2e>
 800719e:	bd70      	pop	{r4, r5, r6, pc}
 80071a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80071a4:	4798      	blx	r3
 80071a6:	3601      	adds	r6, #1
 80071a8:	e7ee      	b.n	8007188 <__libc_init_array+0xc>
 80071aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ae:	4798      	blx	r3
 80071b0:	3601      	adds	r6, #1
 80071b2:	e7f2      	b.n	800719a <__libc_init_array+0x1e>
 80071b4:	0800a384 	.word	0x0800a384
 80071b8:	0800a384 	.word	0x0800a384
 80071bc:	0800a384 	.word	0x0800a384
 80071c0:	0800a388 	.word	0x0800a388

080071c4 <memset>:
 80071c4:	4402      	add	r2, r0
 80071c6:	4603      	mov	r3, r0
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d100      	bne.n	80071ce <memset+0xa>
 80071cc:	4770      	bx	lr
 80071ce:	f803 1b01 	strb.w	r1, [r3], #1
 80071d2:	e7f9      	b.n	80071c8 <memset+0x4>

080071d4 <__cvt>:
 80071d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071d8:	ec55 4b10 	vmov	r4, r5, d0
 80071dc:	2d00      	cmp	r5, #0
 80071de:	460e      	mov	r6, r1
 80071e0:	4619      	mov	r1, r3
 80071e2:	462b      	mov	r3, r5
 80071e4:	bfbb      	ittet	lt
 80071e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80071ea:	461d      	movlt	r5, r3
 80071ec:	2300      	movge	r3, #0
 80071ee:	232d      	movlt	r3, #45	; 0x2d
 80071f0:	700b      	strb	r3, [r1, #0]
 80071f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071f4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80071f8:	4691      	mov	r9, r2
 80071fa:	f023 0820 	bic.w	r8, r3, #32
 80071fe:	bfbc      	itt	lt
 8007200:	4622      	movlt	r2, r4
 8007202:	4614      	movlt	r4, r2
 8007204:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007208:	d005      	beq.n	8007216 <__cvt+0x42>
 800720a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800720e:	d100      	bne.n	8007212 <__cvt+0x3e>
 8007210:	3601      	adds	r6, #1
 8007212:	2102      	movs	r1, #2
 8007214:	e000      	b.n	8007218 <__cvt+0x44>
 8007216:	2103      	movs	r1, #3
 8007218:	ab03      	add	r3, sp, #12
 800721a:	9301      	str	r3, [sp, #4]
 800721c:	ab02      	add	r3, sp, #8
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	ec45 4b10 	vmov	d0, r4, r5
 8007224:	4653      	mov	r3, sl
 8007226:	4632      	mov	r2, r6
 8007228:	f000 fcea 	bl	8007c00 <_dtoa_r>
 800722c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007230:	4607      	mov	r7, r0
 8007232:	d102      	bne.n	800723a <__cvt+0x66>
 8007234:	f019 0f01 	tst.w	r9, #1
 8007238:	d022      	beq.n	8007280 <__cvt+0xac>
 800723a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800723e:	eb07 0906 	add.w	r9, r7, r6
 8007242:	d110      	bne.n	8007266 <__cvt+0x92>
 8007244:	783b      	ldrb	r3, [r7, #0]
 8007246:	2b30      	cmp	r3, #48	; 0x30
 8007248:	d10a      	bne.n	8007260 <__cvt+0x8c>
 800724a:	2200      	movs	r2, #0
 800724c:	2300      	movs	r3, #0
 800724e:	4620      	mov	r0, r4
 8007250:	4629      	mov	r1, r5
 8007252:	f7f9 fc41 	bl	8000ad8 <__aeabi_dcmpeq>
 8007256:	b918      	cbnz	r0, 8007260 <__cvt+0x8c>
 8007258:	f1c6 0601 	rsb	r6, r6, #1
 800725c:	f8ca 6000 	str.w	r6, [sl]
 8007260:	f8da 3000 	ldr.w	r3, [sl]
 8007264:	4499      	add	r9, r3
 8007266:	2200      	movs	r2, #0
 8007268:	2300      	movs	r3, #0
 800726a:	4620      	mov	r0, r4
 800726c:	4629      	mov	r1, r5
 800726e:	f7f9 fc33 	bl	8000ad8 <__aeabi_dcmpeq>
 8007272:	b108      	cbz	r0, 8007278 <__cvt+0xa4>
 8007274:	f8cd 900c 	str.w	r9, [sp, #12]
 8007278:	2230      	movs	r2, #48	; 0x30
 800727a:	9b03      	ldr	r3, [sp, #12]
 800727c:	454b      	cmp	r3, r9
 800727e:	d307      	bcc.n	8007290 <__cvt+0xbc>
 8007280:	9b03      	ldr	r3, [sp, #12]
 8007282:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007284:	1bdb      	subs	r3, r3, r7
 8007286:	4638      	mov	r0, r7
 8007288:	6013      	str	r3, [r2, #0]
 800728a:	b004      	add	sp, #16
 800728c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007290:	1c59      	adds	r1, r3, #1
 8007292:	9103      	str	r1, [sp, #12]
 8007294:	701a      	strb	r2, [r3, #0]
 8007296:	e7f0      	b.n	800727a <__cvt+0xa6>

08007298 <__exponent>:
 8007298:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800729a:	4603      	mov	r3, r0
 800729c:	2900      	cmp	r1, #0
 800729e:	bfb8      	it	lt
 80072a0:	4249      	neglt	r1, r1
 80072a2:	f803 2b02 	strb.w	r2, [r3], #2
 80072a6:	bfb4      	ite	lt
 80072a8:	222d      	movlt	r2, #45	; 0x2d
 80072aa:	222b      	movge	r2, #43	; 0x2b
 80072ac:	2909      	cmp	r1, #9
 80072ae:	7042      	strb	r2, [r0, #1]
 80072b0:	dd2a      	ble.n	8007308 <__exponent+0x70>
 80072b2:	f10d 0407 	add.w	r4, sp, #7
 80072b6:	46a4      	mov	ip, r4
 80072b8:	270a      	movs	r7, #10
 80072ba:	46a6      	mov	lr, r4
 80072bc:	460a      	mov	r2, r1
 80072be:	fb91 f6f7 	sdiv	r6, r1, r7
 80072c2:	fb07 1516 	mls	r5, r7, r6, r1
 80072c6:	3530      	adds	r5, #48	; 0x30
 80072c8:	2a63      	cmp	r2, #99	; 0x63
 80072ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80072ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80072d2:	4631      	mov	r1, r6
 80072d4:	dcf1      	bgt.n	80072ba <__exponent+0x22>
 80072d6:	3130      	adds	r1, #48	; 0x30
 80072d8:	f1ae 0502 	sub.w	r5, lr, #2
 80072dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80072e0:	1c44      	adds	r4, r0, #1
 80072e2:	4629      	mov	r1, r5
 80072e4:	4561      	cmp	r1, ip
 80072e6:	d30a      	bcc.n	80072fe <__exponent+0x66>
 80072e8:	f10d 0209 	add.w	r2, sp, #9
 80072ec:	eba2 020e 	sub.w	r2, r2, lr
 80072f0:	4565      	cmp	r5, ip
 80072f2:	bf88      	it	hi
 80072f4:	2200      	movhi	r2, #0
 80072f6:	4413      	add	r3, r2
 80072f8:	1a18      	subs	r0, r3, r0
 80072fa:	b003      	add	sp, #12
 80072fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007302:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007306:	e7ed      	b.n	80072e4 <__exponent+0x4c>
 8007308:	2330      	movs	r3, #48	; 0x30
 800730a:	3130      	adds	r1, #48	; 0x30
 800730c:	7083      	strb	r3, [r0, #2]
 800730e:	70c1      	strb	r1, [r0, #3]
 8007310:	1d03      	adds	r3, r0, #4
 8007312:	e7f1      	b.n	80072f8 <__exponent+0x60>

08007314 <_printf_float>:
 8007314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007318:	ed2d 8b02 	vpush	{d8}
 800731c:	b08d      	sub	sp, #52	; 0x34
 800731e:	460c      	mov	r4, r1
 8007320:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007324:	4616      	mov	r6, r2
 8007326:	461f      	mov	r7, r3
 8007328:	4605      	mov	r5, r0
 800732a:	f001 fa55 	bl	80087d8 <_localeconv_r>
 800732e:	f8d0 a000 	ldr.w	sl, [r0]
 8007332:	4650      	mov	r0, sl
 8007334:	f7f8 ff54 	bl	80001e0 <strlen>
 8007338:	2300      	movs	r3, #0
 800733a:	930a      	str	r3, [sp, #40]	; 0x28
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	9305      	str	r3, [sp, #20]
 8007340:	f8d8 3000 	ldr.w	r3, [r8]
 8007344:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007348:	3307      	adds	r3, #7
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	f103 0208 	add.w	r2, r3, #8
 8007352:	f8c8 2000 	str.w	r2, [r8]
 8007356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800735e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007362:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007366:	9307      	str	r3, [sp, #28]
 8007368:	f8cd 8018 	str.w	r8, [sp, #24]
 800736c:	ee08 0a10 	vmov	s16, r0
 8007370:	4b9f      	ldr	r3, [pc, #636]	; (80075f0 <_printf_float+0x2dc>)
 8007372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007376:	f04f 32ff 	mov.w	r2, #4294967295
 800737a:	f7f9 fbdf 	bl	8000b3c <__aeabi_dcmpun>
 800737e:	bb88      	cbnz	r0, 80073e4 <_printf_float+0xd0>
 8007380:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007384:	4b9a      	ldr	r3, [pc, #616]	; (80075f0 <_printf_float+0x2dc>)
 8007386:	f04f 32ff 	mov.w	r2, #4294967295
 800738a:	f7f9 fbb9 	bl	8000b00 <__aeabi_dcmple>
 800738e:	bb48      	cbnz	r0, 80073e4 <_printf_float+0xd0>
 8007390:	2200      	movs	r2, #0
 8007392:	2300      	movs	r3, #0
 8007394:	4640      	mov	r0, r8
 8007396:	4649      	mov	r1, r9
 8007398:	f7f9 fba8 	bl	8000aec <__aeabi_dcmplt>
 800739c:	b110      	cbz	r0, 80073a4 <_printf_float+0x90>
 800739e:	232d      	movs	r3, #45	; 0x2d
 80073a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073a4:	4b93      	ldr	r3, [pc, #588]	; (80075f4 <_printf_float+0x2e0>)
 80073a6:	4894      	ldr	r0, [pc, #592]	; (80075f8 <_printf_float+0x2e4>)
 80073a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80073ac:	bf94      	ite	ls
 80073ae:	4698      	movls	r8, r3
 80073b0:	4680      	movhi	r8, r0
 80073b2:	2303      	movs	r3, #3
 80073b4:	6123      	str	r3, [r4, #16]
 80073b6:	9b05      	ldr	r3, [sp, #20]
 80073b8:	f023 0204 	bic.w	r2, r3, #4
 80073bc:	6022      	str	r2, [r4, #0]
 80073be:	f04f 0900 	mov.w	r9, #0
 80073c2:	9700      	str	r7, [sp, #0]
 80073c4:	4633      	mov	r3, r6
 80073c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80073c8:	4621      	mov	r1, r4
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 f9d8 	bl	8007780 <_printf_common>
 80073d0:	3001      	adds	r0, #1
 80073d2:	f040 8090 	bne.w	80074f6 <_printf_float+0x1e2>
 80073d6:	f04f 30ff 	mov.w	r0, #4294967295
 80073da:	b00d      	add	sp, #52	; 0x34
 80073dc:	ecbd 8b02 	vpop	{d8}
 80073e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e4:	4642      	mov	r2, r8
 80073e6:	464b      	mov	r3, r9
 80073e8:	4640      	mov	r0, r8
 80073ea:	4649      	mov	r1, r9
 80073ec:	f7f9 fba6 	bl	8000b3c <__aeabi_dcmpun>
 80073f0:	b140      	cbz	r0, 8007404 <_printf_float+0xf0>
 80073f2:	464b      	mov	r3, r9
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bfbc      	itt	lt
 80073f8:	232d      	movlt	r3, #45	; 0x2d
 80073fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80073fe:	487f      	ldr	r0, [pc, #508]	; (80075fc <_printf_float+0x2e8>)
 8007400:	4b7f      	ldr	r3, [pc, #508]	; (8007600 <_printf_float+0x2ec>)
 8007402:	e7d1      	b.n	80073a8 <_printf_float+0x94>
 8007404:	6863      	ldr	r3, [r4, #4]
 8007406:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800740a:	9206      	str	r2, [sp, #24]
 800740c:	1c5a      	adds	r2, r3, #1
 800740e:	d13f      	bne.n	8007490 <_printf_float+0x17c>
 8007410:	2306      	movs	r3, #6
 8007412:	6063      	str	r3, [r4, #4]
 8007414:	9b05      	ldr	r3, [sp, #20]
 8007416:	6861      	ldr	r1, [r4, #4]
 8007418:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800741c:	2300      	movs	r3, #0
 800741e:	9303      	str	r3, [sp, #12]
 8007420:	ab0a      	add	r3, sp, #40	; 0x28
 8007422:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007426:	ab09      	add	r3, sp, #36	; 0x24
 8007428:	ec49 8b10 	vmov	d0, r8, r9
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	6022      	str	r2, [r4, #0]
 8007430:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007434:	4628      	mov	r0, r5
 8007436:	f7ff fecd 	bl	80071d4 <__cvt>
 800743a:	9b06      	ldr	r3, [sp, #24]
 800743c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800743e:	2b47      	cmp	r3, #71	; 0x47
 8007440:	4680      	mov	r8, r0
 8007442:	d108      	bne.n	8007456 <_printf_float+0x142>
 8007444:	1cc8      	adds	r0, r1, #3
 8007446:	db02      	blt.n	800744e <_printf_float+0x13a>
 8007448:	6863      	ldr	r3, [r4, #4]
 800744a:	4299      	cmp	r1, r3
 800744c:	dd41      	ble.n	80074d2 <_printf_float+0x1be>
 800744e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007452:	fa5f fb8b 	uxtb.w	fp, fp
 8007456:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800745a:	d820      	bhi.n	800749e <_printf_float+0x18a>
 800745c:	3901      	subs	r1, #1
 800745e:	465a      	mov	r2, fp
 8007460:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007464:	9109      	str	r1, [sp, #36]	; 0x24
 8007466:	f7ff ff17 	bl	8007298 <__exponent>
 800746a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800746c:	1813      	adds	r3, r2, r0
 800746e:	2a01      	cmp	r2, #1
 8007470:	4681      	mov	r9, r0
 8007472:	6123      	str	r3, [r4, #16]
 8007474:	dc02      	bgt.n	800747c <_printf_float+0x168>
 8007476:	6822      	ldr	r2, [r4, #0]
 8007478:	07d2      	lsls	r2, r2, #31
 800747a:	d501      	bpl.n	8007480 <_printf_float+0x16c>
 800747c:	3301      	adds	r3, #1
 800747e:	6123      	str	r3, [r4, #16]
 8007480:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007484:	2b00      	cmp	r3, #0
 8007486:	d09c      	beq.n	80073c2 <_printf_float+0xae>
 8007488:	232d      	movs	r3, #45	; 0x2d
 800748a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800748e:	e798      	b.n	80073c2 <_printf_float+0xae>
 8007490:	9a06      	ldr	r2, [sp, #24]
 8007492:	2a47      	cmp	r2, #71	; 0x47
 8007494:	d1be      	bne.n	8007414 <_printf_float+0x100>
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1bc      	bne.n	8007414 <_printf_float+0x100>
 800749a:	2301      	movs	r3, #1
 800749c:	e7b9      	b.n	8007412 <_printf_float+0xfe>
 800749e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80074a2:	d118      	bne.n	80074d6 <_printf_float+0x1c2>
 80074a4:	2900      	cmp	r1, #0
 80074a6:	6863      	ldr	r3, [r4, #4]
 80074a8:	dd0b      	ble.n	80074c2 <_printf_float+0x1ae>
 80074aa:	6121      	str	r1, [r4, #16]
 80074ac:	b913      	cbnz	r3, 80074b4 <_printf_float+0x1a0>
 80074ae:	6822      	ldr	r2, [r4, #0]
 80074b0:	07d0      	lsls	r0, r2, #31
 80074b2:	d502      	bpl.n	80074ba <_printf_float+0x1a6>
 80074b4:	3301      	adds	r3, #1
 80074b6:	440b      	add	r3, r1
 80074b8:	6123      	str	r3, [r4, #16]
 80074ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80074bc:	f04f 0900 	mov.w	r9, #0
 80074c0:	e7de      	b.n	8007480 <_printf_float+0x16c>
 80074c2:	b913      	cbnz	r3, 80074ca <_printf_float+0x1b6>
 80074c4:	6822      	ldr	r2, [r4, #0]
 80074c6:	07d2      	lsls	r2, r2, #31
 80074c8:	d501      	bpl.n	80074ce <_printf_float+0x1ba>
 80074ca:	3302      	adds	r3, #2
 80074cc:	e7f4      	b.n	80074b8 <_printf_float+0x1a4>
 80074ce:	2301      	movs	r3, #1
 80074d0:	e7f2      	b.n	80074b8 <_printf_float+0x1a4>
 80074d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80074d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074d8:	4299      	cmp	r1, r3
 80074da:	db05      	blt.n	80074e8 <_printf_float+0x1d4>
 80074dc:	6823      	ldr	r3, [r4, #0]
 80074de:	6121      	str	r1, [r4, #16]
 80074e0:	07d8      	lsls	r0, r3, #31
 80074e2:	d5ea      	bpl.n	80074ba <_printf_float+0x1a6>
 80074e4:	1c4b      	adds	r3, r1, #1
 80074e6:	e7e7      	b.n	80074b8 <_printf_float+0x1a4>
 80074e8:	2900      	cmp	r1, #0
 80074ea:	bfd4      	ite	le
 80074ec:	f1c1 0202 	rsble	r2, r1, #2
 80074f0:	2201      	movgt	r2, #1
 80074f2:	4413      	add	r3, r2
 80074f4:	e7e0      	b.n	80074b8 <_printf_float+0x1a4>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	055a      	lsls	r2, r3, #21
 80074fa:	d407      	bmi.n	800750c <_printf_float+0x1f8>
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	4642      	mov	r2, r8
 8007500:	4631      	mov	r1, r6
 8007502:	4628      	mov	r0, r5
 8007504:	47b8      	blx	r7
 8007506:	3001      	adds	r0, #1
 8007508:	d12c      	bne.n	8007564 <_printf_float+0x250>
 800750a:	e764      	b.n	80073d6 <_printf_float+0xc2>
 800750c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007510:	f240 80e0 	bls.w	80076d4 <_printf_float+0x3c0>
 8007514:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007518:	2200      	movs	r2, #0
 800751a:	2300      	movs	r3, #0
 800751c:	f7f9 fadc 	bl	8000ad8 <__aeabi_dcmpeq>
 8007520:	2800      	cmp	r0, #0
 8007522:	d034      	beq.n	800758e <_printf_float+0x27a>
 8007524:	4a37      	ldr	r2, [pc, #220]	; (8007604 <_printf_float+0x2f0>)
 8007526:	2301      	movs	r3, #1
 8007528:	4631      	mov	r1, r6
 800752a:	4628      	mov	r0, r5
 800752c:	47b8      	blx	r7
 800752e:	3001      	adds	r0, #1
 8007530:	f43f af51 	beq.w	80073d6 <_printf_float+0xc2>
 8007534:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007538:	429a      	cmp	r2, r3
 800753a:	db02      	blt.n	8007542 <_printf_float+0x22e>
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	07d8      	lsls	r0, r3, #31
 8007540:	d510      	bpl.n	8007564 <_printf_float+0x250>
 8007542:	ee18 3a10 	vmov	r3, s16
 8007546:	4652      	mov	r2, sl
 8007548:	4631      	mov	r1, r6
 800754a:	4628      	mov	r0, r5
 800754c:	47b8      	blx	r7
 800754e:	3001      	adds	r0, #1
 8007550:	f43f af41 	beq.w	80073d6 <_printf_float+0xc2>
 8007554:	f04f 0800 	mov.w	r8, #0
 8007558:	f104 091a 	add.w	r9, r4, #26
 800755c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800755e:	3b01      	subs	r3, #1
 8007560:	4543      	cmp	r3, r8
 8007562:	dc09      	bgt.n	8007578 <_printf_float+0x264>
 8007564:	6823      	ldr	r3, [r4, #0]
 8007566:	079b      	lsls	r3, r3, #30
 8007568:	f100 8105 	bmi.w	8007776 <_printf_float+0x462>
 800756c:	68e0      	ldr	r0, [r4, #12]
 800756e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007570:	4298      	cmp	r0, r3
 8007572:	bfb8      	it	lt
 8007574:	4618      	movlt	r0, r3
 8007576:	e730      	b.n	80073da <_printf_float+0xc6>
 8007578:	2301      	movs	r3, #1
 800757a:	464a      	mov	r2, r9
 800757c:	4631      	mov	r1, r6
 800757e:	4628      	mov	r0, r5
 8007580:	47b8      	blx	r7
 8007582:	3001      	adds	r0, #1
 8007584:	f43f af27 	beq.w	80073d6 <_printf_float+0xc2>
 8007588:	f108 0801 	add.w	r8, r8, #1
 800758c:	e7e6      	b.n	800755c <_printf_float+0x248>
 800758e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007590:	2b00      	cmp	r3, #0
 8007592:	dc39      	bgt.n	8007608 <_printf_float+0x2f4>
 8007594:	4a1b      	ldr	r2, [pc, #108]	; (8007604 <_printf_float+0x2f0>)
 8007596:	2301      	movs	r3, #1
 8007598:	4631      	mov	r1, r6
 800759a:	4628      	mov	r0, r5
 800759c:	47b8      	blx	r7
 800759e:	3001      	adds	r0, #1
 80075a0:	f43f af19 	beq.w	80073d6 <_printf_float+0xc2>
 80075a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075a8:	4313      	orrs	r3, r2
 80075aa:	d102      	bne.n	80075b2 <_printf_float+0x29e>
 80075ac:	6823      	ldr	r3, [r4, #0]
 80075ae:	07d9      	lsls	r1, r3, #31
 80075b0:	d5d8      	bpl.n	8007564 <_printf_float+0x250>
 80075b2:	ee18 3a10 	vmov	r3, s16
 80075b6:	4652      	mov	r2, sl
 80075b8:	4631      	mov	r1, r6
 80075ba:	4628      	mov	r0, r5
 80075bc:	47b8      	blx	r7
 80075be:	3001      	adds	r0, #1
 80075c0:	f43f af09 	beq.w	80073d6 <_printf_float+0xc2>
 80075c4:	f04f 0900 	mov.w	r9, #0
 80075c8:	f104 0a1a 	add.w	sl, r4, #26
 80075cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ce:	425b      	negs	r3, r3
 80075d0:	454b      	cmp	r3, r9
 80075d2:	dc01      	bgt.n	80075d8 <_printf_float+0x2c4>
 80075d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075d6:	e792      	b.n	80074fe <_printf_float+0x1ea>
 80075d8:	2301      	movs	r3, #1
 80075da:	4652      	mov	r2, sl
 80075dc:	4631      	mov	r1, r6
 80075de:	4628      	mov	r0, r5
 80075e0:	47b8      	blx	r7
 80075e2:	3001      	adds	r0, #1
 80075e4:	f43f aef7 	beq.w	80073d6 <_printf_float+0xc2>
 80075e8:	f109 0901 	add.w	r9, r9, #1
 80075ec:	e7ee      	b.n	80075cc <_printf_float+0x2b8>
 80075ee:	bf00      	nop
 80075f0:	7fefffff 	.word	0x7fefffff
 80075f4:	08009fa0 	.word	0x08009fa0
 80075f8:	08009fa4 	.word	0x08009fa4
 80075fc:	08009fac 	.word	0x08009fac
 8007600:	08009fa8 	.word	0x08009fa8
 8007604:	08009fb0 	.word	0x08009fb0
 8007608:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800760a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800760c:	429a      	cmp	r2, r3
 800760e:	bfa8      	it	ge
 8007610:	461a      	movge	r2, r3
 8007612:	2a00      	cmp	r2, #0
 8007614:	4691      	mov	r9, r2
 8007616:	dc37      	bgt.n	8007688 <_printf_float+0x374>
 8007618:	f04f 0b00 	mov.w	fp, #0
 800761c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007620:	f104 021a 	add.w	r2, r4, #26
 8007624:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007626:	9305      	str	r3, [sp, #20]
 8007628:	eba3 0309 	sub.w	r3, r3, r9
 800762c:	455b      	cmp	r3, fp
 800762e:	dc33      	bgt.n	8007698 <_printf_float+0x384>
 8007630:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007634:	429a      	cmp	r2, r3
 8007636:	db3b      	blt.n	80076b0 <_printf_float+0x39c>
 8007638:	6823      	ldr	r3, [r4, #0]
 800763a:	07da      	lsls	r2, r3, #31
 800763c:	d438      	bmi.n	80076b0 <_printf_float+0x39c>
 800763e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007640:	9b05      	ldr	r3, [sp, #20]
 8007642:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	eba2 0901 	sub.w	r9, r2, r1
 800764a:	4599      	cmp	r9, r3
 800764c:	bfa8      	it	ge
 800764e:	4699      	movge	r9, r3
 8007650:	f1b9 0f00 	cmp.w	r9, #0
 8007654:	dc35      	bgt.n	80076c2 <_printf_float+0x3ae>
 8007656:	f04f 0800 	mov.w	r8, #0
 800765a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800765e:	f104 0a1a 	add.w	sl, r4, #26
 8007662:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007666:	1a9b      	subs	r3, r3, r2
 8007668:	eba3 0309 	sub.w	r3, r3, r9
 800766c:	4543      	cmp	r3, r8
 800766e:	f77f af79 	ble.w	8007564 <_printf_float+0x250>
 8007672:	2301      	movs	r3, #1
 8007674:	4652      	mov	r2, sl
 8007676:	4631      	mov	r1, r6
 8007678:	4628      	mov	r0, r5
 800767a:	47b8      	blx	r7
 800767c:	3001      	adds	r0, #1
 800767e:	f43f aeaa 	beq.w	80073d6 <_printf_float+0xc2>
 8007682:	f108 0801 	add.w	r8, r8, #1
 8007686:	e7ec      	b.n	8007662 <_printf_float+0x34e>
 8007688:	4613      	mov	r3, r2
 800768a:	4631      	mov	r1, r6
 800768c:	4642      	mov	r2, r8
 800768e:	4628      	mov	r0, r5
 8007690:	47b8      	blx	r7
 8007692:	3001      	adds	r0, #1
 8007694:	d1c0      	bne.n	8007618 <_printf_float+0x304>
 8007696:	e69e      	b.n	80073d6 <_printf_float+0xc2>
 8007698:	2301      	movs	r3, #1
 800769a:	4631      	mov	r1, r6
 800769c:	4628      	mov	r0, r5
 800769e:	9205      	str	r2, [sp, #20]
 80076a0:	47b8      	blx	r7
 80076a2:	3001      	adds	r0, #1
 80076a4:	f43f ae97 	beq.w	80073d6 <_printf_float+0xc2>
 80076a8:	9a05      	ldr	r2, [sp, #20]
 80076aa:	f10b 0b01 	add.w	fp, fp, #1
 80076ae:	e7b9      	b.n	8007624 <_printf_float+0x310>
 80076b0:	ee18 3a10 	vmov	r3, s16
 80076b4:	4652      	mov	r2, sl
 80076b6:	4631      	mov	r1, r6
 80076b8:	4628      	mov	r0, r5
 80076ba:	47b8      	blx	r7
 80076bc:	3001      	adds	r0, #1
 80076be:	d1be      	bne.n	800763e <_printf_float+0x32a>
 80076c0:	e689      	b.n	80073d6 <_printf_float+0xc2>
 80076c2:	9a05      	ldr	r2, [sp, #20]
 80076c4:	464b      	mov	r3, r9
 80076c6:	4442      	add	r2, r8
 80076c8:	4631      	mov	r1, r6
 80076ca:	4628      	mov	r0, r5
 80076cc:	47b8      	blx	r7
 80076ce:	3001      	adds	r0, #1
 80076d0:	d1c1      	bne.n	8007656 <_printf_float+0x342>
 80076d2:	e680      	b.n	80073d6 <_printf_float+0xc2>
 80076d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076d6:	2a01      	cmp	r2, #1
 80076d8:	dc01      	bgt.n	80076de <_printf_float+0x3ca>
 80076da:	07db      	lsls	r3, r3, #31
 80076dc:	d538      	bpl.n	8007750 <_printf_float+0x43c>
 80076de:	2301      	movs	r3, #1
 80076e0:	4642      	mov	r2, r8
 80076e2:	4631      	mov	r1, r6
 80076e4:	4628      	mov	r0, r5
 80076e6:	47b8      	blx	r7
 80076e8:	3001      	adds	r0, #1
 80076ea:	f43f ae74 	beq.w	80073d6 <_printf_float+0xc2>
 80076ee:	ee18 3a10 	vmov	r3, s16
 80076f2:	4652      	mov	r2, sl
 80076f4:	4631      	mov	r1, r6
 80076f6:	4628      	mov	r0, r5
 80076f8:	47b8      	blx	r7
 80076fa:	3001      	adds	r0, #1
 80076fc:	f43f ae6b 	beq.w	80073d6 <_printf_float+0xc2>
 8007700:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007704:	2200      	movs	r2, #0
 8007706:	2300      	movs	r3, #0
 8007708:	f7f9 f9e6 	bl	8000ad8 <__aeabi_dcmpeq>
 800770c:	b9d8      	cbnz	r0, 8007746 <_printf_float+0x432>
 800770e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007710:	f108 0201 	add.w	r2, r8, #1
 8007714:	3b01      	subs	r3, #1
 8007716:	4631      	mov	r1, r6
 8007718:	4628      	mov	r0, r5
 800771a:	47b8      	blx	r7
 800771c:	3001      	adds	r0, #1
 800771e:	d10e      	bne.n	800773e <_printf_float+0x42a>
 8007720:	e659      	b.n	80073d6 <_printf_float+0xc2>
 8007722:	2301      	movs	r3, #1
 8007724:	4652      	mov	r2, sl
 8007726:	4631      	mov	r1, r6
 8007728:	4628      	mov	r0, r5
 800772a:	47b8      	blx	r7
 800772c:	3001      	adds	r0, #1
 800772e:	f43f ae52 	beq.w	80073d6 <_printf_float+0xc2>
 8007732:	f108 0801 	add.w	r8, r8, #1
 8007736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007738:	3b01      	subs	r3, #1
 800773a:	4543      	cmp	r3, r8
 800773c:	dcf1      	bgt.n	8007722 <_printf_float+0x40e>
 800773e:	464b      	mov	r3, r9
 8007740:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007744:	e6dc      	b.n	8007500 <_printf_float+0x1ec>
 8007746:	f04f 0800 	mov.w	r8, #0
 800774a:	f104 0a1a 	add.w	sl, r4, #26
 800774e:	e7f2      	b.n	8007736 <_printf_float+0x422>
 8007750:	2301      	movs	r3, #1
 8007752:	4642      	mov	r2, r8
 8007754:	e7df      	b.n	8007716 <_printf_float+0x402>
 8007756:	2301      	movs	r3, #1
 8007758:	464a      	mov	r2, r9
 800775a:	4631      	mov	r1, r6
 800775c:	4628      	mov	r0, r5
 800775e:	47b8      	blx	r7
 8007760:	3001      	adds	r0, #1
 8007762:	f43f ae38 	beq.w	80073d6 <_printf_float+0xc2>
 8007766:	f108 0801 	add.w	r8, r8, #1
 800776a:	68e3      	ldr	r3, [r4, #12]
 800776c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800776e:	1a5b      	subs	r3, r3, r1
 8007770:	4543      	cmp	r3, r8
 8007772:	dcf0      	bgt.n	8007756 <_printf_float+0x442>
 8007774:	e6fa      	b.n	800756c <_printf_float+0x258>
 8007776:	f04f 0800 	mov.w	r8, #0
 800777a:	f104 0919 	add.w	r9, r4, #25
 800777e:	e7f4      	b.n	800776a <_printf_float+0x456>

08007780 <_printf_common>:
 8007780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007784:	4616      	mov	r6, r2
 8007786:	4699      	mov	r9, r3
 8007788:	688a      	ldr	r2, [r1, #8]
 800778a:	690b      	ldr	r3, [r1, #16]
 800778c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007790:	4293      	cmp	r3, r2
 8007792:	bfb8      	it	lt
 8007794:	4613      	movlt	r3, r2
 8007796:	6033      	str	r3, [r6, #0]
 8007798:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800779c:	4607      	mov	r7, r0
 800779e:	460c      	mov	r4, r1
 80077a0:	b10a      	cbz	r2, 80077a6 <_printf_common+0x26>
 80077a2:	3301      	adds	r3, #1
 80077a4:	6033      	str	r3, [r6, #0]
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	0699      	lsls	r1, r3, #26
 80077aa:	bf42      	ittt	mi
 80077ac:	6833      	ldrmi	r3, [r6, #0]
 80077ae:	3302      	addmi	r3, #2
 80077b0:	6033      	strmi	r3, [r6, #0]
 80077b2:	6825      	ldr	r5, [r4, #0]
 80077b4:	f015 0506 	ands.w	r5, r5, #6
 80077b8:	d106      	bne.n	80077c8 <_printf_common+0x48>
 80077ba:	f104 0a19 	add.w	sl, r4, #25
 80077be:	68e3      	ldr	r3, [r4, #12]
 80077c0:	6832      	ldr	r2, [r6, #0]
 80077c2:	1a9b      	subs	r3, r3, r2
 80077c4:	42ab      	cmp	r3, r5
 80077c6:	dc26      	bgt.n	8007816 <_printf_common+0x96>
 80077c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80077cc:	1e13      	subs	r3, r2, #0
 80077ce:	6822      	ldr	r2, [r4, #0]
 80077d0:	bf18      	it	ne
 80077d2:	2301      	movne	r3, #1
 80077d4:	0692      	lsls	r2, r2, #26
 80077d6:	d42b      	bmi.n	8007830 <_printf_common+0xb0>
 80077d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077dc:	4649      	mov	r1, r9
 80077de:	4638      	mov	r0, r7
 80077e0:	47c0      	blx	r8
 80077e2:	3001      	adds	r0, #1
 80077e4:	d01e      	beq.n	8007824 <_printf_common+0xa4>
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	68e5      	ldr	r5, [r4, #12]
 80077ea:	6832      	ldr	r2, [r6, #0]
 80077ec:	f003 0306 	and.w	r3, r3, #6
 80077f0:	2b04      	cmp	r3, #4
 80077f2:	bf08      	it	eq
 80077f4:	1aad      	subeq	r5, r5, r2
 80077f6:	68a3      	ldr	r3, [r4, #8]
 80077f8:	6922      	ldr	r2, [r4, #16]
 80077fa:	bf0c      	ite	eq
 80077fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007800:	2500      	movne	r5, #0
 8007802:	4293      	cmp	r3, r2
 8007804:	bfc4      	itt	gt
 8007806:	1a9b      	subgt	r3, r3, r2
 8007808:	18ed      	addgt	r5, r5, r3
 800780a:	2600      	movs	r6, #0
 800780c:	341a      	adds	r4, #26
 800780e:	42b5      	cmp	r5, r6
 8007810:	d11a      	bne.n	8007848 <_printf_common+0xc8>
 8007812:	2000      	movs	r0, #0
 8007814:	e008      	b.n	8007828 <_printf_common+0xa8>
 8007816:	2301      	movs	r3, #1
 8007818:	4652      	mov	r2, sl
 800781a:	4649      	mov	r1, r9
 800781c:	4638      	mov	r0, r7
 800781e:	47c0      	blx	r8
 8007820:	3001      	adds	r0, #1
 8007822:	d103      	bne.n	800782c <_printf_common+0xac>
 8007824:	f04f 30ff 	mov.w	r0, #4294967295
 8007828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800782c:	3501      	adds	r5, #1
 800782e:	e7c6      	b.n	80077be <_printf_common+0x3e>
 8007830:	18e1      	adds	r1, r4, r3
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	2030      	movs	r0, #48	; 0x30
 8007836:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800783a:	4422      	add	r2, r4
 800783c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007840:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007844:	3302      	adds	r3, #2
 8007846:	e7c7      	b.n	80077d8 <_printf_common+0x58>
 8007848:	2301      	movs	r3, #1
 800784a:	4622      	mov	r2, r4
 800784c:	4649      	mov	r1, r9
 800784e:	4638      	mov	r0, r7
 8007850:	47c0      	blx	r8
 8007852:	3001      	adds	r0, #1
 8007854:	d0e6      	beq.n	8007824 <_printf_common+0xa4>
 8007856:	3601      	adds	r6, #1
 8007858:	e7d9      	b.n	800780e <_printf_common+0x8e>
	...

0800785c <_printf_i>:
 800785c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007860:	460c      	mov	r4, r1
 8007862:	4691      	mov	r9, r2
 8007864:	7e27      	ldrb	r7, [r4, #24]
 8007866:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007868:	2f78      	cmp	r7, #120	; 0x78
 800786a:	4680      	mov	r8, r0
 800786c:	469a      	mov	sl, r3
 800786e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007872:	d807      	bhi.n	8007884 <_printf_i+0x28>
 8007874:	2f62      	cmp	r7, #98	; 0x62
 8007876:	d80a      	bhi.n	800788e <_printf_i+0x32>
 8007878:	2f00      	cmp	r7, #0
 800787a:	f000 80d8 	beq.w	8007a2e <_printf_i+0x1d2>
 800787e:	2f58      	cmp	r7, #88	; 0x58
 8007880:	f000 80a3 	beq.w	80079ca <_printf_i+0x16e>
 8007884:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007888:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800788c:	e03a      	b.n	8007904 <_printf_i+0xa8>
 800788e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007892:	2b15      	cmp	r3, #21
 8007894:	d8f6      	bhi.n	8007884 <_printf_i+0x28>
 8007896:	a001      	add	r0, pc, #4	; (adr r0, 800789c <_printf_i+0x40>)
 8007898:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800789c:	080078f5 	.word	0x080078f5
 80078a0:	08007909 	.word	0x08007909
 80078a4:	08007885 	.word	0x08007885
 80078a8:	08007885 	.word	0x08007885
 80078ac:	08007885 	.word	0x08007885
 80078b0:	08007885 	.word	0x08007885
 80078b4:	08007909 	.word	0x08007909
 80078b8:	08007885 	.word	0x08007885
 80078bc:	08007885 	.word	0x08007885
 80078c0:	08007885 	.word	0x08007885
 80078c4:	08007885 	.word	0x08007885
 80078c8:	08007a15 	.word	0x08007a15
 80078cc:	08007939 	.word	0x08007939
 80078d0:	080079f7 	.word	0x080079f7
 80078d4:	08007885 	.word	0x08007885
 80078d8:	08007885 	.word	0x08007885
 80078dc:	08007a37 	.word	0x08007a37
 80078e0:	08007885 	.word	0x08007885
 80078e4:	08007939 	.word	0x08007939
 80078e8:	08007885 	.word	0x08007885
 80078ec:	08007885 	.word	0x08007885
 80078f0:	080079ff 	.word	0x080079ff
 80078f4:	680b      	ldr	r3, [r1, #0]
 80078f6:	1d1a      	adds	r2, r3, #4
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	600a      	str	r2, [r1, #0]
 80078fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007904:	2301      	movs	r3, #1
 8007906:	e0a3      	b.n	8007a50 <_printf_i+0x1f4>
 8007908:	6825      	ldr	r5, [r4, #0]
 800790a:	6808      	ldr	r0, [r1, #0]
 800790c:	062e      	lsls	r6, r5, #24
 800790e:	f100 0304 	add.w	r3, r0, #4
 8007912:	d50a      	bpl.n	800792a <_printf_i+0xce>
 8007914:	6805      	ldr	r5, [r0, #0]
 8007916:	600b      	str	r3, [r1, #0]
 8007918:	2d00      	cmp	r5, #0
 800791a:	da03      	bge.n	8007924 <_printf_i+0xc8>
 800791c:	232d      	movs	r3, #45	; 0x2d
 800791e:	426d      	negs	r5, r5
 8007920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007924:	485e      	ldr	r0, [pc, #376]	; (8007aa0 <_printf_i+0x244>)
 8007926:	230a      	movs	r3, #10
 8007928:	e019      	b.n	800795e <_printf_i+0x102>
 800792a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800792e:	6805      	ldr	r5, [r0, #0]
 8007930:	600b      	str	r3, [r1, #0]
 8007932:	bf18      	it	ne
 8007934:	b22d      	sxthne	r5, r5
 8007936:	e7ef      	b.n	8007918 <_printf_i+0xbc>
 8007938:	680b      	ldr	r3, [r1, #0]
 800793a:	6825      	ldr	r5, [r4, #0]
 800793c:	1d18      	adds	r0, r3, #4
 800793e:	6008      	str	r0, [r1, #0]
 8007940:	0628      	lsls	r0, r5, #24
 8007942:	d501      	bpl.n	8007948 <_printf_i+0xec>
 8007944:	681d      	ldr	r5, [r3, #0]
 8007946:	e002      	b.n	800794e <_printf_i+0xf2>
 8007948:	0669      	lsls	r1, r5, #25
 800794a:	d5fb      	bpl.n	8007944 <_printf_i+0xe8>
 800794c:	881d      	ldrh	r5, [r3, #0]
 800794e:	4854      	ldr	r0, [pc, #336]	; (8007aa0 <_printf_i+0x244>)
 8007950:	2f6f      	cmp	r7, #111	; 0x6f
 8007952:	bf0c      	ite	eq
 8007954:	2308      	moveq	r3, #8
 8007956:	230a      	movne	r3, #10
 8007958:	2100      	movs	r1, #0
 800795a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800795e:	6866      	ldr	r6, [r4, #4]
 8007960:	60a6      	str	r6, [r4, #8]
 8007962:	2e00      	cmp	r6, #0
 8007964:	bfa2      	ittt	ge
 8007966:	6821      	ldrge	r1, [r4, #0]
 8007968:	f021 0104 	bicge.w	r1, r1, #4
 800796c:	6021      	strge	r1, [r4, #0]
 800796e:	b90d      	cbnz	r5, 8007974 <_printf_i+0x118>
 8007970:	2e00      	cmp	r6, #0
 8007972:	d04d      	beq.n	8007a10 <_printf_i+0x1b4>
 8007974:	4616      	mov	r6, r2
 8007976:	fbb5 f1f3 	udiv	r1, r5, r3
 800797a:	fb03 5711 	mls	r7, r3, r1, r5
 800797e:	5dc7      	ldrb	r7, [r0, r7]
 8007980:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007984:	462f      	mov	r7, r5
 8007986:	42bb      	cmp	r3, r7
 8007988:	460d      	mov	r5, r1
 800798a:	d9f4      	bls.n	8007976 <_printf_i+0x11a>
 800798c:	2b08      	cmp	r3, #8
 800798e:	d10b      	bne.n	80079a8 <_printf_i+0x14c>
 8007990:	6823      	ldr	r3, [r4, #0]
 8007992:	07df      	lsls	r7, r3, #31
 8007994:	d508      	bpl.n	80079a8 <_printf_i+0x14c>
 8007996:	6923      	ldr	r3, [r4, #16]
 8007998:	6861      	ldr	r1, [r4, #4]
 800799a:	4299      	cmp	r1, r3
 800799c:	bfde      	ittt	le
 800799e:	2330      	movle	r3, #48	; 0x30
 80079a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079a8:	1b92      	subs	r2, r2, r6
 80079aa:	6122      	str	r2, [r4, #16]
 80079ac:	f8cd a000 	str.w	sl, [sp]
 80079b0:	464b      	mov	r3, r9
 80079b2:	aa03      	add	r2, sp, #12
 80079b4:	4621      	mov	r1, r4
 80079b6:	4640      	mov	r0, r8
 80079b8:	f7ff fee2 	bl	8007780 <_printf_common>
 80079bc:	3001      	adds	r0, #1
 80079be:	d14c      	bne.n	8007a5a <_printf_i+0x1fe>
 80079c0:	f04f 30ff 	mov.w	r0, #4294967295
 80079c4:	b004      	add	sp, #16
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	4835      	ldr	r0, [pc, #212]	; (8007aa0 <_printf_i+0x244>)
 80079cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	680e      	ldr	r6, [r1, #0]
 80079d4:	061f      	lsls	r7, r3, #24
 80079d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80079da:	600e      	str	r6, [r1, #0]
 80079dc:	d514      	bpl.n	8007a08 <_printf_i+0x1ac>
 80079de:	07d9      	lsls	r1, r3, #31
 80079e0:	bf44      	itt	mi
 80079e2:	f043 0320 	orrmi.w	r3, r3, #32
 80079e6:	6023      	strmi	r3, [r4, #0]
 80079e8:	b91d      	cbnz	r5, 80079f2 <_printf_i+0x196>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	f023 0320 	bic.w	r3, r3, #32
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	2310      	movs	r3, #16
 80079f4:	e7b0      	b.n	8007958 <_printf_i+0xfc>
 80079f6:	6823      	ldr	r3, [r4, #0]
 80079f8:	f043 0320 	orr.w	r3, r3, #32
 80079fc:	6023      	str	r3, [r4, #0]
 80079fe:	2378      	movs	r3, #120	; 0x78
 8007a00:	4828      	ldr	r0, [pc, #160]	; (8007aa4 <_printf_i+0x248>)
 8007a02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a06:	e7e3      	b.n	80079d0 <_printf_i+0x174>
 8007a08:	065e      	lsls	r6, r3, #25
 8007a0a:	bf48      	it	mi
 8007a0c:	b2ad      	uxthmi	r5, r5
 8007a0e:	e7e6      	b.n	80079de <_printf_i+0x182>
 8007a10:	4616      	mov	r6, r2
 8007a12:	e7bb      	b.n	800798c <_printf_i+0x130>
 8007a14:	680b      	ldr	r3, [r1, #0]
 8007a16:	6826      	ldr	r6, [r4, #0]
 8007a18:	6960      	ldr	r0, [r4, #20]
 8007a1a:	1d1d      	adds	r5, r3, #4
 8007a1c:	600d      	str	r5, [r1, #0]
 8007a1e:	0635      	lsls	r5, r6, #24
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	d501      	bpl.n	8007a28 <_printf_i+0x1cc>
 8007a24:	6018      	str	r0, [r3, #0]
 8007a26:	e002      	b.n	8007a2e <_printf_i+0x1d2>
 8007a28:	0671      	lsls	r1, r6, #25
 8007a2a:	d5fb      	bpl.n	8007a24 <_printf_i+0x1c8>
 8007a2c:	8018      	strh	r0, [r3, #0]
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6123      	str	r3, [r4, #16]
 8007a32:	4616      	mov	r6, r2
 8007a34:	e7ba      	b.n	80079ac <_printf_i+0x150>
 8007a36:	680b      	ldr	r3, [r1, #0]
 8007a38:	1d1a      	adds	r2, r3, #4
 8007a3a:	600a      	str	r2, [r1, #0]
 8007a3c:	681e      	ldr	r6, [r3, #0]
 8007a3e:	6862      	ldr	r2, [r4, #4]
 8007a40:	2100      	movs	r1, #0
 8007a42:	4630      	mov	r0, r6
 8007a44:	f7f8 fbd4 	bl	80001f0 <memchr>
 8007a48:	b108      	cbz	r0, 8007a4e <_printf_i+0x1f2>
 8007a4a:	1b80      	subs	r0, r0, r6
 8007a4c:	6060      	str	r0, [r4, #4]
 8007a4e:	6863      	ldr	r3, [r4, #4]
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	2300      	movs	r3, #0
 8007a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a58:	e7a8      	b.n	80079ac <_printf_i+0x150>
 8007a5a:	6923      	ldr	r3, [r4, #16]
 8007a5c:	4632      	mov	r2, r6
 8007a5e:	4649      	mov	r1, r9
 8007a60:	4640      	mov	r0, r8
 8007a62:	47d0      	blx	sl
 8007a64:	3001      	adds	r0, #1
 8007a66:	d0ab      	beq.n	80079c0 <_printf_i+0x164>
 8007a68:	6823      	ldr	r3, [r4, #0]
 8007a6a:	079b      	lsls	r3, r3, #30
 8007a6c:	d413      	bmi.n	8007a96 <_printf_i+0x23a>
 8007a6e:	68e0      	ldr	r0, [r4, #12]
 8007a70:	9b03      	ldr	r3, [sp, #12]
 8007a72:	4298      	cmp	r0, r3
 8007a74:	bfb8      	it	lt
 8007a76:	4618      	movlt	r0, r3
 8007a78:	e7a4      	b.n	80079c4 <_printf_i+0x168>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4632      	mov	r2, r6
 8007a7e:	4649      	mov	r1, r9
 8007a80:	4640      	mov	r0, r8
 8007a82:	47d0      	blx	sl
 8007a84:	3001      	adds	r0, #1
 8007a86:	d09b      	beq.n	80079c0 <_printf_i+0x164>
 8007a88:	3501      	adds	r5, #1
 8007a8a:	68e3      	ldr	r3, [r4, #12]
 8007a8c:	9903      	ldr	r1, [sp, #12]
 8007a8e:	1a5b      	subs	r3, r3, r1
 8007a90:	42ab      	cmp	r3, r5
 8007a92:	dcf2      	bgt.n	8007a7a <_printf_i+0x21e>
 8007a94:	e7eb      	b.n	8007a6e <_printf_i+0x212>
 8007a96:	2500      	movs	r5, #0
 8007a98:	f104 0619 	add.w	r6, r4, #25
 8007a9c:	e7f5      	b.n	8007a8a <_printf_i+0x22e>
 8007a9e:	bf00      	nop
 8007aa0:	08009fb2 	.word	0x08009fb2
 8007aa4:	08009fc3 	.word	0x08009fc3

08007aa8 <siprintf>:
 8007aa8:	b40e      	push	{r1, r2, r3}
 8007aaa:	b500      	push	{lr}
 8007aac:	b09c      	sub	sp, #112	; 0x70
 8007aae:	ab1d      	add	r3, sp, #116	; 0x74
 8007ab0:	9002      	str	r0, [sp, #8]
 8007ab2:	9006      	str	r0, [sp, #24]
 8007ab4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ab8:	4809      	ldr	r0, [pc, #36]	; (8007ae0 <siprintf+0x38>)
 8007aba:	9107      	str	r1, [sp, #28]
 8007abc:	9104      	str	r1, [sp, #16]
 8007abe:	4909      	ldr	r1, [pc, #36]	; (8007ae4 <siprintf+0x3c>)
 8007ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac4:	9105      	str	r1, [sp, #20]
 8007ac6:	6800      	ldr	r0, [r0, #0]
 8007ac8:	9301      	str	r3, [sp, #4]
 8007aca:	a902      	add	r1, sp, #8
 8007acc:	f001 fb32 	bl	8009134 <_svfiprintf_r>
 8007ad0:	9b02      	ldr	r3, [sp, #8]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	701a      	strb	r2, [r3, #0]
 8007ad6:	b01c      	add	sp, #112	; 0x70
 8007ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007adc:	b003      	add	sp, #12
 8007ade:	4770      	bx	lr
 8007ae0:	20000054 	.word	0x20000054
 8007ae4:	ffff0208 	.word	0xffff0208

08007ae8 <quorem>:
 8007ae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aec:	6903      	ldr	r3, [r0, #16]
 8007aee:	690c      	ldr	r4, [r1, #16]
 8007af0:	42a3      	cmp	r3, r4
 8007af2:	4607      	mov	r7, r0
 8007af4:	f2c0 8081 	blt.w	8007bfa <quorem+0x112>
 8007af8:	3c01      	subs	r4, #1
 8007afa:	f101 0814 	add.w	r8, r1, #20
 8007afe:	f100 0514 	add.w	r5, r0, #20
 8007b02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b06:	9301      	str	r3, [sp, #4]
 8007b08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b10:	3301      	adds	r3, #1
 8007b12:	429a      	cmp	r2, r3
 8007b14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007b18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b20:	d331      	bcc.n	8007b86 <quorem+0x9e>
 8007b22:	f04f 0e00 	mov.w	lr, #0
 8007b26:	4640      	mov	r0, r8
 8007b28:	46ac      	mov	ip, r5
 8007b2a:	46f2      	mov	sl, lr
 8007b2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b30:	b293      	uxth	r3, r2
 8007b32:	fb06 e303 	mla	r3, r6, r3, lr
 8007b36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	ebaa 0303 	sub.w	r3, sl, r3
 8007b40:	0c12      	lsrs	r2, r2, #16
 8007b42:	f8dc a000 	ldr.w	sl, [ip]
 8007b46:	fb06 e202 	mla	r2, r6, r2, lr
 8007b4a:	fa13 f38a 	uxtah	r3, r3, sl
 8007b4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007b52:	fa1f fa82 	uxth.w	sl, r2
 8007b56:	f8dc 2000 	ldr.w	r2, [ip]
 8007b5a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007b5e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b68:	4581      	cmp	r9, r0
 8007b6a:	f84c 3b04 	str.w	r3, [ip], #4
 8007b6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b72:	d2db      	bcs.n	8007b2c <quorem+0x44>
 8007b74:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b78:	b92b      	cbnz	r3, 8007b86 <quorem+0x9e>
 8007b7a:	9b01      	ldr	r3, [sp, #4]
 8007b7c:	3b04      	subs	r3, #4
 8007b7e:	429d      	cmp	r5, r3
 8007b80:	461a      	mov	r2, r3
 8007b82:	d32e      	bcc.n	8007be2 <quorem+0xfa>
 8007b84:	613c      	str	r4, [r7, #16]
 8007b86:	4638      	mov	r0, r7
 8007b88:	f001 f8be 	bl	8008d08 <__mcmp>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	db24      	blt.n	8007bda <quorem+0xf2>
 8007b90:	3601      	adds	r6, #1
 8007b92:	4628      	mov	r0, r5
 8007b94:	f04f 0c00 	mov.w	ip, #0
 8007b98:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b9c:	f8d0 e000 	ldr.w	lr, [r0]
 8007ba0:	b293      	uxth	r3, r2
 8007ba2:	ebac 0303 	sub.w	r3, ip, r3
 8007ba6:	0c12      	lsrs	r2, r2, #16
 8007ba8:	fa13 f38e 	uxtah	r3, r3, lr
 8007bac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007bb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bba:	45c1      	cmp	r9, r8
 8007bbc:	f840 3b04 	str.w	r3, [r0], #4
 8007bc0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007bc4:	d2e8      	bcs.n	8007b98 <quorem+0xb0>
 8007bc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bce:	b922      	cbnz	r2, 8007bda <quorem+0xf2>
 8007bd0:	3b04      	subs	r3, #4
 8007bd2:	429d      	cmp	r5, r3
 8007bd4:	461a      	mov	r2, r3
 8007bd6:	d30a      	bcc.n	8007bee <quorem+0x106>
 8007bd8:	613c      	str	r4, [r7, #16]
 8007bda:	4630      	mov	r0, r6
 8007bdc:	b003      	add	sp, #12
 8007bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be2:	6812      	ldr	r2, [r2, #0]
 8007be4:	3b04      	subs	r3, #4
 8007be6:	2a00      	cmp	r2, #0
 8007be8:	d1cc      	bne.n	8007b84 <quorem+0x9c>
 8007bea:	3c01      	subs	r4, #1
 8007bec:	e7c7      	b.n	8007b7e <quorem+0x96>
 8007bee:	6812      	ldr	r2, [r2, #0]
 8007bf0:	3b04      	subs	r3, #4
 8007bf2:	2a00      	cmp	r2, #0
 8007bf4:	d1f0      	bne.n	8007bd8 <quorem+0xf0>
 8007bf6:	3c01      	subs	r4, #1
 8007bf8:	e7eb      	b.n	8007bd2 <quorem+0xea>
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	e7ee      	b.n	8007bdc <quorem+0xf4>
	...

08007c00 <_dtoa_r>:
 8007c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c04:	ed2d 8b02 	vpush	{d8}
 8007c08:	ec57 6b10 	vmov	r6, r7, d0
 8007c0c:	b095      	sub	sp, #84	; 0x54
 8007c0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007c14:	9105      	str	r1, [sp, #20]
 8007c16:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	9209      	str	r2, [sp, #36]	; 0x24
 8007c1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c20:	b975      	cbnz	r5, 8007c40 <_dtoa_r+0x40>
 8007c22:	2010      	movs	r0, #16
 8007c24:	f000 fddc 	bl	80087e0 <malloc>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	6260      	str	r0, [r4, #36]	; 0x24
 8007c2c:	b920      	cbnz	r0, 8007c38 <_dtoa_r+0x38>
 8007c2e:	4bb2      	ldr	r3, [pc, #712]	; (8007ef8 <_dtoa_r+0x2f8>)
 8007c30:	21ea      	movs	r1, #234	; 0xea
 8007c32:	48b2      	ldr	r0, [pc, #712]	; (8007efc <_dtoa_r+0x2fc>)
 8007c34:	f001 fb8e 	bl	8009354 <__assert_func>
 8007c38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c3c:	6005      	str	r5, [r0, #0]
 8007c3e:	60c5      	str	r5, [r0, #12]
 8007c40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c42:	6819      	ldr	r1, [r3, #0]
 8007c44:	b151      	cbz	r1, 8007c5c <_dtoa_r+0x5c>
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	604a      	str	r2, [r1, #4]
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	4093      	lsls	r3, r2
 8007c4e:	608b      	str	r3, [r1, #8]
 8007c50:	4620      	mov	r0, r4
 8007c52:	f000 fe1b 	bl	800888c <_Bfree>
 8007c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c58:	2200      	movs	r2, #0
 8007c5a:	601a      	str	r2, [r3, #0]
 8007c5c:	1e3b      	subs	r3, r7, #0
 8007c5e:	bfb9      	ittee	lt
 8007c60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c64:	9303      	strlt	r3, [sp, #12]
 8007c66:	2300      	movge	r3, #0
 8007c68:	f8c8 3000 	strge.w	r3, [r8]
 8007c6c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007c70:	4ba3      	ldr	r3, [pc, #652]	; (8007f00 <_dtoa_r+0x300>)
 8007c72:	bfbc      	itt	lt
 8007c74:	2201      	movlt	r2, #1
 8007c76:	f8c8 2000 	strlt.w	r2, [r8]
 8007c7a:	ea33 0309 	bics.w	r3, r3, r9
 8007c7e:	d11b      	bne.n	8007cb8 <_dtoa_r+0xb8>
 8007c80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c82:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c86:	6013      	str	r3, [r2, #0]
 8007c88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c8c:	4333      	orrs	r3, r6
 8007c8e:	f000 857a 	beq.w	8008786 <_dtoa_r+0xb86>
 8007c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c94:	b963      	cbnz	r3, 8007cb0 <_dtoa_r+0xb0>
 8007c96:	4b9b      	ldr	r3, [pc, #620]	; (8007f04 <_dtoa_r+0x304>)
 8007c98:	e024      	b.n	8007ce4 <_dtoa_r+0xe4>
 8007c9a:	4b9b      	ldr	r3, [pc, #620]	; (8007f08 <_dtoa_r+0x308>)
 8007c9c:	9300      	str	r3, [sp, #0]
 8007c9e:	3308      	adds	r3, #8
 8007ca0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ca2:	6013      	str	r3, [r2, #0]
 8007ca4:	9800      	ldr	r0, [sp, #0]
 8007ca6:	b015      	add	sp, #84	; 0x54
 8007ca8:	ecbd 8b02 	vpop	{d8}
 8007cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb0:	4b94      	ldr	r3, [pc, #592]	; (8007f04 <_dtoa_r+0x304>)
 8007cb2:	9300      	str	r3, [sp, #0]
 8007cb4:	3303      	adds	r3, #3
 8007cb6:	e7f3      	b.n	8007ca0 <_dtoa_r+0xa0>
 8007cb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	ec51 0b17 	vmov	r0, r1, d7
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007cc8:	f7f8 ff06 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ccc:	4680      	mov	r8, r0
 8007cce:	b158      	cbz	r0, 8007ce8 <_dtoa_r+0xe8>
 8007cd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	6013      	str	r3, [r2, #0]
 8007cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 8551 	beq.w	8008780 <_dtoa_r+0xb80>
 8007cde:	488b      	ldr	r0, [pc, #556]	; (8007f0c <_dtoa_r+0x30c>)
 8007ce0:	6018      	str	r0, [r3, #0]
 8007ce2:	1e43      	subs	r3, r0, #1
 8007ce4:	9300      	str	r3, [sp, #0]
 8007ce6:	e7dd      	b.n	8007ca4 <_dtoa_r+0xa4>
 8007ce8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007cec:	aa12      	add	r2, sp, #72	; 0x48
 8007cee:	a913      	add	r1, sp, #76	; 0x4c
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	f001 f8ad 	bl	8008e50 <__d2b>
 8007cf6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007cfa:	4683      	mov	fp, r0
 8007cfc:	2d00      	cmp	r5, #0
 8007cfe:	d07c      	beq.n	8007dfa <_dtoa_r+0x1fa>
 8007d00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007d06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007d0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007d12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007d16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d1a:	4b7d      	ldr	r3, [pc, #500]	; (8007f10 <_dtoa_r+0x310>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	4630      	mov	r0, r6
 8007d20:	4639      	mov	r1, r7
 8007d22:	f7f8 fab9 	bl	8000298 <__aeabi_dsub>
 8007d26:	a36e      	add	r3, pc, #440	; (adr r3, 8007ee0 <_dtoa_r+0x2e0>)
 8007d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2c:	f7f8 fc6c 	bl	8000608 <__aeabi_dmul>
 8007d30:	a36d      	add	r3, pc, #436	; (adr r3, 8007ee8 <_dtoa_r+0x2e8>)
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	f7f8 fab1 	bl	800029c <__adddf3>
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	460f      	mov	r7, r1
 8007d40:	f7f8 fbf8 	bl	8000534 <__aeabi_i2d>
 8007d44:	a36a      	add	r3, pc, #424	; (adr r3, 8007ef0 <_dtoa_r+0x2f0>)
 8007d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4a:	f7f8 fc5d 	bl	8000608 <__aeabi_dmul>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	4630      	mov	r0, r6
 8007d54:	4639      	mov	r1, r7
 8007d56:	f7f8 faa1 	bl	800029c <__adddf3>
 8007d5a:	4606      	mov	r6, r0
 8007d5c:	460f      	mov	r7, r1
 8007d5e:	f7f8 ff03 	bl	8000b68 <__aeabi_d2iz>
 8007d62:	2200      	movs	r2, #0
 8007d64:	4682      	mov	sl, r0
 8007d66:	2300      	movs	r3, #0
 8007d68:	4630      	mov	r0, r6
 8007d6a:	4639      	mov	r1, r7
 8007d6c:	f7f8 febe 	bl	8000aec <__aeabi_dcmplt>
 8007d70:	b148      	cbz	r0, 8007d86 <_dtoa_r+0x186>
 8007d72:	4650      	mov	r0, sl
 8007d74:	f7f8 fbde 	bl	8000534 <__aeabi_i2d>
 8007d78:	4632      	mov	r2, r6
 8007d7a:	463b      	mov	r3, r7
 8007d7c:	f7f8 feac 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d80:	b908      	cbnz	r0, 8007d86 <_dtoa_r+0x186>
 8007d82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d86:	f1ba 0f16 	cmp.w	sl, #22
 8007d8a:	d854      	bhi.n	8007e36 <_dtoa_r+0x236>
 8007d8c:	4b61      	ldr	r3, [pc, #388]	; (8007f14 <_dtoa_r+0x314>)
 8007d8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d9a:	f7f8 fea7 	bl	8000aec <__aeabi_dcmplt>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d04b      	beq.n	8007e3a <_dtoa_r+0x23a>
 8007da2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007da6:	2300      	movs	r3, #0
 8007da8:	930e      	str	r3, [sp, #56]	; 0x38
 8007daa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007dac:	1b5d      	subs	r5, r3, r5
 8007dae:	1e6b      	subs	r3, r5, #1
 8007db0:	9304      	str	r3, [sp, #16]
 8007db2:	bf43      	ittte	mi
 8007db4:	2300      	movmi	r3, #0
 8007db6:	f1c5 0801 	rsbmi	r8, r5, #1
 8007dba:	9304      	strmi	r3, [sp, #16]
 8007dbc:	f04f 0800 	movpl.w	r8, #0
 8007dc0:	f1ba 0f00 	cmp.w	sl, #0
 8007dc4:	db3b      	blt.n	8007e3e <_dtoa_r+0x23e>
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007dcc:	4453      	add	r3, sl
 8007dce:	9304      	str	r3, [sp, #16]
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	9306      	str	r3, [sp, #24]
 8007dd4:	9b05      	ldr	r3, [sp, #20]
 8007dd6:	2b09      	cmp	r3, #9
 8007dd8:	d869      	bhi.n	8007eae <_dtoa_r+0x2ae>
 8007dda:	2b05      	cmp	r3, #5
 8007ddc:	bfc4      	itt	gt
 8007dde:	3b04      	subgt	r3, #4
 8007de0:	9305      	strgt	r3, [sp, #20]
 8007de2:	9b05      	ldr	r3, [sp, #20]
 8007de4:	f1a3 0302 	sub.w	r3, r3, #2
 8007de8:	bfcc      	ite	gt
 8007dea:	2500      	movgt	r5, #0
 8007dec:	2501      	movle	r5, #1
 8007dee:	2b03      	cmp	r3, #3
 8007df0:	d869      	bhi.n	8007ec6 <_dtoa_r+0x2c6>
 8007df2:	e8df f003 	tbb	[pc, r3]
 8007df6:	4e2c      	.short	0x4e2c
 8007df8:	5a4c      	.short	0x5a4c
 8007dfa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007dfe:	441d      	add	r5, r3
 8007e00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007e04:	2b20      	cmp	r3, #32
 8007e06:	bfc1      	itttt	gt
 8007e08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007e0c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007e10:	fa09 f303 	lslgt.w	r3, r9, r3
 8007e14:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007e18:	bfda      	itte	le
 8007e1a:	f1c3 0320 	rsble	r3, r3, #32
 8007e1e:	fa06 f003 	lslle.w	r0, r6, r3
 8007e22:	4318      	orrgt	r0, r3
 8007e24:	f7f8 fb76 	bl	8000514 <__aeabi_ui2d>
 8007e28:	2301      	movs	r3, #1
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007e30:	3d01      	subs	r5, #1
 8007e32:	9310      	str	r3, [sp, #64]	; 0x40
 8007e34:	e771      	b.n	8007d1a <_dtoa_r+0x11a>
 8007e36:	2301      	movs	r3, #1
 8007e38:	e7b6      	b.n	8007da8 <_dtoa_r+0x1a8>
 8007e3a:	900e      	str	r0, [sp, #56]	; 0x38
 8007e3c:	e7b5      	b.n	8007daa <_dtoa_r+0x1aa>
 8007e3e:	f1ca 0300 	rsb	r3, sl, #0
 8007e42:	9306      	str	r3, [sp, #24]
 8007e44:	2300      	movs	r3, #0
 8007e46:	eba8 080a 	sub.w	r8, r8, sl
 8007e4a:	930d      	str	r3, [sp, #52]	; 0x34
 8007e4c:	e7c2      	b.n	8007dd4 <_dtoa_r+0x1d4>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	9308      	str	r3, [sp, #32]
 8007e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	dc39      	bgt.n	8007ecc <_dtoa_r+0x2cc>
 8007e58:	f04f 0901 	mov.w	r9, #1
 8007e5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e60:	464b      	mov	r3, r9
 8007e62:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007e66:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e68:	2200      	movs	r2, #0
 8007e6a:	6042      	str	r2, [r0, #4]
 8007e6c:	2204      	movs	r2, #4
 8007e6e:	f102 0614 	add.w	r6, r2, #20
 8007e72:	429e      	cmp	r6, r3
 8007e74:	6841      	ldr	r1, [r0, #4]
 8007e76:	d92f      	bls.n	8007ed8 <_dtoa_r+0x2d8>
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 fcc7 	bl	800880c <_Balloc>
 8007e7e:	9000      	str	r0, [sp, #0]
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d14b      	bne.n	8007f1c <_dtoa_r+0x31c>
 8007e84:	4b24      	ldr	r3, [pc, #144]	; (8007f18 <_dtoa_r+0x318>)
 8007e86:	4602      	mov	r2, r0
 8007e88:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e8c:	e6d1      	b.n	8007c32 <_dtoa_r+0x32>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e7de      	b.n	8007e50 <_dtoa_r+0x250>
 8007e92:	2300      	movs	r3, #0
 8007e94:	9308      	str	r3, [sp, #32]
 8007e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e98:	eb0a 0903 	add.w	r9, sl, r3
 8007e9c:	f109 0301 	add.w	r3, r9, #1
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	9301      	str	r3, [sp, #4]
 8007ea4:	bfb8      	it	lt
 8007ea6:	2301      	movlt	r3, #1
 8007ea8:	e7dd      	b.n	8007e66 <_dtoa_r+0x266>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e7f2      	b.n	8007e94 <_dtoa_r+0x294>
 8007eae:	2501      	movs	r5, #1
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	9305      	str	r3, [sp, #20]
 8007eb4:	9508      	str	r5, [sp, #32]
 8007eb6:	f04f 39ff 	mov.w	r9, #4294967295
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ec0:	2312      	movs	r3, #18
 8007ec2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ec4:	e7cf      	b.n	8007e66 <_dtoa_r+0x266>
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	9308      	str	r3, [sp, #32]
 8007eca:	e7f4      	b.n	8007eb6 <_dtoa_r+0x2b6>
 8007ecc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007ed0:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ed4:	464b      	mov	r3, r9
 8007ed6:	e7c6      	b.n	8007e66 <_dtoa_r+0x266>
 8007ed8:	3101      	adds	r1, #1
 8007eda:	6041      	str	r1, [r0, #4]
 8007edc:	0052      	lsls	r2, r2, #1
 8007ede:	e7c6      	b.n	8007e6e <_dtoa_r+0x26e>
 8007ee0:	636f4361 	.word	0x636f4361
 8007ee4:	3fd287a7 	.word	0x3fd287a7
 8007ee8:	8b60c8b3 	.word	0x8b60c8b3
 8007eec:	3fc68a28 	.word	0x3fc68a28
 8007ef0:	509f79fb 	.word	0x509f79fb
 8007ef4:	3fd34413 	.word	0x3fd34413
 8007ef8:	08009fe1 	.word	0x08009fe1
 8007efc:	08009ff8 	.word	0x08009ff8
 8007f00:	7ff00000 	.word	0x7ff00000
 8007f04:	08009fdd 	.word	0x08009fdd
 8007f08:	08009fd4 	.word	0x08009fd4
 8007f0c:	08009fb1 	.word	0x08009fb1
 8007f10:	3ff80000 	.word	0x3ff80000
 8007f14:	0800a0f0 	.word	0x0800a0f0
 8007f18:	0800a057 	.word	0x0800a057
 8007f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f1e:	9a00      	ldr	r2, [sp, #0]
 8007f20:	601a      	str	r2, [r3, #0]
 8007f22:	9b01      	ldr	r3, [sp, #4]
 8007f24:	2b0e      	cmp	r3, #14
 8007f26:	f200 80ad 	bhi.w	8008084 <_dtoa_r+0x484>
 8007f2a:	2d00      	cmp	r5, #0
 8007f2c:	f000 80aa 	beq.w	8008084 <_dtoa_r+0x484>
 8007f30:	f1ba 0f00 	cmp.w	sl, #0
 8007f34:	dd36      	ble.n	8007fa4 <_dtoa_r+0x3a4>
 8007f36:	4ac3      	ldr	r2, [pc, #780]	; (8008244 <_dtoa_r+0x644>)
 8007f38:	f00a 030f 	and.w	r3, sl, #15
 8007f3c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007f40:	ed93 7b00 	vldr	d7, [r3]
 8007f44:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007f48:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007f4c:	eeb0 8a47 	vmov.f32	s16, s14
 8007f50:	eef0 8a67 	vmov.f32	s17, s15
 8007f54:	d016      	beq.n	8007f84 <_dtoa_r+0x384>
 8007f56:	4bbc      	ldr	r3, [pc, #752]	; (8008248 <_dtoa_r+0x648>)
 8007f58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f60:	f7f8 fc7c 	bl	800085c <__aeabi_ddiv>
 8007f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f68:	f007 070f 	and.w	r7, r7, #15
 8007f6c:	2503      	movs	r5, #3
 8007f6e:	4eb6      	ldr	r6, [pc, #728]	; (8008248 <_dtoa_r+0x648>)
 8007f70:	b957      	cbnz	r7, 8007f88 <_dtoa_r+0x388>
 8007f72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f76:	ec53 2b18 	vmov	r2, r3, d8
 8007f7a:	f7f8 fc6f 	bl	800085c <__aeabi_ddiv>
 8007f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f82:	e029      	b.n	8007fd8 <_dtoa_r+0x3d8>
 8007f84:	2502      	movs	r5, #2
 8007f86:	e7f2      	b.n	8007f6e <_dtoa_r+0x36e>
 8007f88:	07f9      	lsls	r1, r7, #31
 8007f8a:	d508      	bpl.n	8007f9e <_dtoa_r+0x39e>
 8007f8c:	ec51 0b18 	vmov	r0, r1, d8
 8007f90:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f94:	f7f8 fb38 	bl	8000608 <__aeabi_dmul>
 8007f98:	ec41 0b18 	vmov	d8, r0, r1
 8007f9c:	3501      	adds	r5, #1
 8007f9e:	107f      	asrs	r7, r7, #1
 8007fa0:	3608      	adds	r6, #8
 8007fa2:	e7e5      	b.n	8007f70 <_dtoa_r+0x370>
 8007fa4:	f000 80a6 	beq.w	80080f4 <_dtoa_r+0x4f4>
 8007fa8:	f1ca 0600 	rsb	r6, sl, #0
 8007fac:	4ba5      	ldr	r3, [pc, #660]	; (8008244 <_dtoa_r+0x644>)
 8007fae:	4fa6      	ldr	r7, [pc, #664]	; (8008248 <_dtoa_r+0x648>)
 8007fb0:	f006 020f 	and.w	r2, r6, #15
 8007fb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007fc0:	f7f8 fb22 	bl	8000608 <__aeabi_dmul>
 8007fc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fc8:	1136      	asrs	r6, r6, #4
 8007fca:	2300      	movs	r3, #0
 8007fcc:	2502      	movs	r5, #2
 8007fce:	2e00      	cmp	r6, #0
 8007fd0:	f040 8085 	bne.w	80080de <_dtoa_r+0x4de>
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d1d2      	bne.n	8007f7e <_dtoa_r+0x37e>
 8007fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 808c 	beq.w	80080f8 <_dtoa_r+0x4f8>
 8007fe0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007fe4:	4b99      	ldr	r3, [pc, #612]	; (800824c <_dtoa_r+0x64c>)
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	4630      	mov	r0, r6
 8007fea:	4639      	mov	r1, r7
 8007fec:	f7f8 fd7e 	bl	8000aec <__aeabi_dcmplt>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	f000 8081 	beq.w	80080f8 <_dtoa_r+0x4f8>
 8007ff6:	9b01      	ldr	r3, [sp, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d07d      	beq.n	80080f8 <_dtoa_r+0x4f8>
 8007ffc:	f1b9 0f00 	cmp.w	r9, #0
 8008000:	dd3c      	ble.n	800807c <_dtoa_r+0x47c>
 8008002:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008006:	9307      	str	r3, [sp, #28]
 8008008:	2200      	movs	r2, #0
 800800a:	4b91      	ldr	r3, [pc, #580]	; (8008250 <_dtoa_r+0x650>)
 800800c:	4630      	mov	r0, r6
 800800e:	4639      	mov	r1, r7
 8008010:	f7f8 fafa 	bl	8000608 <__aeabi_dmul>
 8008014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008018:	3501      	adds	r5, #1
 800801a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800801e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008022:	4628      	mov	r0, r5
 8008024:	f7f8 fa86 	bl	8000534 <__aeabi_i2d>
 8008028:	4632      	mov	r2, r6
 800802a:	463b      	mov	r3, r7
 800802c:	f7f8 faec 	bl	8000608 <__aeabi_dmul>
 8008030:	4b88      	ldr	r3, [pc, #544]	; (8008254 <_dtoa_r+0x654>)
 8008032:	2200      	movs	r2, #0
 8008034:	f7f8 f932 	bl	800029c <__adddf3>
 8008038:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800803c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008040:	9303      	str	r3, [sp, #12]
 8008042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008044:	2b00      	cmp	r3, #0
 8008046:	d15c      	bne.n	8008102 <_dtoa_r+0x502>
 8008048:	4b83      	ldr	r3, [pc, #524]	; (8008258 <_dtoa_r+0x658>)
 800804a:	2200      	movs	r2, #0
 800804c:	4630      	mov	r0, r6
 800804e:	4639      	mov	r1, r7
 8008050:	f7f8 f922 	bl	8000298 <__aeabi_dsub>
 8008054:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008058:	4606      	mov	r6, r0
 800805a:	460f      	mov	r7, r1
 800805c:	f7f8 fd64 	bl	8000b28 <__aeabi_dcmpgt>
 8008060:	2800      	cmp	r0, #0
 8008062:	f040 8296 	bne.w	8008592 <_dtoa_r+0x992>
 8008066:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800806a:	4630      	mov	r0, r6
 800806c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008070:	4639      	mov	r1, r7
 8008072:	f7f8 fd3b 	bl	8000aec <__aeabi_dcmplt>
 8008076:	2800      	cmp	r0, #0
 8008078:	f040 8288 	bne.w	800858c <_dtoa_r+0x98c>
 800807c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008080:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008084:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008086:	2b00      	cmp	r3, #0
 8008088:	f2c0 8158 	blt.w	800833c <_dtoa_r+0x73c>
 800808c:	f1ba 0f0e 	cmp.w	sl, #14
 8008090:	f300 8154 	bgt.w	800833c <_dtoa_r+0x73c>
 8008094:	4b6b      	ldr	r3, [pc, #428]	; (8008244 <_dtoa_r+0x644>)
 8008096:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800809a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800809e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f280 80e3 	bge.w	800826c <_dtoa_r+0x66c>
 80080a6:	9b01      	ldr	r3, [sp, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f300 80df 	bgt.w	800826c <_dtoa_r+0x66c>
 80080ae:	f040 826d 	bne.w	800858c <_dtoa_r+0x98c>
 80080b2:	4b69      	ldr	r3, [pc, #420]	; (8008258 <_dtoa_r+0x658>)
 80080b4:	2200      	movs	r2, #0
 80080b6:	4640      	mov	r0, r8
 80080b8:	4649      	mov	r1, r9
 80080ba:	f7f8 faa5 	bl	8000608 <__aeabi_dmul>
 80080be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080c2:	f7f8 fd27 	bl	8000b14 <__aeabi_dcmpge>
 80080c6:	9e01      	ldr	r6, [sp, #4]
 80080c8:	4637      	mov	r7, r6
 80080ca:	2800      	cmp	r0, #0
 80080cc:	f040 8243 	bne.w	8008556 <_dtoa_r+0x956>
 80080d0:	9d00      	ldr	r5, [sp, #0]
 80080d2:	2331      	movs	r3, #49	; 0x31
 80080d4:	f805 3b01 	strb.w	r3, [r5], #1
 80080d8:	f10a 0a01 	add.w	sl, sl, #1
 80080dc:	e23f      	b.n	800855e <_dtoa_r+0x95e>
 80080de:	07f2      	lsls	r2, r6, #31
 80080e0:	d505      	bpl.n	80080ee <_dtoa_r+0x4ee>
 80080e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080e6:	f7f8 fa8f 	bl	8000608 <__aeabi_dmul>
 80080ea:	3501      	adds	r5, #1
 80080ec:	2301      	movs	r3, #1
 80080ee:	1076      	asrs	r6, r6, #1
 80080f0:	3708      	adds	r7, #8
 80080f2:	e76c      	b.n	8007fce <_dtoa_r+0x3ce>
 80080f4:	2502      	movs	r5, #2
 80080f6:	e76f      	b.n	8007fd8 <_dtoa_r+0x3d8>
 80080f8:	9b01      	ldr	r3, [sp, #4]
 80080fa:	f8cd a01c 	str.w	sl, [sp, #28]
 80080fe:	930c      	str	r3, [sp, #48]	; 0x30
 8008100:	e78d      	b.n	800801e <_dtoa_r+0x41e>
 8008102:	9900      	ldr	r1, [sp, #0]
 8008104:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008106:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008108:	4b4e      	ldr	r3, [pc, #312]	; (8008244 <_dtoa_r+0x644>)
 800810a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800810e:	4401      	add	r1, r0
 8008110:	9102      	str	r1, [sp, #8]
 8008112:	9908      	ldr	r1, [sp, #32]
 8008114:	eeb0 8a47 	vmov.f32	s16, s14
 8008118:	eef0 8a67 	vmov.f32	s17, s15
 800811c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008120:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008124:	2900      	cmp	r1, #0
 8008126:	d045      	beq.n	80081b4 <_dtoa_r+0x5b4>
 8008128:	494c      	ldr	r1, [pc, #304]	; (800825c <_dtoa_r+0x65c>)
 800812a:	2000      	movs	r0, #0
 800812c:	f7f8 fb96 	bl	800085c <__aeabi_ddiv>
 8008130:	ec53 2b18 	vmov	r2, r3, d8
 8008134:	f7f8 f8b0 	bl	8000298 <__aeabi_dsub>
 8008138:	9d00      	ldr	r5, [sp, #0]
 800813a:	ec41 0b18 	vmov	d8, r0, r1
 800813e:	4639      	mov	r1, r7
 8008140:	4630      	mov	r0, r6
 8008142:	f7f8 fd11 	bl	8000b68 <__aeabi_d2iz>
 8008146:	900c      	str	r0, [sp, #48]	; 0x30
 8008148:	f7f8 f9f4 	bl	8000534 <__aeabi_i2d>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	4630      	mov	r0, r6
 8008152:	4639      	mov	r1, r7
 8008154:	f7f8 f8a0 	bl	8000298 <__aeabi_dsub>
 8008158:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800815a:	3330      	adds	r3, #48	; 0x30
 800815c:	f805 3b01 	strb.w	r3, [r5], #1
 8008160:	ec53 2b18 	vmov	r2, r3, d8
 8008164:	4606      	mov	r6, r0
 8008166:	460f      	mov	r7, r1
 8008168:	f7f8 fcc0 	bl	8000aec <__aeabi_dcmplt>
 800816c:	2800      	cmp	r0, #0
 800816e:	d165      	bne.n	800823c <_dtoa_r+0x63c>
 8008170:	4632      	mov	r2, r6
 8008172:	463b      	mov	r3, r7
 8008174:	4935      	ldr	r1, [pc, #212]	; (800824c <_dtoa_r+0x64c>)
 8008176:	2000      	movs	r0, #0
 8008178:	f7f8 f88e 	bl	8000298 <__aeabi_dsub>
 800817c:	ec53 2b18 	vmov	r2, r3, d8
 8008180:	f7f8 fcb4 	bl	8000aec <__aeabi_dcmplt>
 8008184:	2800      	cmp	r0, #0
 8008186:	f040 80b9 	bne.w	80082fc <_dtoa_r+0x6fc>
 800818a:	9b02      	ldr	r3, [sp, #8]
 800818c:	429d      	cmp	r5, r3
 800818e:	f43f af75 	beq.w	800807c <_dtoa_r+0x47c>
 8008192:	4b2f      	ldr	r3, [pc, #188]	; (8008250 <_dtoa_r+0x650>)
 8008194:	ec51 0b18 	vmov	r0, r1, d8
 8008198:	2200      	movs	r2, #0
 800819a:	f7f8 fa35 	bl	8000608 <__aeabi_dmul>
 800819e:	4b2c      	ldr	r3, [pc, #176]	; (8008250 <_dtoa_r+0x650>)
 80081a0:	ec41 0b18 	vmov	d8, r0, r1
 80081a4:	2200      	movs	r2, #0
 80081a6:	4630      	mov	r0, r6
 80081a8:	4639      	mov	r1, r7
 80081aa:	f7f8 fa2d 	bl	8000608 <__aeabi_dmul>
 80081ae:	4606      	mov	r6, r0
 80081b0:	460f      	mov	r7, r1
 80081b2:	e7c4      	b.n	800813e <_dtoa_r+0x53e>
 80081b4:	ec51 0b17 	vmov	r0, r1, d7
 80081b8:	f7f8 fa26 	bl	8000608 <__aeabi_dmul>
 80081bc:	9b02      	ldr	r3, [sp, #8]
 80081be:	9d00      	ldr	r5, [sp, #0]
 80081c0:	930c      	str	r3, [sp, #48]	; 0x30
 80081c2:	ec41 0b18 	vmov	d8, r0, r1
 80081c6:	4639      	mov	r1, r7
 80081c8:	4630      	mov	r0, r6
 80081ca:	f7f8 fccd 	bl	8000b68 <__aeabi_d2iz>
 80081ce:	9011      	str	r0, [sp, #68]	; 0x44
 80081d0:	f7f8 f9b0 	bl	8000534 <__aeabi_i2d>
 80081d4:	4602      	mov	r2, r0
 80081d6:	460b      	mov	r3, r1
 80081d8:	4630      	mov	r0, r6
 80081da:	4639      	mov	r1, r7
 80081dc:	f7f8 f85c 	bl	8000298 <__aeabi_dsub>
 80081e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081e2:	3330      	adds	r3, #48	; 0x30
 80081e4:	f805 3b01 	strb.w	r3, [r5], #1
 80081e8:	9b02      	ldr	r3, [sp, #8]
 80081ea:	429d      	cmp	r5, r3
 80081ec:	4606      	mov	r6, r0
 80081ee:	460f      	mov	r7, r1
 80081f0:	f04f 0200 	mov.w	r2, #0
 80081f4:	d134      	bne.n	8008260 <_dtoa_r+0x660>
 80081f6:	4b19      	ldr	r3, [pc, #100]	; (800825c <_dtoa_r+0x65c>)
 80081f8:	ec51 0b18 	vmov	r0, r1, d8
 80081fc:	f7f8 f84e 	bl	800029c <__adddf3>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	4630      	mov	r0, r6
 8008206:	4639      	mov	r1, r7
 8008208:	f7f8 fc8e 	bl	8000b28 <__aeabi_dcmpgt>
 800820c:	2800      	cmp	r0, #0
 800820e:	d175      	bne.n	80082fc <_dtoa_r+0x6fc>
 8008210:	ec53 2b18 	vmov	r2, r3, d8
 8008214:	4911      	ldr	r1, [pc, #68]	; (800825c <_dtoa_r+0x65c>)
 8008216:	2000      	movs	r0, #0
 8008218:	f7f8 f83e 	bl	8000298 <__aeabi_dsub>
 800821c:	4602      	mov	r2, r0
 800821e:	460b      	mov	r3, r1
 8008220:	4630      	mov	r0, r6
 8008222:	4639      	mov	r1, r7
 8008224:	f7f8 fc62 	bl	8000aec <__aeabi_dcmplt>
 8008228:	2800      	cmp	r0, #0
 800822a:	f43f af27 	beq.w	800807c <_dtoa_r+0x47c>
 800822e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008230:	1e6b      	subs	r3, r5, #1
 8008232:	930c      	str	r3, [sp, #48]	; 0x30
 8008234:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008238:	2b30      	cmp	r3, #48	; 0x30
 800823a:	d0f8      	beq.n	800822e <_dtoa_r+0x62e>
 800823c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008240:	e04a      	b.n	80082d8 <_dtoa_r+0x6d8>
 8008242:	bf00      	nop
 8008244:	0800a0f0 	.word	0x0800a0f0
 8008248:	0800a0c8 	.word	0x0800a0c8
 800824c:	3ff00000 	.word	0x3ff00000
 8008250:	40240000 	.word	0x40240000
 8008254:	401c0000 	.word	0x401c0000
 8008258:	40140000 	.word	0x40140000
 800825c:	3fe00000 	.word	0x3fe00000
 8008260:	4baf      	ldr	r3, [pc, #700]	; (8008520 <_dtoa_r+0x920>)
 8008262:	f7f8 f9d1 	bl	8000608 <__aeabi_dmul>
 8008266:	4606      	mov	r6, r0
 8008268:	460f      	mov	r7, r1
 800826a:	e7ac      	b.n	80081c6 <_dtoa_r+0x5c6>
 800826c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008270:	9d00      	ldr	r5, [sp, #0]
 8008272:	4642      	mov	r2, r8
 8008274:	464b      	mov	r3, r9
 8008276:	4630      	mov	r0, r6
 8008278:	4639      	mov	r1, r7
 800827a:	f7f8 faef 	bl	800085c <__aeabi_ddiv>
 800827e:	f7f8 fc73 	bl	8000b68 <__aeabi_d2iz>
 8008282:	9002      	str	r0, [sp, #8]
 8008284:	f7f8 f956 	bl	8000534 <__aeabi_i2d>
 8008288:	4642      	mov	r2, r8
 800828a:	464b      	mov	r3, r9
 800828c:	f7f8 f9bc 	bl	8000608 <__aeabi_dmul>
 8008290:	4602      	mov	r2, r0
 8008292:	460b      	mov	r3, r1
 8008294:	4630      	mov	r0, r6
 8008296:	4639      	mov	r1, r7
 8008298:	f7f7 fffe 	bl	8000298 <__aeabi_dsub>
 800829c:	9e02      	ldr	r6, [sp, #8]
 800829e:	9f01      	ldr	r7, [sp, #4]
 80082a0:	3630      	adds	r6, #48	; 0x30
 80082a2:	f805 6b01 	strb.w	r6, [r5], #1
 80082a6:	9e00      	ldr	r6, [sp, #0]
 80082a8:	1bae      	subs	r6, r5, r6
 80082aa:	42b7      	cmp	r7, r6
 80082ac:	4602      	mov	r2, r0
 80082ae:	460b      	mov	r3, r1
 80082b0:	d137      	bne.n	8008322 <_dtoa_r+0x722>
 80082b2:	f7f7 fff3 	bl	800029c <__adddf3>
 80082b6:	4642      	mov	r2, r8
 80082b8:	464b      	mov	r3, r9
 80082ba:	4606      	mov	r6, r0
 80082bc:	460f      	mov	r7, r1
 80082be:	f7f8 fc33 	bl	8000b28 <__aeabi_dcmpgt>
 80082c2:	b9c8      	cbnz	r0, 80082f8 <_dtoa_r+0x6f8>
 80082c4:	4642      	mov	r2, r8
 80082c6:	464b      	mov	r3, r9
 80082c8:	4630      	mov	r0, r6
 80082ca:	4639      	mov	r1, r7
 80082cc:	f7f8 fc04 	bl	8000ad8 <__aeabi_dcmpeq>
 80082d0:	b110      	cbz	r0, 80082d8 <_dtoa_r+0x6d8>
 80082d2:	9b02      	ldr	r3, [sp, #8]
 80082d4:	07d9      	lsls	r1, r3, #31
 80082d6:	d40f      	bmi.n	80082f8 <_dtoa_r+0x6f8>
 80082d8:	4620      	mov	r0, r4
 80082da:	4659      	mov	r1, fp
 80082dc:	f000 fad6 	bl	800888c <_Bfree>
 80082e0:	2300      	movs	r3, #0
 80082e2:	702b      	strb	r3, [r5, #0]
 80082e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082e6:	f10a 0001 	add.w	r0, sl, #1
 80082ea:	6018      	str	r0, [r3, #0]
 80082ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f43f acd8 	beq.w	8007ca4 <_dtoa_r+0xa4>
 80082f4:	601d      	str	r5, [r3, #0]
 80082f6:	e4d5      	b.n	8007ca4 <_dtoa_r+0xa4>
 80082f8:	f8cd a01c 	str.w	sl, [sp, #28]
 80082fc:	462b      	mov	r3, r5
 80082fe:	461d      	mov	r5, r3
 8008300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008304:	2a39      	cmp	r2, #57	; 0x39
 8008306:	d108      	bne.n	800831a <_dtoa_r+0x71a>
 8008308:	9a00      	ldr	r2, [sp, #0]
 800830a:	429a      	cmp	r2, r3
 800830c:	d1f7      	bne.n	80082fe <_dtoa_r+0x6fe>
 800830e:	9a07      	ldr	r2, [sp, #28]
 8008310:	9900      	ldr	r1, [sp, #0]
 8008312:	3201      	adds	r2, #1
 8008314:	9207      	str	r2, [sp, #28]
 8008316:	2230      	movs	r2, #48	; 0x30
 8008318:	700a      	strb	r2, [r1, #0]
 800831a:	781a      	ldrb	r2, [r3, #0]
 800831c:	3201      	adds	r2, #1
 800831e:	701a      	strb	r2, [r3, #0]
 8008320:	e78c      	b.n	800823c <_dtoa_r+0x63c>
 8008322:	4b7f      	ldr	r3, [pc, #508]	; (8008520 <_dtoa_r+0x920>)
 8008324:	2200      	movs	r2, #0
 8008326:	f7f8 f96f 	bl	8000608 <__aeabi_dmul>
 800832a:	2200      	movs	r2, #0
 800832c:	2300      	movs	r3, #0
 800832e:	4606      	mov	r6, r0
 8008330:	460f      	mov	r7, r1
 8008332:	f7f8 fbd1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008336:	2800      	cmp	r0, #0
 8008338:	d09b      	beq.n	8008272 <_dtoa_r+0x672>
 800833a:	e7cd      	b.n	80082d8 <_dtoa_r+0x6d8>
 800833c:	9a08      	ldr	r2, [sp, #32]
 800833e:	2a00      	cmp	r2, #0
 8008340:	f000 80c4 	beq.w	80084cc <_dtoa_r+0x8cc>
 8008344:	9a05      	ldr	r2, [sp, #20]
 8008346:	2a01      	cmp	r2, #1
 8008348:	f300 80a8 	bgt.w	800849c <_dtoa_r+0x89c>
 800834c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800834e:	2a00      	cmp	r2, #0
 8008350:	f000 80a0 	beq.w	8008494 <_dtoa_r+0x894>
 8008354:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008358:	9e06      	ldr	r6, [sp, #24]
 800835a:	4645      	mov	r5, r8
 800835c:	9a04      	ldr	r2, [sp, #16]
 800835e:	2101      	movs	r1, #1
 8008360:	441a      	add	r2, r3
 8008362:	4620      	mov	r0, r4
 8008364:	4498      	add	r8, r3
 8008366:	9204      	str	r2, [sp, #16]
 8008368:	f000 fb4c 	bl	8008a04 <__i2b>
 800836c:	4607      	mov	r7, r0
 800836e:	2d00      	cmp	r5, #0
 8008370:	dd0b      	ble.n	800838a <_dtoa_r+0x78a>
 8008372:	9b04      	ldr	r3, [sp, #16]
 8008374:	2b00      	cmp	r3, #0
 8008376:	dd08      	ble.n	800838a <_dtoa_r+0x78a>
 8008378:	42ab      	cmp	r3, r5
 800837a:	9a04      	ldr	r2, [sp, #16]
 800837c:	bfa8      	it	ge
 800837e:	462b      	movge	r3, r5
 8008380:	eba8 0803 	sub.w	r8, r8, r3
 8008384:	1aed      	subs	r5, r5, r3
 8008386:	1ad3      	subs	r3, r2, r3
 8008388:	9304      	str	r3, [sp, #16]
 800838a:	9b06      	ldr	r3, [sp, #24]
 800838c:	b1fb      	cbz	r3, 80083ce <_dtoa_r+0x7ce>
 800838e:	9b08      	ldr	r3, [sp, #32]
 8008390:	2b00      	cmp	r3, #0
 8008392:	f000 809f 	beq.w	80084d4 <_dtoa_r+0x8d4>
 8008396:	2e00      	cmp	r6, #0
 8008398:	dd11      	ble.n	80083be <_dtoa_r+0x7be>
 800839a:	4639      	mov	r1, r7
 800839c:	4632      	mov	r2, r6
 800839e:	4620      	mov	r0, r4
 80083a0:	f000 fbec 	bl	8008b7c <__pow5mult>
 80083a4:	465a      	mov	r2, fp
 80083a6:	4601      	mov	r1, r0
 80083a8:	4607      	mov	r7, r0
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 fb40 	bl	8008a30 <__multiply>
 80083b0:	4659      	mov	r1, fp
 80083b2:	9007      	str	r0, [sp, #28]
 80083b4:	4620      	mov	r0, r4
 80083b6:	f000 fa69 	bl	800888c <_Bfree>
 80083ba:	9b07      	ldr	r3, [sp, #28]
 80083bc:	469b      	mov	fp, r3
 80083be:	9b06      	ldr	r3, [sp, #24]
 80083c0:	1b9a      	subs	r2, r3, r6
 80083c2:	d004      	beq.n	80083ce <_dtoa_r+0x7ce>
 80083c4:	4659      	mov	r1, fp
 80083c6:	4620      	mov	r0, r4
 80083c8:	f000 fbd8 	bl	8008b7c <__pow5mult>
 80083cc:	4683      	mov	fp, r0
 80083ce:	2101      	movs	r1, #1
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 fb17 	bl	8008a04 <__i2b>
 80083d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083d8:	2b00      	cmp	r3, #0
 80083da:	4606      	mov	r6, r0
 80083dc:	dd7c      	ble.n	80084d8 <_dtoa_r+0x8d8>
 80083de:	461a      	mov	r2, r3
 80083e0:	4601      	mov	r1, r0
 80083e2:	4620      	mov	r0, r4
 80083e4:	f000 fbca 	bl	8008b7c <__pow5mult>
 80083e8:	9b05      	ldr	r3, [sp, #20]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	4606      	mov	r6, r0
 80083ee:	dd76      	ble.n	80084de <_dtoa_r+0x8de>
 80083f0:	2300      	movs	r3, #0
 80083f2:	9306      	str	r3, [sp, #24]
 80083f4:	6933      	ldr	r3, [r6, #16]
 80083f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80083fa:	6918      	ldr	r0, [r3, #16]
 80083fc:	f000 fab2 	bl	8008964 <__hi0bits>
 8008400:	f1c0 0020 	rsb	r0, r0, #32
 8008404:	9b04      	ldr	r3, [sp, #16]
 8008406:	4418      	add	r0, r3
 8008408:	f010 001f 	ands.w	r0, r0, #31
 800840c:	f000 8086 	beq.w	800851c <_dtoa_r+0x91c>
 8008410:	f1c0 0320 	rsb	r3, r0, #32
 8008414:	2b04      	cmp	r3, #4
 8008416:	dd7f      	ble.n	8008518 <_dtoa_r+0x918>
 8008418:	f1c0 001c 	rsb	r0, r0, #28
 800841c:	9b04      	ldr	r3, [sp, #16]
 800841e:	4403      	add	r3, r0
 8008420:	4480      	add	r8, r0
 8008422:	4405      	add	r5, r0
 8008424:	9304      	str	r3, [sp, #16]
 8008426:	f1b8 0f00 	cmp.w	r8, #0
 800842a:	dd05      	ble.n	8008438 <_dtoa_r+0x838>
 800842c:	4659      	mov	r1, fp
 800842e:	4642      	mov	r2, r8
 8008430:	4620      	mov	r0, r4
 8008432:	f000 fbfd 	bl	8008c30 <__lshift>
 8008436:	4683      	mov	fp, r0
 8008438:	9b04      	ldr	r3, [sp, #16]
 800843a:	2b00      	cmp	r3, #0
 800843c:	dd05      	ble.n	800844a <_dtoa_r+0x84a>
 800843e:	4631      	mov	r1, r6
 8008440:	461a      	mov	r2, r3
 8008442:	4620      	mov	r0, r4
 8008444:	f000 fbf4 	bl	8008c30 <__lshift>
 8008448:	4606      	mov	r6, r0
 800844a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800844c:	2b00      	cmp	r3, #0
 800844e:	d069      	beq.n	8008524 <_dtoa_r+0x924>
 8008450:	4631      	mov	r1, r6
 8008452:	4658      	mov	r0, fp
 8008454:	f000 fc58 	bl	8008d08 <__mcmp>
 8008458:	2800      	cmp	r0, #0
 800845a:	da63      	bge.n	8008524 <_dtoa_r+0x924>
 800845c:	2300      	movs	r3, #0
 800845e:	4659      	mov	r1, fp
 8008460:	220a      	movs	r2, #10
 8008462:	4620      	mov	r0, r4
 8008464:	f000 fa34 	bl	80088d0 <__multadd>
 8008468:	9b08      	ldr	r3, [sp, #32]
 800846a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800846e:	4683      	mov	fp, r0
 8008470:	2b00      	cmp	r3, #0
 8008472:	f000 818f 	beq.w	8008794 <_dtoa_r+0xb94>
 8008476:	4639      	mov	r1, r7
 8008478:	2300      	movs	r3, #0
 800847a:	220a      	movs	r2, #10
 800847c:	4620      	mov	r0, r4
 800847e:	f000 fa27 	bl	80088d0 <__multadd>
 8008482:	f1b9 0f00 	cmp.w	r9, #0
 8008486:	4607      	mov	r7, r0
 8008488:	f300 808e 	bgt.w	80085a8 <_dtoa_r+0x9a8>
 800848c:	9b05      	ldr	r3, [sp, #20]
 800848e:	2b02      	cmp	r3, #2
 8008490:	dc50      	bgt.n	8008534 <_dtoa_r+0x934>
 8008492:	e089      	b.n	80085a8 <_dtoa_r+0x9a8>
 8008494:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008496:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800849a:	e75d      	b.n	8008358 <_dtoa_r+0x758>
 800849c:	9b01      	ldr	r3, [sp, #4]
 800849e:	1e5e      	subs	r6, r3, #1
 80084a0:	9b06      	ldr	r3, [sp, #24]
 80084a2:	42b3      	cmp	r3, r6
 80084a4:	bfbf      	itttt	lt
 80084a6:	9b06      	ldrlt	r3, [sp, #24]
 80084a8:	9606      	strlt	r6, [sp, #24]
 80084aa:	1af2      	sublt	r2, r6, r3
 80084ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80084ae:	bfb6      	itet	lt
 80084b0:	189b      	addlt	r3, r3, r2
 80084b2:	1b9e      	subge	r6, r3, r6
 80084b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80084b6:	9b01      	ldr	r3, [sp, #4]
 80084b8:	bfb8      	it	lt
 80084ba:	2600      	movlt	r6, #0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	bfb5      	itete	lt
 80084c0:	eba8 0503 	sublt.w	r5, r8, r3
 80084c4:	9b01      	ldrge	r3, [sp, #4]
 80084c6:	2300      	movlt	r3, #0
 80084c8:	4645      	movge	r5, r8
 80084ca:	e747      	b.n	800835c <_dtoa_r+0x75c>
 80084cc:	9e06      	ldr	r6, [sp, #24]
 80084ce:	9f08      	ldr	r7, [sp, #32]
 80084d0:	4645      	mov	r5, r8
 80084d2:	e74c      	b.n	800836e <_dtoa_r+0x76e>
 80084d4:	9a06      	ldr	r2, [sp, #24]
 80084d6:	e775      	b.n	80083c4 <_dtoa_r+0x7c4>
 80084d8:	9b05      	ldr	r3, [sp, #20]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	dc18      	bgt.n	8008510 <_dtoa_r+0x910>
 80084de:	9b02      	ldr	r3, [sp, #8]
 80084e0:	b9b3      	cbnz	r3, 8008510 <_dtoa_r+0x910>
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084e8:	b9a3      	cbnz	r3, 8008514 <_dtoa_r+0x914>
 80084ea:	9b03      	ldr	r3, [sp, #12]
 80084ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084f0:	0d1b      	lsrs	r3, r3, #20
 80084f2:	051b      	lsls	r3, r3, #20
 80084f4:	b12b      	cbz	r3, 8008502 <_dtoa_r+0x902>
 80084f6:	9b04      	ldr	r3, [sp, #16]
 80084f8:	3301      	adds	r3, #1
 80084fa:	9304      	str	r3, [sp, #16]
 80084fc:	f108 0801 	add.w	r8, r8, #1
 8008500:	2301      	movs	r3, #1
 8008502:	9306      	str	r3, [sp, #24]
 8008504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008506:	2b00      	cmp	r3, #0
 8008508:	f47f af74 	bne.w	80083f4 <_dtoa_r+0x7f4>
 800850c:	2001      	movs	r0, #1
 800850e:	e779      	b.n	8008404 <_dtoa_r+0x804>
 8008510:	2300      	movs	r3, #0
 8008512:	e7f6      	b.n	8008502 <_dtoa_r+0x902>
 8008514:	9b02      	ldr	r3, [sp, #8]
 8008516:	e7f4      	b.n	8008502 <_dtoa_r+0x902>
 8008518:	d085      	beq.n	8008426 <_dtoa_r+0x826>
 800851a:	4618      	mov	r0, r3
 800851c:	301c      	adds	r0, #28
 800851e:	e77d      	b.n	800841c <_dtoa_r+0x81c>
 8008520:	40240000 	.word	0x40240000
 8008524:	9b01      	ldr	r3, [sp, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	dc38      	bgt.n	800859c <_dtoa_r+0x99c>
 800852a:	9b05      	ldr	r3, [sp, #20]
 800852c:	2b02      	cmp	r3, #2
 800852e:	dd35      	ble.n	800859c <_dtoa_r+0x99c>
 8008530:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008534:	f1b9 0f00 	cmp.w	r9, #0
 8008538:	d10d      	bne.n	8008556 <_dtoa_r+0x956>
 800853a:	4631      	mov	r1, r6
 800853c:	464b      	mov	r3, r9
 800853e:	2205      	movs	r2, #5
 8008540:	4620      	mov	r0, r4
 8008542:	f000 f9c5 	bl	80088d0 <__multadd>
 8008546:	4601      	mov	r1, r0
 8008548:	4606      	mov	r6, r0
 800854a:	4658      	mov	r0, fp
 800854c:	f000 fbdc 	bl	8008d08 <__mcmp>
 8008550:	2800      	cmp	r0, #0
 8008552:	f73f adbd 	bgt.w	80080d0 <_dtoa_r+0x4d0>
 8008556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008558:	9d00      	ldr	r5, [sp, #0]
 800855a:	ea6f 0a03 	mvn.w	sl, r3
 800855e:	f04f 0800 	mov.w	r8, #0
 8008562:	4631      	mov	r1, r6
 8008564:	4620      	mov	r0, r4
 8008566:	f000 f991 	bl	800888c <_Bfree>
 800856a:	2f00      	cmp	r7, #0
 800856c:	f43f aeb4 	beq.w	80082d8 <_dtoa_r+0x6d8>
 8008570:	f1b8 0f00 	cmp.w	r8, #0
 8008574:	d005      	beq.n	8008582 <_dtoa_r+0x982>
 8008576:	45b8      	cmp	r8, r7
 8008578:	d003      	beq.n	8008582 <_dtoa_r+0x982>
 800857a:	4641      	mov	r1, r8
 800857c:	4620      	mov	r0, r4
 800857e:	f000 f985 	bl	800888c <_Bfree>
 8008582:	4639      	mov	r1, r7
 8008584:	4620      	mov	r0, r4
 8008586:	f000 f981 	bl	800888c <_Bfree>
 800858a:	e6a5      	b.n	80082d8 <_dtoa_r+0x6d8>
 800858c:	2600      	movs	r6, #0
 800858e:	4637      	mov	r7, r6
 8008590:	e7e1      	b.n	8008556 <_dtoa_r+0x956>
 8008592:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008594:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008598:	4637      	mov	r7, r6
 800859a:	e599      	b.n	80080d0 <_dtoa_r+0x4d0>
 800859c:	9b08      	ldr	r3, [sp, #32]
 800859e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 80fd 	beq.w	80087a2 <_dtoa_r+0xba2>
 80085a8:	2d00      	cmp	r5, #0
 80085aa:	dd05      	ble.n	80085b8 <_dtoa_r+0x9b8>
 80085ac:	4639      	mov	r1, r7
 80085ae:	462a      	mov	r2, r5
 80085b0:	4620      	mov	r0, r4
 80085b2:	f000 fb3d 	bl	8008c30 <__lshift>
 80085b6:	4607      	mov	r7, r0
 80085b8:	9b06      	ldr	r3, [sp, #24]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d05c      	beq.n	8008678 <_dtoa_r+0xa78>
 80085be:	6879      	ldr	r1, [r7, #4]
 80085c0:	4620      	mov	r0, r4
 80085c2:	f000 f923 	bl	800880c <_Balloc>
 80085c6:	4605      	mov	r5, r0
 80085c8:	b928      	cbnz	r0, 80085d6 <_dtoa_r+0x9d6>
 80085ca:	4b80      	ldr	r3, [pc, #512]	; (80087cc <_dtoa_r+0xbcc>)
 80085cc:	4602      	mov	r2, r0
 80085ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80085d2:	f7ff bb2e 	b.w	8007c32 <_dtoa_r+0x32>
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	3202      	adds	r2, #2
 80085da:	0092      	lsls	r2, r2, #2
 80085dc:	f107 010c 	add.w	r1, r7, #12
 80085e0:	300c      	adds	r0, #12
 80085e2:	f000 f905 	bl	80087f0 <memcpy>
 80085e6:	2201      	movs	r2, #1
 80085e8:	4629      	mov	r1, r5
 80085ea:	4620      	mov	r0, r4
 80085ec:	f000 fb20 	bl	8008c30 <__lshift>
 80085f0:	9b00      	ldr	r3, [sp, #0]
 80085f2:	3301      	adds	r3, #1
 80085f4:	9301      	str	r3, [sp, #4]
 80085f6:	9b00      	ldr	r3, [sp, #0]
 80085f8:	444b      	add	r3, r9
 80085fa:	9307      	str	r3, [sp, #28]
 80085fc:	9b02      	ldr	r3, [sp, #8]
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	46b8      	mov	r8, r7
 8008604:	9306      	str	r3, [sp, #24]
 8008606:	4607      	mov	r7, r0
 8008608:	9b01      	ldr	r3, [sp, #4]
 800860a:	4631      	mov	r1, r6
 800860c:	3b01      	subs	r3, #1
 800860e:	4658      	mov	r0, fp
 8008610:	9302      	str	r3, [sp, #8]
 8008612:	f7ff fa69 	bl	8007ae8 <quorem>
 8008616:	4603      	mov	r3, r0
 8008618:	3330      	adds	r3, #48	; 0x30
 800861a:	9004      	str	r0, [sp, #16]
 800861c:	4641      	mov	r1, r8
 800861e:	4658      	mov	r0, fp
 8008620:	9308      	str	r3, [sp, #32]
 8008622:	f000 fb71 	bl	8008d08 <__mcmp>
 8008626:	463a      	mov	r2, r7
 8008628:	4681      	mov	r9, r0
 800862a:	4631      	mov	r1, r6
 800862c:	4620      	mov	r0, r4
 800862e:	f000 fb87 	bl	8008d40 <__mdiff>
 8008632:	68c2      	ldr	r2, [r0, #12]
 8008634:	9b08      	ldr	r3, [sp, #32]
 8008636:	4605      	mov	r5, r0
 8008638:	bb02      	cbnz	r2, 800867c <_dtoa_r+0xa7c>
 800863a:	4601      	mov	r1, r0
 800863c:	4658      	mov	r0, fp
 800863e:	f000 fb63 	bl	8008d08 <__mcmp>
 8008642:	9b08      	ldr	r3, [sp, #32]
 8008644:	4602      	mov	r2, r0
 8008646:	4629      	mov	r1, r5
 8008648:	4620      	mov	r0, r4
 800864a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800864e:	f000 f91d 	bl	800888c <_Bfree>
 8008652:	9b05      	ldr	r3, [sp, #20]
 8008654:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008656:	9d01      	ldr	r5, [sp, #4]
 8008658:	ea43 0102 	orr.w	r1, r3, r2
 800865c:	9b06      	ldr	r3, [sp, #24]
 800865e:	430b      	orrs	r3, r1
 8008660:	9b08      	ldr	r3, [sp, #32]
 8008662:	d10d      	bne.n	8008680 <_dtoa_r+0xa80>
 8008664:	2b39      	cmp	r3, #57	; 0x39
 8008666:	d029      	beq.n	80086bc <_dtoa_r+0xabc>
 8008668:	f1b9 0f00 	cmp.w	r9, #0
 800866c:	dd01      	ble.n	8008672 <_dtoa_r+0xa72>
 800866e:	9b04      	ldr	r3, [sp, #16]
 8008670:	3331      	adds	r3, #49	; 0x31
 8008672:	9a02      	ldr	r2, [sp, #8]
 8008674:	7013      	strb	r3, [r2, #0]
 8008676:	e774      	b.n	8008562 <_dtoa_r+0x962>
 8008678:	4638      	mov	r0, r7
 800867a:	e7b9      	b.n	80085f0 <_dtoa_r+0x9f0>
 800867c:	2201      	movs	r2, #1
 800867e:	e7e2      	b.n	8008646 <_dtoa_r+0xa46>
 8008680:	f1b9 0f00 	cmp.w	r9, #0
 8008684:	db06      	blt.n	8008694 <_dtoa_r+0xa94>
 8008686:	9905      	ldr	r1, [sp, #20]
 8008688:	ea41 0909 	orr.w	r9, r1, r9
 800868c:	9906      	ldr	r1, [sp, #24]
 800868e:	ea59 0101 	orrs.w	r1, r9, r1
 8008692:	d120      	bne.n	80086d6 <_dtoa_r+0xad6>
 8008694:	2a00      	cmp	r2, #0
 8008696:	ddec      	ble.n	8008672 <_dtoa_r+0xa72>
 8008698:	4659      	mov	r1, fp
 800869a:	2201      	movs	r2, #1
 800869c:	4620      	mov	r0, r4
 800869e:	9301      	str	r3, [sp, #4]
 80086a0:	f000 fac6 	bl	8008c30 <__lshift>
 80086a4:	4631      	mov	r1, r6
 80086a6:	4683      	mov	fp, r0
 80086a8:	f000 fb2e 	bl	8008d08 <__mcmp>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	9b01      	ldr	r3, [sp, #4]
 80086b0:	dc02      	bgt.n	80086b8 <_dtoa_r+0xab8>
 80086b2:	d1de      	bne.n	8008672 <_dtoa_r+0xa72>
 80086b4:	07da      	lsls	r2, r3, #31
 80086b6:	d5dc      	bpl.n	8008672 <_dtoa_r+0xa72>
 80086b8:	2b39      	cmp	r3, #57	; 0x39
 80086ba:	d1d8      	bne.n	800866e <_dtoa_r+0xa6e>
 80086bc:	9a02      	ldr	r2, [sp, #8]
 80086be:	2339      	movs	r3, #57	; 0x39
 80086c0:	7013      	strb	r3, [r2, #0]
 80086c2:	462b      	mov	r3, r5
 80086c4:	461d      	mov	r5, r3
 80086c6:	3b01      	subs	r3, #1
 80086c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80086cc:	2a39      	cmp	r2, #57	; 0x39
 80086ce:	d050      	beq.n	8008772 <_dtoa_r+0xb72>
 80086d0:	3201      	adds	r2, #1
 80086d2:	701a      	strb	r2, [r3, #0]
 80086d4:	e745      	b.n	8008562 <_dtoa_r+0x962>
 80086d6:	2a00      	cmp	r2, #0
 80086d8:	dd03      	ble.n	80086e2 <_dtoa_r+0xae2>
 80086da:	2b39      	cmp	r3, #57	; 0x39
 80086dc:	d0ee      	beq.n	80086bc <_dtoa_r+0xabc>
 80086de:	3301      	adds	r3, #1
 80086e0:	e7c7      	b.n	8008672 <_dtoa_r+0xa72>
 80086e2:	9a01      	ldr	r2, [sp, #4]
 80086e4:	9907      	ldr	r1, [sp, #28]
 80086e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086ea:	428a      	cmp	r2, r1
 80086ec:	d02a      	beq.n	8008744 <_dtoa_r+0xb44>
 80086ee:	4659      	mov	r1, fp
 80086f0:	2300      	movs	r3, #0
 80086f2:	220a      	movs	r2, #10
 80086f4:	4620      	mov	r0, r4
 80086f6:	f000 f8eb 	bl	80088d0 <__multadd>
 80086fa:	45b8      	cmp	r8, r7
 80086fc:	4683      	mov	fp, r0
 80086fe:	f04f 0300 	mov.w	r3, #0
 8008702:	f04f 020a 	mov.w	r2, #10
 8008706:	4641      	mov	r1, r8
 8008708:	4620      	mov	r0, r4
 800870a:	d107      	bne.n	800871c <_dtoa_r+0xb1c>
 800870c:	f000 f8e0 	bl	80088d0 <__multadd>
 8008710:	4680      	mov	r8, r0
 8008712:	4607      	mov	r7, r0
 8008714:	9b01      	ldr	r3, [sp, #4]
 8008716:	3301      	adds	r3, #1
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	e775      	b.n	8008608 <_dtoa_r+0xa08>
 800871c:	f000 f8d8 	bl	80088d0 <__multadd>
 8008720:	4639      	mov	r1, r7
 8008722:	4680      	mov	r8, r0
 8008724:	2300      	movs	r3, #0
 8008726:	220a      	movs	r2, #10
 8008728:	4620      	mov	r0, r4
 800872a:	f000 f8d1 	bl	80088d0 <__multadd>
 800872e:	4607      	mov	r7, r0
 8008730:	e7f0      	b.n	8008714 <_dtoa_r+0xb14>
 8008732:	f1b9 0f00 	cmp.w	r9, #0
 8008736:	9a00      	ldr	r2, [sp, #0]
 8008738:	bfcc      	ite	gt
 800873a:	464d      	movgt	r5, r9
 800873c:	2501      	movle	r5, #1
 800873e:	4415      	add	r5, r2
 8008740:	f04f 0800 	mov.w	r8, #0
 8008744:	4659      	mov	r1, fp
 8008746:	2201      	movs	r2, #1
 8008748:	4620      	mov	r0, r4
 800874a:	9301      	str	r3, [sp, #4]
 800874c:	f000 fa70 	bl	8008c30 <__lshift>
 8008750:	4631      	mov	r1, r6
 8008752:	4683      	mov	fp, r0
 8008754:	f000 fad8 	bl	8008d08 <__mcmp>
 8008758:	2800      	cmp	r0, #0
 800875a:	dcb2      	bgt.n	80086c2 <_dtoa_r+0xac2>
 800875c:	d102      	bne.n	8008764 <_dtoa_r+0xb64>
 800875e:	9b01      	ldr	r3, [sp, #4]
 8008760:	07db      	lsls	r3, r3, #31
 8008762:	d4ae      	bmi.n	80086c2 <_dtoa_r+0xac2>
 8008764:	462b      	mov	r3, r5
 8008766:	461d      	mov	r5, r3
 8008768:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800876c:	2a30      	cmp	r2, #48	; 0x30
 800876e:	d0fa      	beq.n	8008766 <_dtoa_r+0xb66>
 8008770:	e6f7      	b.n	8008562 <_dtoa_r+0x962>
 8008772:	9a00      	ldr	r2, [sp, #0]
 8008774:	429a      	cmp	r2, r3
 8008776:	d1a5      	bne.n	80086c4 <_dtoa_r+0xac4>
 8008778:	f10a 0a01 	add.w	sl, sl, #1
 800877c:	2331      	movs	r3, #49	; 0x31
 800877e:	e779      	b.n	8008674 <_dtoa_r+0xa74>
 8008780:	4b13      	ldr	r3, [pc, #76]	; (80087d0 <_dtoa_r+0xbd0>)
 8008782:	f7ff baaf 	b.w	8007ce4 <_dtoa_r+0xe4>
 8008786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008788:	2b00      	cmp	r3, #0
 800878a:	f47f aa86 	bne.w	8007c9a <_dtoa_r+0x9a>
 800878e:	4b11      	ldr	r3, [pc, #68]	; (80087d4 <_dtoa_r+0xbd4>)
 8008790:	f7ff baa8 	b.w	8007ce4 <_dtoa_r+0xe4>
 8008794:	f1b9 0f00 	cmp.w	r9, #0
 8008798:	dc03      	bgt.n	80087a2 <_dtoa_r+0xba2>
 800879a:	9b05      	ldr	r3, [sp, #20]
 800879c:	2b02      	cmp	r3, #2
 800879e:	f73f aec9 	bgt.w	8008534 <_dtoa_r+0x934>
 80087a2:	9d00      	ldr	r5, [sp, #0]
 80087a4:	4631      	mov	r1, r6
 80087a6:	4658      	mov	r0, fp
 80087a8:	f7ff f99e 	bl	8007ae8 <quorem>
 80087ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80087b0:	f805 3b01 	strb.w	r3, [r5], #1
 80087b4:	9a00      	ldr	r2, [sp, #0]
 80087b6:	1aaa      	subs	r2, r5, r2
 80087b8:	4591      	cmp	r9, r2
 80087ba:	ddba      	ble.n	8008732 <_dtoa_r+0xb32>
 80087bc:	4659      	mov	r1, fp
 80087be:	2300      	movs	r3, #0
 80087c0:	220a      	movs	r2, #10
 80087c2:	4620      	mov	r0, r4
 80087c4:	f000 f884 	bl	80088d0 <__multadd>
 80087c8:	4683      	mov	fp, r0
 80087ca:	e7eb      	b.n	80087a4 <_dtoa_r+0xba4>
 80087cc:	0800a057 	.word	0x0800a057
 80087d0:	08009fb0 	.word	0x08009fb0
 80087d4:	08009fd4 	.word	0x08009fd4

080087d8 <_localeconv_r>:
 80087d8:	4800      	ldr	r0, [pc, #0]	; (80087dc <_localeconv_r+0x4>)
 80087da:	4770      	bx	lr
 80087dc:	200001a8 	.word	0x200001a8

080087e0 <malloc>:
 80087e0:	4b02      	ldr	r3, [pc, #8]	; (80087ec <malloc+0xc>)
 80087e2:	4601      	mov	r1, r0
 80087e4:	6818      	ldr	r0, [r3, #0]
 80087e6:	f000 bbef 	b.w	8008fc8 <_malloc_r>
 80087ea:	bf00      	nop
 80087ec:	20000054 	.word	0x20000054

080087f0 <memcpy>:
 80087f0:	440a      	add	r2, r1
 80087f2:	4291      	cmp	r1, r2
 80087f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80087f8:	d100      	bne.n	80087fc <memcpy+0xc>
 80087fa:	4770      	bx	lr
 80087fc:	b510      	push	{r4, lr}
 80087fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008802:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008806:	4291      	cmp	r1, r2
 8008808:	d1f9      	bne.n	80087fe <memcpy+0xe>
 800880a:	bd10      	pop	{r4, pc}

0800880c <_Balloc>:
 800880c:	b570      	push	{r4, r5, r6, lr}
 800880e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008810:	4604      	mov	r4, r0
 8008812:	460d      	mov	r5, r1
 8008814:	b976      	cbnz	r6, 8008834 <_Balloc+0x28>
 8008816:	2010      	movs	r0, #16
 8008818:	f7ff ffe2 	bl	80087e0 <malloc>
 800881c:	4602      	mov	r2, r0
 800881e:	6260      	str	r0, [r4, #36]	; 0x24
 8008820:	b920      	cbnz	r0, 800882c <_Balloc+0x20>
 8008822:	4b18      	ldr	r3, [pc, #96]	; (8008884 <_Balloc+0x78>)
 8008824:	4818      	ldr	r0, [pc, #96]	; (8008888 <_Balloc+0x7c>)
 8008826:	2166      	movs	r1, #102	; 0x66
 8008828:	f000 fd94 	bl	8009354 <__assert_func>
 800882c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008830:	6006      	str	r6, [r0, #0]
 8008832:	60c6      	str	r6, [r0, #12]
 8008834:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008836:	68f3      	ldr	r3, [r6, #12]
 8008838:	b183      	cbz	r3, 800885c <_Balloc+0x50>
 800883a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008842:	b9b8      	cbnz	r0, 8008874 <_Balloc+0x68>
 8008844:	2101      	movs	r1, #1
 8008846:	fa01 f605 	lsl.w	r6, r1, r5
 800884a:	1d72      	adds	r2, r6, #5
 800884c:	0092      	lsls	r2, r2, #2
 800884e:	4620      	mov	r0, r4
 8008850:	f000 fb5a 	bl	8008f08 <_calloc_r>
 8008854:	b160      	cbz	r0, 8008870 <_Balloc+0x64>
 8008856:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800885a:	e00e      	b.n	800887a <_Balloc+0x6e>
 800885c:	2221      	movs	r2, #33	; 0x21
 800885e:	2104      	movs	r1, #4
 8008860:	4620      	mov	r0, r4
 8008862:	f000 fb51 	bl	8008f08 <_calloc_r>
 8008866:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008868:	60f0      	str	r0, [r6, #12]
 800886a:	68db      	ldr	r3, [r3, #12]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d1e4      	bne.n	800883a <_Balloc+0x2e>
 8008870:	2000      	movs	r0, #0
 8008872:	bd70      	pop	{r4, r5, r6, pc}
 8008874:	6802      	ldr	r2, [r0, #0]
 8008876:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800887a:	2300      	movs	r3, #0
 800887c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008880:	e7f7      	b.n	8008872 <_Balloc+0x66>
 8008882:	bf00      	nop
 8008884:	08009fe1 	.word	0x08009fe1
 8008888:	0800a068 	.word	0x0800a068

0800888c <_Bfree>:
 800888c:	b570      	push	{r4, r5, r6, lr}
 800888e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008890:	4605      	mov	r5, r0
 8008892:	460c      	mov	r4, r1
 8008894:	b976      	cbnz	r6, 80088b4 <_Bfree+0x28>
 8008896:	2010      	movs	r0, #16
 8008898:	f7ff ffa2 	bl	80087e0 <malloc>
 800889c:	4602      	mov	r2, r0
 800889e:	6268      	str	r0, [r5, #36]	; 0x24
 80088a0:	b920      	cbnz	r0, 80088ac <_Bfree+0x20>
 80088a2:	4b09      	ldr	r3, [pc, #36]	; (80088c8 <_Bfree+0x3c>)
 80088a4:	4809      	ldr	r0, [pc, #36]	; (80088cc <_Bfree+0x40>)
 80088a6:	218a      	movs	r1, #138	; 0x8a
 80088a8:	f000 fd54 	bl	8009354 <__assert_func>
 80088ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088b0:	6006      	str	r6, [r0, #0]
 80088b2:	60c6      	str	r6, [r0, #12]
 80088b4:	b13c      	cbz	r4, 80088c6 <_Bfree+0x3a>
 80088b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80088b8:	6862      	ldr	r2, [r4, #4]
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088c0:	6021      	str	r1, [r4, #0]
 80088c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088c6:	bd70      	pop	{r4, r5, r6, pc}
 80088c8:	08009fe1 	.word	0x08009fe1
 80088cc:	0800a068 	.word	0x0800a068

080088d0 <__multadd>:
 80088d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d4:	690e      	ldr	r6, [r1, #16]
 80088d6:	4607      	mov	r7, r0
 80088d8:	4698      	mov	r8, r3
 80088da:	460c      	mov	r4, r1
 80088dc:	f101 0014 	add.w	r0, r1, #20
 80088e0:	2300      	movs	r3, #0
 80088e2:	6805      	ldr	r5, [r0, #0]
 80088e4:	b2a9      	uxth	r1, r5
 80088e6:	fb02 8101 	mla	r1, r2, r1, r8
 80088ea:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80088ee:	0c2d      	lsrs	r5, r5, #16
 80088f0:	fb02 c505 	mla	r5, r2, r5, ip
 80088f4:	b289      	uxth	r1, r1
 80088f6:	3301      	adds	r3, #1
 80088f8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80088fc:	429e      	cmp	r6, r3
 80088fe:	f840 1b04 	str.w	r1, [r0], #4
 8008902:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008906:	dcec      	bgt.n	80088e2 <__multadd+0x12>
 8008908:	f1b8 0f00 	cmp.w	r8, #0
 800890c:	d022      	beq.n	8008954 <__multadd+0x84>
 800890e:	68a3      	ldr	r3, [r4, #8]
 8008910:	42b3      	cmp	r3, r6
 8008912:	dc19      	bgt.n	8008948 <__multadd+0x78>
 8008914:	6861      	ldr	r1, [r4, #4]
 8008916:	4638      	mov	r0, r7
 8008918:	3101      	adds	r1, #1
 800891a:	f7ff ff77 	bl	800880c <_Balloc>
 800891e:	4605      	mov	r5, r0
 8008920:	b928      	cbnz	r0, 800892e <__multadd+0x5e>
 8008922:	4602      	mov	r2, r0
 8008924:	4b0d      	ldr	r3, [pc, #52]	; (800895c <__multadd+0x8c>)
 8008926:	480e      	ldr	r0, [pc, #56]	; (8008960 <__multadd+0x90>)
 8008928:	21b5      	movs	r1, #181	; 0xb5
 800892a:	f000 fd13 	bl	8009354 <__assert_func>
 800892e:	6922      	ldr	r2, [r4, #16]
 8008930:	3202      	adds	r2, #2
 8008932:	f104 010c 	add.w	r1, r4, #12
 8008936:	0092      	lsls	r2, r2, #2
 8008938:	300c      	adds	r0, #12
 800893a:	f7ff ff59 	bl	80087f0 <memcpy>
 800893e:	4621      	mov	r1, r4
 8008940:	4638      	mov	r0, r7
 8008942:	f7ff ffa3 	bl	800888c <_Bfree>
 8008946:	462c      	mov	r4, r5
 8008948:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800894c:	3601      	adds	r6, #1
 800894e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008952:	6126      	str	r6, [r4, #16]
 8008954:	4620      	mov	r0, r4
 8008956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800895a:	bf00      	nop
 800895c:	0800a057 	.word	0x0800a057
 8008960:	0800a068 	.word	0x0800a068

08008964 <__hi0bits>:
 8008964:	0c03      	lsrs	r3, r0, #16
 8008966:	041b      	lsls	r3, r3, #16
 8008968:	b9d3      	cbnz	r3, 80089a0 <__hi0bits+0x3c>
 800896a:	0400      	lsls	r0, r0, #16
 800896c:	2310      	movs	r3, #16
 800896e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008972:	bf04      	itt	eq
 8008974:	0200      	lsleq	r0, r0, #8
 8008976:	3308      	addeq	r3, #8
 8008978:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800897c:	bf04      	itt	eq
 800897e:	0100      	lsleq	r0, r0, #4
 8008980:	3304      	addeq	r3, #4
 8008982:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008986:	bf04      	itt	eq
 8008988:	0080      	lsleq	r0, r0, #2
 800898a:	3302      	addeq	r3, #2
 800898c:	2800      	cmp	r0, #0
 800898e:	db05      	blt.n	800899c <__hi0bits+0x38>
 8008990:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008994:	f103 0301 	add.w	r3, r3, #1
 8008998:	bf08      	it	eq
 800899a:	2320      	moveq	r3, #32
 800899c:	4618      	mov	r0, r3
 800899e:	4770      	bx	lr
 80089a0:	2300      	movs	r3, #0
 80089a2:	e7e4      	b.n	800896e <__hi0bits+0xa>

080089a4 <__lo0bits>:
 80089a4:	6803      	ldr	r3, [r0, #0]
 80089a6:	f013 0207 	ands.w	r2, r3, #7
 80089aa:	4601      	mov	r1, r0
 80089ac:	d00b      	beq.n	80089c6 <__lo0bits+0x22>
 80089ae:	07da      	lsls	r2, r3, #31
 80089b0:	d424      	bmi.n	80089fc <__lo0bits+0x58>
 80089b2:	0798      	lsls	r0, r3, #30
 80089b4:	bf49      	itett	mi
 80089b6:	085b      	lsrmi	r3, r3, #1
 80089b8:	089b      	lsrpl	r3, r3, #2
 80089ba:	2001      	movmi	r0, #1
 80089bc:	600b      	strmi	r3, [r1, #0]
 80089be:	bf5c      	itt	pl
 80089c0:	600b      	strpl	r3, [r1, #0]
 80089c2:	2002      	movpl	r0, #2
 80089c4:	4770      	bx	lr
 80089c6:	b298      	uxth	r0, r3
 80089c8:	b9b0      	cbnz	r0, 80089f8 <__lo0bits+0x54>
 80089ca:	0c1b      	lsrs	r3, r3, #16
 80089cc:	2010      	movs	r0, #16
 80089ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 80089d2:	bf04      	itt	eq
 80089d4:	0a1b      	lsreq	r3, r3, #8
 80089d6:	3008      	addeq	r0, #8
 80089d8:	071a      	lsls	r2, r3, #28
 80089da:	bf04      	itt	eq
 80089dc:	091b      	lsreq	r3, r3, #4
 80089de:	3004      	addeq	r0, #4
 80089e0:	079a      	lsls	r2, r3, #30
 80089e2:	bf04      	itt	eq
 80089e4:	089b      	lsreq	r3, r3, #2
 80089e6:	3002      	addeq	r0, #2
 80089e8:	07da      	lsls	r2, r3, #31
 80089ea:	d403      	bmi.n	80089f4 <__lo0bits+0x50>
 80089ec:	085b      	lsrs	r3, r3, #1
 80089ee:	f100 0001 	add.w	r0, r0, #1
 80089f2:	d005      	beq.n	8008a00 <__lo0bits+0x5c>
 80089f4:	600b      	str	r3, [r1, #0]
 80089f6:	4770      	bx	lr
 80089f8:	4610      	mov	r0, r2
 80089fa:	e7e8      	b.n	80089ce <__lo0bits+0x2a>
 80089fc:	2000      	movs	r0, #0
 80089fe:	4770      	bx	lr
 8008a00:	2020      	movs	r0, #32
 8008a02:	4770      	bx	lr

08008a04 <__i2b>:
 8008a04:	b510      	push	{r4, lr}
 8008a06:	460c      	mov	r4, r1
 8008a08:	2101      	movs	r1, #1
 8008a0a:	f7ff feff 	bl	800880c <_Balloc>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	b928      	cbnz	r0, 8008a1e <__i2b+0x1a>
 8008a12:	4b05      	ldr	r3, [pc, #20]	; (8008a28 <__i2b+0x24>)
 8008a14:	4805      	ldr	r0, [pc, #20]	; (8008a2c <__i2b+0x28>)
 8008a16:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008a1a:	f000 fc9b 	bl	8009354 <__assert_func>
 8008a1e:	2301      	movs	r3, #1
 8008a20:	6144      	str	r4, [r0, #20]
 8008a22:	6103      	str	r3, [r0, #16]
 8008a24:	bd10      	pop	{r4, pc}
 8008a26:	bf00      	nop
 8008a28:	0800a057 	.word	0x0800a057
 8008a2c:	0800a068 	.word	0x0800a068

08008a30 <__multiply>:
 8008a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a34:	4614      	mov	r4, r2
 8008a36:	690a      	ldr	r2, [r1, #16]
 8008a38:	6923      	ldr	r3, [r4, #16]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	bfb8      	it	lt
 8008a3e:	460b      	movlt	r3, r1
 8008a40:	460d      	mov	r5, r1
 8008a42:	bfbc      	itt	lt
 8008a44:	4625      	movlt	r5, r4
 8008a46:	461c      	movlt	r4, r3
 8008a48:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008a4c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008a50:	68ab      	ldr	r3, [r5, #8]
 8008a52:	6869      	ldr	r1, [r5, #4]
 8008a54:	eb0a 0709 	add.w	r7, sl, r9
 8008a58:	42bb      	cmp	r3, r7
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	bfb8      	it	lt
 8008a5e:	3101      	addlt	r1, #1
 8008a60:	f7ff fed4 	bl	800880c <_Balloc>
 8008a64:	b930      	cbnz	r0, 8008a74 <__multiply+0x44>
 8008a66:	4602      	mov	r2, r0
 8008a68:	4b42      	ldr	r3, [pc, #264]	; (8008b74 <__multiply+0x144>)
 8008a6a:	4843      	ldr	r0, [pc, #268]	; (8008b78 <__multiply+0x148>)
 8008a6c:	f240 115d 	movw	r1, #349	; 0x15d
 8008a70:	f000 fc70 	bl	8009354 <__assert_func>
 8008a74:	f100 0614 	add.w	r6, r0, #20
 8008a78:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008a7c:	4633      	mov	r3, r6
 8008a7e:	2200      	movs	r2, #0
 8008a80:	4543      	cmp	r3, r8
 8008a82:	d31e      	bcc.n	8008ac2 <__multiply+0x92>
 8008a84:	f105 0c14 	add.w	ip, r5, #20
 8008a88:	f104 0314 	add.w	r3, r4, #20
 8008a8c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008a90:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008a94:	9202      	str	r2, [sp, #8]
 8008a96:	ebac 0205 	sub.w	r2, ip, r5
 8008a9a:	3a15      	subs	r2, #21
 8008a9c:	f022 0203 	bic.w	r2, r2, #3
 8008aa0:	3204      	adds	r2, #4
 8008aa2:	f105 0115 	add.w	r1, r5, #21
 8008aa6:	458c      	cmp	ip, r1
 8008aa8:	bf38      	it	cc
 8008aaa:	2204      	movcc	r2, #4
 8008aac:	9201      	str	r2, [sp, #4]
 8008aae:	9a02      	ldr	r2, [sp, #8]
 8008ab0:	9303      	str	r3, [sp, #12]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d808      	bhi.n	8008ac8 <__multiply+0x98>
 8008ab6:	2f00      	cmp	r7, #0
 8008ab8:	dc55      	bgt.n	8008b66 <__multiply+0x136>
 8008aba:	6107      	str	r7, [r0, #16]
 8008abc:	b005      	add	sp, #20
 8008abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac2:	f843 2b04 	str.w	r2, [r3], #4
 8008ac6:	e7db      	b.n	8008a80 <__multiply+0x50>
 8008ac8:	f8b3 a000 	ldrh.w	sl, [r3]
 8008acc:	f1ba 0f00 	cmp.w	sl, #0
 8008ad0:	d020      	beq.n	8008b14 <__multiply+0xe4>
 8008ad2:	f105 0e14 	add.w	lr, r5, #20
 8008ad6:	46b1      	mov	r9, r6
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008ade:	f8d9 b000 	ldr.w	fp, [r9]
 8008ae2:	b2a1      	uxth	r1, r4
 8008ae4:	fa1f fb8b 	uxth.w	fp, fp
 8008ae8:	fb0a b101 	mla	r1, sl, r1, fp
 8008aec:	4411      	add	r1, r2
 8008aee:	f8d9 2000 	ldr.w	r2, [r9]
 8008af2:	0c24      	lsrs	r4, r4, #16
 8008af4:	0c12      	lsrs	r2, r2, #16
 8008af6:	fb0a 2404 	mla	r4, sl, r4, r2
 8008afa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008afe:	b289      	uxth	r1, r1
 8008b00:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008b04:	45f4      	cmp	ip, lr
 8008b06:	f849 1b04 	str.w	r1, [r9], #4
 8008b0a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008b0e:	d8e4      	bhi.n	8008ada <__multiply+0xaa>
 8008b10:	9901      	ldr	r1, [sp, #4]
 8008b12:	5072      	str	r2, [r6, r1]
 8008b14:	9a03      	ldr	r2, [sp, #12]
 8008b16:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008b1a:	3304      	adds	r3, #4
 8008b1c:	f1b9 0f00 	cmp.w	r9, #0
 8008b20:	d01f      	beq.n	8008b62 <__multiply+0x132>
 8008b22:	6834      	ldr	r4, [r6, #0]
 8008b24:	f105 0114 	add.w	r1, r5, #20
 8008b28:	46b6      	mov	lr, r6
 8008b2a:	f04f 0a00 	mov.w	sl, #0
 8008b2e:	880a      	ldrh	r2, [r1, #0]
 8008b30:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008b34:	fb09 b202 	mla	r2, r9, r2, fp
 8008b38:	4492      	add	sl, r2
 8008b3a:	b2a4      	uxth	r4, r4
 8008b3c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008b40:	f84e 4b04 	str.w	r4, [lr], #4
 8008b44:	f851 4b04 	ldr.w	r4, [r1], #4
 8008b48:	f8be 2000 	ldrh.w	r2, [lr]
 8008b4c:	0c24      	lsrs	r4, r4, #16
 8008b4e:	fb09 2404 	mla	r4, r9, r4, r2
 8008b52:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008b56:	458c      	cmp	ip, r1
 8008b58:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008b5c:	d8e7      	bhi.n	8008b2e <__multiply+0xfe>
 8008b5e:	9a01      	ldr	r2, [sp, #4]
 8008b60:	50b4      	str	r4, [r6, r2]
 8008b62:	3604      	adds	r6, #4
 8008b64:	e7a3      	b.n	8008aae <__multiply+0x7e>
 8008b66:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d1a5      	bne.n	8008aba <__multiply+0x8a>
 8008b6e:	3f01      	subs	r7, #1
 8008b70:	e7a1      	b.n	8008ab6 <__multiply+0x86>
 8008b72:	bf00      	nop
 8008b74:	0800a057 	.word	0x0800a057
 8008b78:	0800a068 	.word	0x0800a068

08008b7c <__pow5mult>:
 8008b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b80:	4615      	mov	r5, r2
 8008b82:	f012 0203 	ands.w	r2, r2, #3
 8008b86:	4606      	mov	r6, r0
 8008b88:	460f      	mov	r7, r1
 8008b8a:	d007      	beq.n	8008b9c <__pow5mult+0x20>
 8008b8c:	4c25      	ldr	r4, [pc, #148]	; (8008c24 <__pow5mult+0xa8>)
 8008b8e:	3a01      	subs	r2, #1
 8008b90:	2300      	movs	r3, #0
 8008b92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b96:	f7ff fe9b 	bl	80088d0 <__multadd>
 8008b9a:	4607      	mov	r7, r0
 8008b9c:	10ad      	asrs	r5, r5, #2
 8008b9e:	d03d      	beq.n	8008c1c <__pow5mult+0xa0>
 8008ba0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008ba2:	b97c      	cbnz	r4, 8008bc4 <__pow5mult+0x48>
 8008ba4:	2010      	movs	r0, #16
 8008ba6:	f7ff fe1b 	bl	80087e0 <malloc>
 8008baa:	4602      	mov	r2, r0
 8008bac:	6270      	str	r0, [r6, #36]	; 0x24
 8008bae:	b928      	cbnz	r0, 8008bbc <__pow5mult+0x40>
 8008bb0:	4b1d      	ldr	r3, [pc, #116]	; (8008c28 <__pow5mult+0xac>)
 8008bb2:	481e      	ldr	r0, [pc, #120]	; (8008c2c <__pow5mult+0xb0>)
 8008bb4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008bb8:	f000 fbcc 	bl	8009354 <__assert_func>
 8008bbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bc0:	6004      	str	r4, [r0, #0]
 8008bc2:	60c4      	str	r4, [r0, #12]
 8008bc4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008bc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bcc:	b94c      	cbnz	r4, 8008be2 <__pow5mult+0x66>
 8008bce:	f240 2171 	movw	r1, #625	; 0x271
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	f7ff ff16 	bl	8008a04 <__i2b>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bde:	4604      	mov	r4, r0
 8008be0:	6003      	str	r3, [r0, #0]
 8008be2:	f04f 0900 	mov.w	r9, #0
 8008be6:	07eb      	lsls	r3, r5, #31
 8008be8:	d50a      	bpl.n	8008c00 <__pow5mult+0x84>
 8008bea:	4639      	mov	r1, r7
 8008bec:	4622      	mov	r2, r4
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f7ff ff1e 	bl	8008a30 <__multiply>
 8008bf4:	4639      	mov	r1, r7
 8008bf6:	4680      	mov	r8, r0
 8008bf8:	4630      	mov	r0, r6
 8008bfa:	f7ff fe47 	bl	800888c <_Bfree>
 8008bfe:	4647      	mov	r7, r8
 8008c00:	106d      	asrs	r5, r5, #1
 8008c02:	d00b      	beq.n	8008c1c <__pow5mult+0xa0>
 8008c04:	6820      	ldr	r0, [r4, #0]
 8008c06:	b938      	cbnz	r0, 8008c18 <__pow5mult+0x9c>
 8008c08:	4622      	mov	r2, r4
 8008c0a:	4621      	mov	r1, r4
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7ff ff0f 	bl	8008a30 <__multiply>
 8008c12:	6020      	str	r0, [r4, #0]
 8008c14:	f8c0 9000 	str.w	r9, [r0]
 8008c18:	4604      	mov	r4, r0
 8008c1a:	e7e4      	b.n	8008be6 <__pow5mult+0x6a>
 8008c1c:	4638      	mov	r0, r7
 8008c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c22:	bf00      	nop
 8008c24:	0800a1b8 	.word	0x0800a1b8
 8008c28:	08009fe1 	.word	0x08009fe1
 8008c2c:	0800a068 	.word	0x0800a068

08008c30 <__lshift>:
 8008c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c34:	460c      	mov	r4, r1
 8008c36:	6849      	ldr	r1, [r1, #4]
 8008c38:	6923      	ldr	r3, [r4, #16]
 8008c3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c3e:	68a3      	ldr	r3, [r4, #8]
 8008c40:	4607      	mov	r7, r0
 8008c42:	4691      	mov	r9, r2
 8008c44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c48:	f108 0601 	add.w	r6, r8, #1
 8008c4c:	42b3      	cmp	r3, r6
 8008c4e:	db0b      	blt.n	8008c68 <__lshift+0x38>
 8008c50:	4638      	mov	r0, r7
 8008c52:	f7ff fddb 	bl	800880c <_Balloc>
 8008c56:	4605      	mov	r5, r0
 8008c58:	b948      	cbnz	r0, 8008c6e <__lshift+0x3e>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	4b28      	ldr	r3, [pc, #160]	; (8008d00 <__lshift+0xd0>)
 8008c5e:	4829      	ldr	r0, [pc, #164]	; (8008d04 <__lshift+0xd4>)
 8008c60:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c64:	f000 fb76 	bl	8009354 <__assert_func>
 8008c68:	3101      	adds	r1, #1
 8008c6a:	005b      	lsls	r3, r3, #1
 8008c6c:	e7ee      	b.n	8008c4c <__lshift+0x1c>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f100 0114 	add.w	r1, r0, #20
 8008c74:	f100 0210 	add.w	r2, r0, #16
 8008c78:	4618      	mov	r0, r3
 8008c7a:	4553      	cmp	r3, sl
 8008c7c:	db33      	blt.n	8008ce6 <__lshift+0xb6>
 8008c7e:	6920      	ldr	r0, [r4, #16]
 8008c80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c84:	f104 0314 	add.w	r3, r4, #20
 8008c88:	f019 091f 	ands.w	r9, r9, #31
 8008c8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c94:	d02b      	beq.n	8008cee <__lshift+0xbe>
 8008c96:	f1c9 0e20 	rsb	lr, r9, #32
 8008c9a:	468a      	mov	sl, r1
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	6818      	ldr	r0, [r3, #0]
 8008ca0:	fa00 f009 	lsl.w	r0, r0, r9
 8008ca4:	4302      	orrs	r2, r0
 8008ca6:	f84a 2b04 	str.w	r2, [sl], #4
 8008caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cae:	459c      	cmp	ip, r3
 8008cb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008cb4:	d8f3      	bhi.n	8008c9e <__lshift+0x6e>
 8008cb6:	ebac 0304 	sub.w	r3, ip, r4
 8008cba:	3b15      	subs	r3, #21
 8008cbc:	f023 0303 	bic.w	r3, r3, #3
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	f104 0015 	add.w	r0, r4, #21
 8008cc6:	4584      	cmp	ip, r0
 8008cc8:	bf38      	it	cc
 8008cca:	2304      	movcc	r3, #4
 8008ccc:	50ca      	str	r2, [r1, r3]
 8008cce:	b10a      	cbz	r2, 8008cd4 <__lshift+0xa4>
 8008cd0:	f108 0602 	add.w	r6, r8, #2
 8008cd4:	3e01      	subs	r6, #1
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	612e      	str	r6, [r5, #16]
 8008cda:	4621      	mov	r1, r4
 8008cdc:	f7ff fdd6 	bl	800888c <_Bfree>
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cea:	3301      	adds	r3, #1
 8008cec:	e7c5      	b.n	8008c7a <__lshift+0x4a>
 8008cee:	3904      	subs	r1, #4
 8008cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cf4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cf8:	459c      	cmp	ip, r3
 8008cfa:	d8f9      	bhi.n	8008cf0 <__lshift+0xc0>
 8008cfc:	e7ea      	b.n	8008cd4 <__lshift+0xa4>
 8008cfe:	bf00      	nop
 8008d00:	0800a057 	.word	0x0800a057
 8008d04:	0800a068 	.word	0x0800a068

08008d08 <__mcmp>:
 8008d08:	b530      	push	{r4, r5, lr}
 8008d0a:	6902      	ldr	r2, [r0, #16]
 8008d0c:	690c      	ldr	r4, [r1, #16]
 8008d0e:	1b12      	subs	r2, r2, r4
 8008d10:	d10e      	bne.n	8008d30 <__mcmp+0x28>
 8008d12:	f100 0314 	add.w	r3, r0, #20
 8008d16:	3114      	adds	r1, #20
 8008d18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008d1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008d20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008d24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008d28:	42a5      	cmp	r5, r4
 8008d2a:	d003      	beq.n	8008d34 <__mcmp+0x2c>
 8008d2c:	d305      	bcc.n	8008d3a <__mcmp+0x32>
 8008d2e:	2201      	movs	r2, #1
 8008d30:	4610      	mov	r0, r2
 8008d32:	bd30      	pop	{r4, r5, pc}
 8008d34:	4283      	cmp	r3, r0
 8008d36:	d3f3      	bcc.n	8008d20 <__mcmp+0x18>
 8008d38:	e7fa      	b.n	8008d30 <__mcmp+0x28>
 8008d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d3e:	e7f7      	b.n	8008d30 <__mcmp+0x28>

08008d40 <__mdiff>:
 8008d40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d44:	460c      	mov	r4, r1
 8008d46:	4606      	mov	r6, r0
 8008d48:	4611      	mov	r1, r2
 8008d4a:	4620      	mov	r0, r4
 8008d4c:	4617      	mov	r7, r2
 8008d4e:	f7ff ffdb 	bl	8008d08 <__mcmp>
 8008d52:	1e05      	subs	r5, r0, #0
 8008d54:	d110      	bne.n	8008d78 <__mdiff+0x38>
 8008d56:	4629      	mov	r1, r5
 8008d58:	4630      	mov	r0, r6
 8008d5a:	f7ff fd57 	bl	800880c <_Balloc>
 8008d5e:	b930      	cbnz	r0, 8008d6e <__mdiff+0x2e>
 8008d60:	4b39      	ldr	r3, [pc, #228]	; (8008e48 <__mdiff+0x108>)
 8008d62:	4602      	mov	r2, r0
 8008d64:	f240 2132 	movw	r1, #562	; 0x232
 8008d68:	4838      	ldr	r0, [pc, #224]	; (8008e4c <__mdiff+0x10c>)
 8008d6a:	f000 faf3 	bl	8009354 <__assert_func>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d78:	bfa4      	itt	ge
 8008d7a:	463b      	movge	r3, r7
 8008d7c:	4627      	movge	r7, r4
 8008d7e:	4630      	mov	r0, r6
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	bfa6      	itte	ge
 8008d84:	461c      	movge	r4, r3
 8008d86:	2500      	movge	r5, #0
 8008d88:	2501      	movlt	r5, #1
 8008d8a:	f7ff fd3f 	bl	800880c <_Balloc>
 8008d8e:	b920      	cbnz	r0, 8008d9a <__mdiff+0x5a>
 8008d90:	4b2d      	ldr	r3, [pc, #180]	; (8008e48 <__mdiff+0x108>)
 8008d92:	4602      	mov	r2, r0
 8008d94:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d98:	e7e6      	b.n	8008d68 <__mdiff+0x28>
 8008d9a:	693e      	ldr	r6, [r7, #16]
 8008d9c:	60c5      	str	r5, [r0, #12]
 8008d9e:	6925      	ldr	r5, [r4, #16]
 8008da0:	f107 0114 	add.w	r1, r7, #20
 8008da4:	f104 0914 	add.w	r9, r4, #20
 8008da8:	f100 0e14 	add.w	lr, r0, #20
 8008dac:	f107 0210 	add.w	r2, r7, #16
 8008db0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008db4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008db8:	46f2      	mov	sl, lr
 8008dba:	2700      	movs	r7, #0
 8008dbc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008dc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008dc4:	fa1f f883 	uxth.w	r8, r3
 8008dc8:	fa17 f78b 	uxtah	r7, r7, fp
 8008dcc:	0c1b      	lsrs	r3, r3, #16
 8008dce:	eba7 0808 	sub.w	r8, r7, r8
 8008dd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008dd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008dda:	fa1f f888 	uxth.w	r8, r8
 8008dde:	141f      	asrs	r7, r3, #16
 8008de0:	454d      	cmp	r5, r9
 8008de2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008de6:	f84a 3b04 	str.w	r3, [sl], #4
 8008dea:	d8e7      	bhi.n	8008dbc <__mdiff+0x7c>
 8008dec:	1b2b      	subs	r3, r5, r4
 8008dee:	3b15      	subs	r3, #21
 8008df0:	f023 0303 	bic.w	r3, r3, #3
 8008df4:	3304      	adds	r3, #4
 8008df6:	3415      	adds	r4, #21
 8008df8:	42a5      	cmp	r5, r4
 8008dfa:	bf38      	it	cc
 8008dfc:	2304      	movcc	r3, #4
 8008dfe:	4419      	add	r1, r3
 8008e00:	4473      	add	r3, lr
 8008e02:	469e      	mov	lr, r3
 8008e04:	460d      	mov	r5, r1
 8008e06:	4565      	cmp	r5, ip
 8008e08:	d30e      	bcc.n	8008e28 <__mdiff+0xe8>
 8008e0a:	f10c 0203 	add.w	r2, ip, #3
 8008e0e:	1a52      	subs	r2, r2, r1
 8008e10:	f022 0203 	bic.w	r2, r2, #3
 8008e14:	3903      	subs	r1, #3
 8008e16:	458c      	cmp	ip, r1
 8008e18:	bf38      	it	cc
 8008e1a:	2200      	movcc	r2, #0
 8008e1c:	441a      	add	r2, r3
 8008e1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008e22:	b17b      	cbz	r3, 8008e44 <__mdiff+0x104>
 8008e24:	6106      	str	r6, [r0, #16]
 8008e26:	e7a5      	b.n	8008d74 <__mdiff+0x34>
 8008e28:	f855 8b04 	ldr.w	r8, [r5], #4
 8008e2c:	fa17 f488 	uxtah	r4, r7, r8
 8008e30:	1422      	asrs	r2, r4, #16
 8008e32:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008e36:	b2a4      	uxth	r4, r4
 8008e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008e3c:	f84e 4b04 	str.w	r4, [lr], #4
 8008e40:	1417      	asrs	r7, r2, #16
 8008e42:	e7e0      	b.n	8008e06 <__mdiff+0xc6>
 8008e44:	3e01      	subs	r6, #1
 8008e46:	e7ea      	b.n	8008e1e <__mdiff+0xde>
 8008e48:	0800a057 	.word	0x0800a057
 8008e4c:	0800a068 	.word	0x0800a068

08008e50 <__d2b>:
 8008e50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e54:	4689      	mov	r9, r1
 8008e56:	2101      	movs	r1, #1
 8008e58:	ec57 6b10 	vmov	r6, r7, d0
 8008e5c:	4690      	mov	r8, r2
 8008e5e:	f7ff fcd5 	bl	800880c <_Balloc>
 8008e62:	4604      	mov	r4, r0
 8008e64:	b930      	cbnz	r0, 8008e74 <__d2b+0x24>
 8008e66:	4602      	mov	r2, r0
 8008e68:	4b25      	ldr	r3, [pc, #148]	; (8008f00 <__d2b+0xb0>)
 8008e6a:	4826      	ldr	r0, [pc, #152]	; (8008f04 <__d2b+0xb4>)
 8008e6c:	f240 310a 	movw	r1, #778	; 0x30a
 8008e70:	f000 fa70 	bl	8009354 <__assert_func>
 8008e74:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008e78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e7c:	bb35      	cbnz	r5, 8008ecc <__d2b+0x7c>
 8008e7e:	2e00      	cmp	r6, #0
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	d028      	beq.n	8008ed6 <__d2b+0x86>
 8008e84:	4668      	mov	r0, sp
 8008e86:	9600      	str	r6, [sp, #0]
 8008e88:	f7ff fd8c 	bl	80089a4 <__lo0bits>
 8008e8c:	9900      	ldr	r1, [sp, #0]
 8008e8e:	b300      	cbz	r0, 8008ed2 <__d2b+0x82>
 8008e90:	9a01      	ldr	r2, [sp, #4]
 8008e92:	f1c0 0320 	rsb	r3, r0, #32
 8008e96:	fa02 f303 	lsl.w	r3, r2, r3
 8008e9a:	430b      	orrs	r3, r1
 8008e9c:	40c2      	lsrs	r2, r0
 8008e9e:	6163      	str	r3, [r4, #20]
 8008ea0:	9201      	str	r2, [sp, #4]
 8008ea2:	9b01      	ldr	r3, [sp, #4]
 8008ea4:	61a3      	str	r3, [r4, #24]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	bf14      	ite	ne
 8008eaa:	2202      	movne	r2, #2
 8008eac:	2201      	moveq	r2, #1
 8008eae:	6122      	str	r2, [r4, #16]
 8008eb0:	b1d5      	cbz	r5, 8008ee8 <__d2b+0x98>
 8008eb2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008eb6:	4405      	add	r5, r0
 8008eb8:	f8c9 5000 	str.w	r5, [r9]
 8008ebc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ec0:	f8c8 0000 	str.w	r0, [r8]
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	b003      	add	sp, #12
 8008ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ecc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ed0:	e7d5      	b.n	8008e7e <__d2b+0x2e>
 8008ed2:	6161      	str	r1, [r4, #20]
 8008ed4:	e7e5      	b.n	8008ea2 <__d2b+0x52>
 8008ed6:	a801      	add	r0, sp, #4
 8008ed8:	f7ff fd64 	bl	80089a4 <__lo0bits>
 8008edc:	9b01      	ldr	r3, [sp, #4]
 8008ede:	6163      	str	r3, [r4, #20]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	6122      	str	r2, [r4, #16]
 8008ee4:	3020      	adds	r0, #32
 8008ee6:	e7e3      	b.n	8008eb0 <__d2b+0x60>
 8008ee8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008eec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ef0:	f8c9 0000 	str.w	r0, [r9]
 8008ef4:	6918      	ldr	r0, [r3, #16]
 8008ef6:	f7ff fd35 	bl	8008964 <__hi0bits>
 8008efa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008efe:	e7df      	b.n	8008ec0 <__d2b+0x70>
 8008f00:	0800a057 	.word	0x0800a057
 8008f04:	0800a068 	.word	0x0800a068

08008f08 <_calloc_r>:
 8008f08:	b513      	push	{r0, r1, r4, lr}
 8008f0a:	434a      	muls	r2, r1
 8008f0c:	4611      	mov	r1, r2
 8008f0e:	9201      	str	r2, [sp, #4]
 8008f10:	f000 f85a 	bl	8008fc8 <_malloc_r>
 8008f14:	4604      	mov	r4, r0
 8008f16:	b118      	cbz	r0, 8008f20 <_calloc_r+0x18>
 8008f18:	9a01      	ldr	r2, [sp, #4]
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	f7fe f952 	bl	80071c4 <memset>
 8008f20:	4620      	mov	r0, r4
 8008f22:	b002      	add	sp, #8
 8008f24:	bd10      	pop	{r4, pc}
	...

08008f28 <_free_r>:
 8008f28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f2a:	2900      	cmp	r1, #0
 8008f2c:	d048      	beq.n	8008fc0 <_free_r+0x98>
 8008f2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f32:	9001      	str	r0, [sp, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f1a1 0404 	sub.w	r4, r1, #4
 8008f3a:	bfb8      	it	lt
 8008f3c:	18e4      	addlt	r4, r4, r3
 8008f3e:	f000 fa65 	bl	800940c <__malloc_lock>
 8008f42:	4a20      	ldr	r2, [pc, #128]	; (8008fc4 <_free_r+0x9c>)
 8008f44:	9801      	ldr	r0, [sp, #4]
 8008f46:	6813      	ldr	r3, [r2, #0]
 8008f48:	4615      	mov	r5, r2
 8008f4a:	b933      	cbnz	r3, 8008f5a <_free_r+0x32>
 8008f4c:	6063      	str	r3, [r4, #4]
 8008f4e:	6014      	str	r4, [r2, #0]
 8008f50:	b003      	add	sp, #12
 8008f52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f56:	f000 ba5f 	b.w	8009418 <__malloc_unlock>
 8008f5a:	42a3      	cmp	r3, r4
 8008f5c:	d90b      	bls.n	8008f76 <_free_r+0x4e>
 8008f5e:	6821      	ldr	r1, [r4, #0]
 8008f60:	1862      	adds	r2, r4, r1
 8008f62:	4293      	cmp	r3, r2
 8008f64:	bf04      	itt	eq
 8008f66:	681a      	ldreq	r2, [r3, #0]
 8008f68:	685b      	ldreq	r3, [r3, #4]
 8008f6a:	6063      	str	r3, [r4, #4]
 8008f6c:	bf04      	itt	eq
 8008f6e:	1852      	addeq	r2, r2, r1
 8008f70:	6022      	streq	r2, [r4, #0]
 8008f72:	602c      	str	r4, [r5, #0]
 8008f74:	e7ec      	b.n	8008f50 <_free_r+0x28>
 8008f76:	461a      	mov	r2, r3
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	b10b      	cbz	r3, 8008f80 <_free_r+0x58>
 8008f7c:	42a3      	cmp	r3, r4
 8008f7e:	d9fa      	bls.n	8008f76 <_free_r+0x4e>
 8008f80:	6811      	ldr	r1, [r2, #0]
 8008f82:	1855      	adds	r5, r2, r1
 8008f84:	42a5      	cmp	r5, r4
 8008f86:	d10b      	bne.n	8008fa0 <_free_r+0x78>
 8008f88:	6824      	ldr	r4, [r4, #0]
 8008f8a:	4421      	add	r1, r4
 8008f8c:	1854      	adds	r4, r2, r1
 8008f8e:	42a3      	cmp	r3, r4
 8008f90:	6011      	str	r1, [r2, #0]
 8008f92:	d1dd      	bne.n	8008f50 <_free_r+0x28>
 8008f94:	681c      	ldr	r4, [r3, #0]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	6053      	str	r3, [r2, #4]
 8008f9a:	4421      	add	r1, r4
 8008f9c:	6011      	str	r1, [r2, #0]
 8008f9e:	e7d7      	b.n	8008f50 <_free_r+0x28>
 8008fa0:	d902      	bls.n	8008fa8 <_free_r+0x80>
 8008fa2:	230c      	movs	r3, #12
 8008fa4:	6003      	str	r3, [r0, #0]
 8008fa6:	e7d3      	b.n	8008f50 <_free_r+0x28>
 8008fa8:	6825      	ldr	r5, [r4, #0]
 8008faa:	1961      	adds	r1, r4, r5
 8008fac:	428b      	cmp	r3, r1
 8008fae:	bf04      	itt	eq
 8008fb0:	6819      	ldreq	r1, [r3, #0]
 8008fb2:	685b      	ldreq	r3, [r3, #4]
 8008fb4:	6063      	str	r3, [r4, #4]
 8008fb6:	bf04      	itt	eq
 8008fb8:	1949      	addeq	r1, r1, r5
 8008fba:	6021      	streq	r1, [r4, #0]
 8008fbc:	6054      	str	r4, [r2, #4]
 8008fbe:	e7c7      	b.n	8008f50 <_free_r+0x28>
 8008fc0:	b003      	add	sp, #12
 8008fc2:	bd30      	pop	{r4, r5, pc}
 8008fc4:	20000268 	.word	0x20000268

08008fc8 <_malloc_r>:
 8008fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fca:	1ccd      	adds	r5, r1, #3
 8008fcc:	f025 0503 	bic.w	r5, r5, #3
 8008fd0:	3508      	adds	r5, #8
 8008fd2:	2d0c      	cmp	r5, #12
 8008fd4:	bf38      	it	cc
 8008fd6:	250c      	movcc	r5, #12
 8008fd8:	2d00      	cmp	r5, #0
 8008fda:	4606      	mov	r6, r0
 8008fdc:	db01      	blt.n	8008fe2 <_malloc_r+0x1a>
 8008fde:	42a9      	cmp	r1, r5
 8008fe0:	d903      	bls.n	8008fea <_malloc_r+0x22>
 8008fe2:	230c      	movs	r3, #12
 8008fe4:	6033      	str	r3, [r6, #0]
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fea:	f000 fa0f 	bl	800940c <__malloc_lock>
 8008fee:	4921      	ldr	r1, [pc, #132]	; (8009074 <_malloc_r+0xac>)
 8008ff0:	680a      	ldr	r2, [r1, #0]
 8008ff2:	4614      	mov	r4, r2
 8008ff4:	b99c      	cbnz	r4, 800901e <_malloc_r+0x56>
 8008ff6:	4f20      	ldr	r7, [pc, #128]	; (8009078 <_malloc_r+0xb0>)
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	b923      	cbnz	r3, 8009006 <_malloc_r+0x3e>
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	4630      	mov	r0, r6
 8009000:	f000 f998 	bl	8009334 <_sbrk_r>
 8009004:	6038      	str	r0, [r7, #0]
 8009006:	4629      	mov	r1, r5
 8009008:	4630      	mov	r0, r6
 800900a:	f000 f993 	bl	8009334 <_sbrk_r>
 800900e:	1c43      	adds	r3, r0, #1
 8009010:	d123      	bne.n	800905a <_malloc_r+0x92>
 8009012:	230c      	movs	r3, #12
 8009014:	6033      	str	r3, [r6, #0]
 8009016:	4630      	mov	r0, r6
 8009018:	f000 f9fe 	bl	8009418 <__malloc_unlock>
 800901c:	e7e3      	b.n	8008fe6 <_malloc_r+0x1e>
 800901e:	6823      	ldr	r3, [r4, #0]
 8009020:	1b5b      	subs	r3, r3, r5
 8009022:	d417      	bmi.n	8009054 <_malloc_r+0x8c>
 8009024:	2b0b      	cmp	r3, #11
 8009026:	d903      	bls.n	8009030 <_malloc_r+0x68>
 8009028:	6023      	str	r3, [r4, #0]
 800902a:	441c      	add	r4, r3
 800902c:	6025      	str	r5, [r4, #0]
 800902e:	e004      	b.n	800903a <_malloc_r+0x72>
 8009030:	6863      	ldr	r3, [r4, #4]
 8009032:	42a2      	cmp	r2, r4
 8009034:	bf0c      	ite	eq
 8009036:	600b      	streq	r3, [r1, #0]
 8009038:	6053      	strne	r3, [r2, #4]
 800903a:	4630      	mov	r0, r6
 800903c:	f000 f9ec 	bl	8009418 <__malloc_unlock>
 8009040:	f104 000b 	add.w	r0, r4, #11
 8009044:	1d23      	adds	r3, r4, #4
 8009046:	f020 0007 	bic.w	r0, r0, #7
 800904a:	1ac2      	subs	r2, r0, r3
 800904c:	d0cc      	beq.n	8008fe8 <_malloc_r+0x20>
 800904e:	1a1b      	subs	r3, r3, r0
 8009050:	50a3      	str	r3, [r4, r2]
 8009052:	e7c9      	b.n	8008fe8 <_malloc_r+0x20>
 8009054:	4622      	mov	r2, r4
 8009056:	6864      	ldr	r4, [r4, #4]
 8009058:	e7cc      	b.n	8008ff4 <_malloc_r+0x2c>
 800905a:	1cc4      	adds	r4, r0, #3
 800905c:	f024 0403 	bic.w	r4, r4, #3
 8009060:	42a0      	cmp	r0, r4
 8009062:	d0e3      	beq.n	800902c <_malloc_r+0x64>
 8009064:	1a21      	subs	r1, r4, r0
 8009066:	4630      	mov	r0, r6
 8009068:	f000 f964 	bl	8009334 <_sbrk_r>
 800906c:	3001      	adds	r0, #1
 800906e:	d1dd      	bne.n	800902c <_malloc_r+0x64>
 8009070:	e7cf      	b.n	8009012 <_malloc_r+0x4a>
 8009072:	bf00      	nop
 8009074:	20000268 	.word	0x20000268
 8009078:	2000026c 	.word	0x2000026c

0800907c <__ssputs_r>:
 800907c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009080:	688e      	ldr	r6, [r1, #8]
 8009082:	429e      	cmp	r6, r3
 8009084:	4682      	mov	sl, r0
 8009086:	460c      	mov	r4, r1
 8009088:	4690      	mov	r8, r2
 800908a:	461f      	mov	r7, r3
 800908c:	d838      	bhi.n	8009100 <__ssputs_r+0x84>
 800908e:	898a      	ldrh	r2, [r1, #12]
 8009090:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009094:	d032      	beq.n	80090fc <__ssputs_r+0x80>
 8009096:	6825      	ldr	r5, [r4, #0]
 8009098:	6909      	ldr	r1, [r1, #16]
 800909a:	eba5 0901 	sub.w	r9, r5, r1
 800909e:	6965      	ldr	r5, [r4, #20]
 80090a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80090a8:	3301      	adds	r3, #1
 80090aa:	444b      	add	r3, r9
 80090ac:	106d      	asrs	r5, r5, #1
 80090ae:	429d      	cmp	r5, r3
 80090b0:	bf38      	it	cc
 80090b2:	461d      	movcc	r5, r3
 80090b4:	0553      	lsls	r3, r2, #21
 80090b6:	d531      	bpl.n	800911c <__ssputs_r+0xa0>
 80090b8:	4629      	mov	r1, r5
 80090ba:	f7ff ff85 	bl	8008fc8 <_malloc_r>
 80090be:	4606      	mov	r6, r0
 80090c0:	b950      	cbnz	r0, 80090d8 <__ssputs_r+0x5c>
 80090c2:	230c      	movs	r3, #12
 80090c4:	f8ca 3000 	str.w	r3, [sl]
 80090c8:	89a3      	ldrh	r3, [r4, #12]
 80090ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090ce:	81a3      	strh	r3, [r4, #12]
 80090d0:	f04f 30ff 	mov.w	r0, #4294967295
 80090d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090d8:	6921      	ldr	r1, [r4, #16]
 80090da:	464a      	mov	r2, r9
 80090dc:	f7ff fb88 	bl	80087f0 <memcpy>
 80090e0:	89a3      	ldrh	r3, [r4, #12]
 80090e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80090e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090ea:	81a3      	strh	r3, [r4, #12]
 80090ec:	6126      	str	r6, [r4, #16]
 80090ee:	6165      	str	r5, [r4, #20]
 80090f0:	444e      	add	r6, r9
 80090f2:	eba5 0509 	sub.w	r5, r5, r9
 80090f6:	6026      	str	r6, [r4, #0]
 80090f8:	60a5      	str	r5, [r4, #8]
 80090fa:	463e      	mov	r6, r7
 80090fc:	42be      	cmp	r6, r7
 80090fe:	d900      	bls.n	8009102 <__ssputs_r+0x86>
 8009100:	463e      	mov	r6, r7
 8009102:	4632      	mov	r2, r6
 8009104:	6820      	ldr	r0, [r4, #0]
 8009106:	4641      	mov	r1, r8
 8009108:	f000 f966 	bl	80093d8 <memmove>
 800910c:	68a3      	ldr	r3, [r4, #8]
 800910e:	6822      	ldr	r2, [r4, #0]
 8009110:	1b9b      	subs	r3, r3, r6
 8009112:	4432      	add	r2, r6
 8009114:	60a3      	str	r3, [r4, #8]
 8009116:	6022      	str	r2, [r4, #0]
 8009118:	2000      	movs	r0, #0
 800911a:	e7db      	b.n	80090d4 <__ssputs_r+0x58>
 800911c:	462a      	mov	r2, r5
 800911e:	f000 f981 	bl	8009424 <_realloc_r>
 8009122:	4606      	mov	r6, r0
 8009124:	2800      	cmp	r0, #0
 8009126:	d1e1      	bne.n	80090ec <__ssputs_r+0x70>
 8009128:	6921      	ldr	r1, [r4, #16]
 800912a:	4650      	mov	r0, sl
 800912c:	f7ff fefc 	bl	8008f28 <_free_r>
 8009130:	e7c7      	b.n	80090c2 <__ssputs_r+0x46>
	...

08009134 <_svfiprintf_r>:
 8009134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009138:	4698      	mov	r8, r3
 800913a:	898b      	ldrh	r3, [r1, #12]
 800913c:	061b      	lsls	r3, r3, #24
 800913e:	b09d      	sub	sp, #116	; 0x74
 8009140:	4607      	mov	r7, r0
 8009142:	460d      	mov	r5, r1
 8009144:	4614      	mov	r4, r2
 8009146:	d50e      	bpl.n	8009166 <_svfiprintf_r+0x32>
 8009148:	690b      	ldr	r3, [r1, #16]
 800914a:	b963      	cbnz	r3, 8009166 <_svfiprintf_r+0x32>
 800914c:	2140      	movs	r1, #64	; 0x40
 800914e:	f7ff ff3b 	bl	8008fc8 <_malloc_r>
 8009152:	6028      	str	r0, [r5, #0]
 8009154:	6128      	str	r0, [r5, #16]
 8009156:	b920      	cbnz	r0, 8009162 <_svfiprintf_r+0x2e>
 8009158:	230c      	movs	r3, #12
 800915a:	603b      	str	r3, [r7, #0]
 800915c:	f04f 30ff 	mov.w	r0, #4294967295
 8009160:	e0d1      	b.n	8009306 <_svfiprintf_r+0x1d2>
 8009162:	2340      	movs	r3, #64	; 0x40
 8009164:	616b      	str	r3, [r5, #20]
 8009166:	2300      	movs	r3, #0
 8009168:	9309      	str	r3, [sp, #36]	; 0x24
 800916a:	2320      	movs	r3, #32
 800916c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009170:	f8cd 800c 	str.w	r8, [sp, #12]
 8009174:	2330      	movs	r3, #48	; 0x30
 8009176:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009320 <_svfiprintf_r+0x1ec>
 800917a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800917e:	f04f 0901 	mov.w	r9, #1
 8009182:	4623      	mov	r3, r4
 8009184:	469a      	mov	sl, r3
 8009186:	f813 2b01 	ldrb.w	r2, [r3], #1
 800918a:	b10a      	cbz	r2, 8009190 <_svfiprintf_r+0x5c>
 800918c:	2a25      	cmp	r2, #37	; 0x25
 800918e:	d1f9      	bne.n	8009184 <_svfiprintf_r+0x50>
 8009190:	ebba 0b04 	subs.w	fp, sl, r4
 8009194:	d00b      	beq.n	80091ae <_svfiprintf_r+0x7a>
 8009196:	465b      	mov	r3, fp
 8009198:	4622      	mov	r2, r4
 800919a:	4629      	mov	r1, r5
 800919c:	4638      	mov	r0, r7
 800919e:	f7ff ff6d 	bl	800907c <__ssputs_r>
 80091a2:	3001      	adds	r0, #1
 80091a4:	f000 80aa 	beq.w	80092fc <_svfiprintf_r+0x1c8>
 80091a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091aa:	445a      	add	r2, fp
 80091ac:	9209      	str	r2, [sp, #36]	; 0x24
 80091ae:	f89a 3000 	ldrb.w	r3, [sl]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 80a2 	beq.w	80092fc <_svfiprintf_r+0x1c8>
 80091b8:	2300      	movs	r3, #0
 80091ba:	f04f 32ff 	mov.w	r2, #4294967295
 80091be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091c2:	f10a 0a01 	add.w	sl, sl, #1
 80091c6:	9304      	str	r3, [sp, #16]
 80091c8:	9307      	str	r3, [sp, #28]
 80091ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091ce:	931a      	str	r3, [sp, #104]	; 0x68
 80091d0:	4654      	mov	r4, sl
 80091d2:	2205      	movs	r2, #5
 80091d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091d8:	4851      	ldr	r0, [pc, #324]	; (8009320 <_svfiprintf_r+0x1ec>)
 80091da:	f7f7 f809 	bl	80001f0 <memchr>
 80091de:	9a04      	ldr	r2, [sp, #16]
 80091e0:	b9d8      	cbnz	r0, 800921a <_svfiprintf_r+0xe6>
 80091e2:	06d0      	lsls	r0, r2, #27
 80091e4:	bf44      	itt	mi
 80091e6:	2320      	movmi	r3, #32
 80091e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091ec:	0711      	lsls	r1, r2, #28
 80091ee:	bf44      	itt	mi
 80091f0:	232b      	movmi	r3, #43	; 0x2b
 80091f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091f6:	f89a 3000 	ldrb.w	r3, [sl]
 80091fa:	2b2a      	cmp	r3, #42	; 0x2a
 80091fc:	d015      	beq.n	800922a <_svfiprintf_r+0xf6>
 80091fe:	9a07      	ldr	r2, [sp, #28]
 8009200:	4654      	mov	r4, sl
 8009202:	2000      	movs	r0, #0
 8009204:	f04f 0c0a 	mov.w	ip, #10
 8009208:	4621      	mov	r1, r4
 800920a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800920e:	3b30      	subs	r3, #48	; 0x30
 8009210:	2b09      	cmp	r3, #9
 8009212:	d94e      	bls.n	80092b2 <_svfiprintf_r+0x17e>
 8009214:	b1b0      	cbz	r0, 8009244 <_svfiprintf_r+0x110>
 8009216:	9207      	str	r2, [sp, #28]
 8009218:	e014      	b.n	8009244 <_svfiprintf_r+0x110>
 800921a:	eba0 0308 	sub.w	r3, r0, r8
 800921e:	fa09 f303 	lsl.w	r3, r9, r3
 8009222:	4313      	orrs	r3, r2
 8009224:	9304      	str	r3, [sp, #16]
 8009226:	46a2      	mov	sl, r4
 8009228:	e7d2      	b.n	80091d0 <_svfiprintf_r+0x9c>
 800922a:	9b03      	ldr	r3, [sp, #12]
 800922c:	1d19      	adds	r1, r3, #4
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	9103      	str	r1, [sp, #12]
 8009232:	2b00      	cmp	r3, #0
 8009234:	bfbb      	ittet	lt
 8009236:	425b      	neglt	r3, r3
 8009238:	f042 0202 	orrlt.w	r2, r2, #2
 800923c:	9307      	strge	r3, [sp, #28]
 800923e:	9307      	strlt	r3, [sp, #28]
 8009240:	bfb8      	it	lt
 8009242:	9204      	strlt	r2, [sp, #16]
 8009244:	7823      	ldrb	r3, [r4, #0]
 8009246:	2b2e      	cmp	r3, #46	; 0x2e
 8009248:	d10c      	bne.n	8009264 <_svfiprintf_r+0x130>
 800924a:	7863      	ldrb	r3, [r4, #1]
 800924c:	2b2a      	cmp	r3, #42	; 0x2a
 800924e:	d135      	bne.n	80092bc <_svfiprintf_r+0x188>
 8009250:	9b03      	ldr	r3, [sp, #12]
 8009252:	1d1a      	adds	r2, r3, #4
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	9203      	str	r2, [sp, #12]
 8009258:	2b00      	cmp	r3, #0
 800925a:	bfb8      	it	lt
 800925c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009260:	3402      	adds	r4, #2
 8009262:	9305      	str	r3, [sp, #20]
 8009264:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009330 <_svfiprintf_r+0x1fc>
 8009268:	7821      	ldrb	r1, [r4, #0]
 800926a:	2203      	movs	r2, #3
 800926c:	4650      	mov	r0, sl
 800926e:	f7f6 ffbf 	bl	80001f0 <memchr>
 8009272:	b140      	cbz	r0, 8009286 <_svfiprintf_r+0x152>
 8009274:	2340      	movs	r3, #64	; 0x40
 8009276:	eba0 000a 	sub.w	r0, r0, sl
 800927a:	fa03 f000 	lsl.w	r0, r3, r0
 800927e:	9b04      	ldr	r3, [sp, #16]
 8009280:	4303      	orrs	r3, r0
 8009282:	3401      	adds	r4, #1
 8009284:	9304      	str	r3, [sp, #16]
 8009286:	f814 1b01 	ldrb.w	r1, [r4], #1
 800928a:	4826      	ldr	r0, [pc, #152]	; (8009324 <_svfiprintf_r+0x1f0>)
 800928c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009290:	2206      	movs	r2, #6
 8009292:	f7f6 ffad 	bl	80001f0 <memchr>
 8009296:	2800      	cmp	r0, #0
 8009298:	d038      	beq.n	800930c <_svfiprintf_r+0x1d8>
 800929a:	4b23      	ldr	r3, [pc, #140]	; (8009328 <_svfiprintf_r+0x1f4>)
 800929c:	bb1b      	cbnz	r3, 80092e6 <_svfiprintf_r+0x1b2>
 800929e:	9b03      	ldr	r3, [sp, #12]
 80092a0:	3307      	adds	r3, #7
 80092a2:	f023 0307 	bic.w	r3, r3, #7
 80092a6:	3308      	adds	r3, #8
 80092a8:	9303      	str	r3, [sp, #12]
 80092aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092ac:	4433      	add	r3, r6
 80092ae:	9309      	str	r3, [sp, #36]	; 0x24
 80092b0:	e767      	b.n	8009182 <_svfiprintf_r+0x4e>
 80092b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80092b6:	460c      	mov	r4, r1
 80092b8:	2001      	movs	r0, #1
 80092ba:	e7a5      	b.n	8009208 <_svfiprintf_r+0xd4>
 80092bc:	2300      	movs	r3, #0
 80092be:	3401      	adds	r4, #1
 80092c0:	9305      	str	r3, [sp, #20]
 80092c2:	4619      	mov	r1, r3
 80092c4:	f04f 0c0a 	mov.w	ip, #10
 80092c8:	4620      	mov	r0, r4
 80092ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092ce:	3a30      	subs	r2, #48	; 0x30
 80092d0:	2a09      	cmp	r2, #9
 80092d2:	d903      	bls.n	80092dc <_svfiprintf_r+0x1a8>
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d0c5      	beq.n	8009264 <_svfiprintf_r+0x130>
 80092d8:	9105      	str	r1, [sp, #20]
 80092da:	e7c3      	b.n	8009264 <_svfiprintf_r+0x130>
 80092dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80092e0:	4604      	mov	r4, r0
 80092e2:	2301      	movs	r3, #1
 80092e4:	e7f0      	b.n	80092c8 <_svfiprintf_r+0x194>
 80092e6:	ab03      	add	r3, sp, #12
 80092e8:	9300      	str	r3, [sp, #0]
 80092ea:	462a      	mov	r2, r5
 80092ec:	4b0f      	ldr	r3, [pc, #60]	; (800932c <_svfiprintf_r+0x1f8>)
 80092ee:	a904      	add	r1, sp, #16
 80092f0:	4638      	mov	r0, r7
 80092f2:	f7fe f80f 	bl	8007314 <_printf_float>
 80092f6:	1c42      	adds	r2, r0, #1
 80092f8:	4606      	mov	r6, r0
 80092fa:	d1d6      	bne.n	80092aa <_svfiprintf_r+0x176>
 80092fc:	89ab      	ldrh	r3, [r5, #12]
 80092fe:	065b      	lsls	r3, r3, #25
 8009300:	f53f af2c 	bmi.w	800915c <_svfiprintf_r+0x28>
 8009304:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009306:	b01d      	add	sp, #116	; 0x74
 8009308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800930c:	ab03      	add	r3, sp, #12
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	462a      	mov	r2, r5
 8009312:	4b06      	ldr	r3, [pc, #24]	; (800932c <_svfiprintf_r+0x1f8>)
 8009314:	a904      	add	r1, sp, #16
 8009316:	4638      	mov	r0, r7
 8009318:	f7fe faa0 	bl	800785c <_printf_i>
 800931c:	e7eb      	b.n	80092f6 <_svfiprintf_r+0x1c2>
 800931e:	bf00      	nop
 8009320:	0800a1c4 	.word	0x0800a1c4
 8009324:	0800a1ce 	.word	0x0800a1ce
 8009328:	08007315 	.word	0x08007315
 800932c:	0800907d 	.word	0x0800907d
 8009330:	0800a1ca 	.word	0x0800a1ca

08009334 <_sbrk_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4d06      	ldr	r5, [pc, #24]	; (8009350 <_sbrk_r+0x1c>)
 8009338:	2300      	movs	r3, #0
 800933a:	4604      	mov	r4, r0
 800933c:	4608      	mov	r0, r1
 800933e:	602b      	str	r3, [r5, #0]
 8009340:	f7f8 fe54 	bl	8001fec <_sbrk>
 8009344:	1c43      	adds	r3, r0, #1
 8009346:	d102      	bne.n	800934e <_sbrk_r+0x1a>
 8009348:	682b      	ldr	r3, [r5, #0]
 800934a:	b103      	cbz	r3, 800934e <_sbrk_r+0x1a>
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	bd38      	pop	{r3, r4, r5, pc}
 8009350:	2000066c 	.word	0x2000066c

08009354 <__assert_func>:
 8009354:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009356:	4614      	mov	r4, r2
 8009358:	461a      	mov	r2, r3
 800935a:	4b09      	ldr	r3, [pc, #36]	; (8009380 <__assert_func+0x2c>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4605      	mov	r5, r0
 8009360:	68d8      	ldr	r0, [r3, #12]
 8009362:	b14c      	cbz	r4, 8009378 <__assert_func+0x24>
 8009364:	4b07      	ldr	r3, [pc, #28]	; (8009384 <__assert_func+0x30>)
 8009366:	9100      	str	r1, [sp, #0]
 8009368:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800936c:	4906      	ldr	r1, [pc, #24]	; (8009388 <__assert_func+0x34>)
 800936e:	462b      	mov	r3, r5
 8009370:	f000 f80e 	bl	8009390 <fiprintf>
 8009374:	f000 faa4 	bl	80098c0 <abort>
 8009378:	4b04      	ldr	r3, [pc, #16]	; (800938c <__assert_func+0x38>)
 800937a:	461c      	mov	r4, r3
 800937c:	e7f3      	b.n	8009366 <__assert_func+0x12>
 800937e:	bf00      	nop
 8009380:	20000054 	.word	0x20000054
 8009384:	0800a1d5 	.word	0x0800a1d5
 8009388:	0800a1e2 	.word	0x0800a1e2
 800938c:	0800a210 	.word	0x0800a210

08009390 <fiprintf>:
 8009390:	b40e      	push	{r1, r2, r3}
 8009392:	b503      	push	{r0, r1, lr}
 8009394:	4601      	mov	r1, r0
 8009396:	ab03      	add	r3, sp, #12
 8009398:	4805      	ldr	r0, [pc, #20]	; (80093b0 <fiprintf+0x20>)
 800939a:	f853 2b04 	ldr.w	r2, [r3], #4
 800939e:	6800      	ldr	r0, [r0, #0]
 80093a0:	9301      	str	r3, [sp, #4]
 80093a2:	f000 f88f 	bl	80094c4 <_vfiprintf_r>
 80093a6:	b002      	add	sp, #8
 80093a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80093ac:	b003      	add	sp, #12
 80093ae:	4770      	bx	lr
 80093b0:	20000054 	.word	0x20000054

080093b4 <__ascii_mbtowc>:
 80093b4:	b082      	sub	sp, #8
 80093b6:	b901      	cbnz	r1, 80093ba <__ascii_mbtowc+0x6>
 80093b8:	a901      	add	r1, sp, #4
 80093ba:	b142      	cbz	r2, 80093ce <__ascii_mbtowc+0x1a>
 80093bc:	b14b      	cbz	r3, 80093d2 <__ascii_mbtowc+0x1e>
 80093be:	7813      	ldrb	r3, [r2, #0]
 80093c0:	600b      	str	r3, [r1, #0]
 80093c2:	7812      	ldrb	r2, [r2, #0]
 80093c4:	1e10      	subs	r0, r2, #0
 80093c6:	bf18      	it	ne
 80093c8:	2001      	movne	r0, #1
 80093ca:	b002      	add	sp, #8
 80093cc:	4770      	bx	lr
 80093ce:	4610      	mov	r0, r2
 80093d0:	e7fb      	b.n	80093ca <__ascii_mbtowc+0x16>
 80093d2:	f06f 0001 	mvn.w	r0, #1
 80093d6:	e7f8      	b.n	80093ca <__ascii_mbtowc+0x16>

080093d8 <memmove>:
 80093d8:	4288      	cmp	r0, r1
 80093da:	b510      	push	{r4, lr}
 80093dc:	eb01 0402 	add.w	r4, r1, r2
 80093e0:	d902      	bls.n	80093e8 <memmove+0x10>
 80093e2:	4284      	cmp	r4, r0
 80093e4:	4623      	mov	r3, r4
 80093e6:	d807      	bhi.n	80093f8 <memmove+0x20>
 80093e8:	1e43      	subs	r3, r0, #1
 80093ea:	42a1      	cmp	r1, r4
 80093ec:	d008      	beq.n	8009400 <memmove+0x28>
 80093ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093f6:	e7f8      	b.n	80093ea <memmove+0x12>
 80093f8:	4402      	add	r2, r0
 80093fa:	4601      	mov	r1, r0
 80093fc:	428a      	cmp	r2, r1
 80093fe:	d100      	bne.n	8009402 <memmove+0x2a>
 8009400:	bd10      	pop	{r4, pc}
 8009402:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009406:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800940a:	e7f7      	b.n	80093fc <memmove+0x24>

0800940c <__malloc_lock>:
 800940c:	4801      	ldr	r0, [pc, #4]	; (8009414 <__malloc_lock+0x8>)
 800940e:	f000 bc17 	b.w	8009c40 <__retarget_lock_acquire_recursive>
 8009412:	bf00      	nop
 8009414:	20000674 	.word	0x20000674

08009418 <__malloc_unlock>:
 8009418:	4801      	ldr	r0, [pc, #4]	; (8009420 <__malloc_unlock+0x8>)
 800941a:	f000 bc12 	b.w	8009c42 <__retarget_lock_release_recursive>
 800941e:	bf00      	nop
 8009420:	20000674 	.word	0x20000674

08009424 <_realloc_r>:
 8009424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009426:	4607      	mov	r7, r0
 8009428:	4614      	mov	r4, r2
 800942a:	460e      	mov	r6, r1
 800942c:	b921      	cbnz	r1, 8009438 <_realloc_r+0x14>
 800942e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009432:	4611      	mov	r1, r2
 8009434:	f7ff bdc8 	b.w	8008fc8 <_malloc_r>
 8009438:	b922      	cbnz	r2, 8009444 <_realloc_r+0x20>
 800943a:	f7ff fd75 	bl	8008f28 <_free_r>
 800943e:	4625      	mov	r5, r4
 8009440:	4628      	mov	r0, r5
 8009442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009444:	f000 fc62 	bl	8009d0c <_malloc_usable_size_r>
 8009448:	42a0      	cmp	r0, r4
 800944a:	d20f      	bcs.n	800946c <_realloc_r+0x48>
 800944c:	4621      	mov	r1, r4
 800944e:	4638      	mov	r0, r7
 8009450:	f7ff fdba 	bl	8008fc8 <_malloc_r>
 8009454:	4605      	mov	r5, r0
 8009456:	2800      	cmp	r0, #0
 8009458:	d0f2      	beq.n	8009440 <_realloc_r+0x1c>
 800945a:	4631      	mov	r1, r6
 800945c:	4622      	mov	r2, r4
 800945e:	f7ff f9c7 	bl	80087f0 <memcpy>
 8009462:	4631      	mov	r1, r6
 8009464:	4638      	mov	r0, r7
 8009466:	f7ff fd5f 	bl	8008f28 <_free_r>
 800946a:	e7e9      	b.n	8009440 <_realloc_r+0x1c>
 800946c:	4635      	mov	r5, r6
 800946e:	e7e7      	b.n	8009440 <_realloc_r+0x1c>

08009470 <__sfputc_r>:
 8009470:	6893      	ldr	r3, [r2, #8]
 8009472:	3b01      	subs	r3, #1
 8009474:	2b00      	cmp	r3, #0
 8009476:	b410      	push	{r4}
 8009478:	6093      	str	r3, [r2, #8]
 800947a:	da08      	bge.n	800948e <__sfputc_r+0x1e>
 800947c:	6994      	ldr	r4, [r2, #24]
 800947e:	42a3      	cmp	r3, r4
 8009480:	db01      	blt.n	8009486 <__sfputc_r+0x16>
 8009482:	290a      	cmp	r1, #10
 8009484:	d103      	bne.n	800948e <__sfputc_r+0x1e>
 8009486:	f85d 4b04 	ldr.w	r4, [sp], #4
 800948a:	f000 b94b 	b.w	8009724 <__swbuf_r>
 800948e:	6813      	ldr	r3, [r2, #0]
 8009490:	1c58      	adds	r0, r3, #1
 8009492:	6010      	str	r0, [r2, #0]
 8009494:	7019      	strb	r1, [r3, #0]
 8009496:	4608      	mov	r0, r1
 8009498:	f85d 4b04 	ldr.w	r4, [sp], #4
 800949c:	4770      	bx	lr

0800949e <__sfputs_r>:
 800949e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a0:	4606      	mov	r6, r0
 80094a2:	460f      	mov	r7, r1
 80094a4:	4614      	mov	r4, r2
 80094a6:	18d5      	adds	r5, r2, r3
 80094a8:	42ac      	cmp	r4, r5
 80094aa:	d101      	bne.n	80094b0 <__sfputs_r+0x12>
 80094ac:	2000      	movs	r0, #0
 80094ae:	e007      	b.n	80094c0 <__sfputs_r+0x22>
 80094b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b4:	463a      	mov	r2, r7
 80094b6:	4630      	mov	r0, r6
 80094b8:	f7ff ffda 	bl	8009470 <__sfputc_r>
 80094bc:	1c43      	adds	r3, r0, #1
 80094be:	d1f3      	bne.n	80094a8 <__sfputs_r+0xa>
 80094c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080094c4 <_vfiprintf_r>:
 80094c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c8:	460d      	mov	r5, r1
 80094ca:	b09d      	sub	sp, #116	; 0x74
 80094cc:	4614      	mov	r4, r2
 80094ce:	4698      	mov	r8, r3
 80094d0:	4606      	mov	r6, r0
 80094d2:	b118      	cbz	r0, 80094dc <_vfiprintf_r+0x18>
 80094d4:	6983      	ldr	r3, [r0, #24]
 80094d6:	b90b      	cbnz	r3, 80094dc <_vfiprintf_r+0x18>
 80094d8:	f000 fb14 	bl	8009b04 <__sinit>
 80094dc:	4b89      	ldr	r3, [pc, #548]	; (8009704 <_vfiprintf_r+0x240>)
 80094de:	429d      	cmp	r5, r3
 80094e0:	d11b      	bne.n	800951a <_vfiprintf_r+0x56>
 80094e2:	6875      	ldr	r5, [r6, #4]
 80094e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094e6:	07d9      	lsls	r1, r3, #31
 80094e8:	d405      	bmi.n	80094f6 <_vfiprintf_r+0x32>
 80094ea:	89ab      	ldrh	r3, [r5, #12]
 80094ec:	059a      	lsls	r2, r3, #22
 80094ee:	d402      	bmi.n	80094f6 <_vfiprintf_r+0x32>
 80094f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094f2:	f000 fba5 	bl	8009c40 <__retarget_lock_acquire_recursive>
 80094f6:	89ab      	ldrh	r3, [r5, #12]
 80094f8:	071b      	lsls	r3, r3, #28
 80094fa:	d501      	bpl.n	8009500 <_vfiprintf_r+0x3c>
 80094fc:	692b      	ldr	r3, [r5, #16]
 80094fe:	b9eb      	cbnz	r3, 800953c <_vfiprintf_r+0x78>
 8009500:	4629      	mov	r1, r5
 8009502:	4630      	mov	r0, r6
 8009504:	f000 f96e 	bl	80097e4 <__swsetup_r>
 8009508:	b1c0      	cbz	r0, 800953c <_vfiprintf_r+0x78>
 800950a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800950c:	07dc      	lsls	r4, r3, #31
 800950e:	d50e      	bpl.n	800952e <_vfiprintf_r+0x6a>
 8009510:	f04f 30ff 	mov.w	r0, #4294967295
 8009514:	b01d      	add	sp, #116	; 0x74
 8009516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800951a:	4b7b      	ldr	r3, [pc, #492]	; (8009708 <_vfiprintf_r+0x244>)
 800951c:	429d      	cmp	r5, r3
 800951e:	d101      	bne.n	8009524 <_vfiprintf_r+0x60>
 8009520:	68b5      	ldr	r5, [r6, #8]
 8009522:	e7df      	b.n	80094e4 <_vfiprintf_r+0x20>
 8009524:	4b79      	ldr	r3, [pc, #484]	; (800970c <_vfiprintf_r+0x248>)
 8009526:	429d      	cmp	r5, r3
 8009528:	bf08      	it	eq
 800952a:	68f5      	ldreq	r5, [r6, #12]
 800952c:	e7da      	b.n	80094e4 <_vfiprintf_r+0x20>
 800952e:	89ab      	ldrh	r3, [r5, #12]
 8009530:	0598      	lsls	r0, r3, #22
 8009532:	d4ed      	bmi.n	8009510 <_vfiprintf_r+0x4c>
 8009534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009536:	f000 fb84 	bl	8009c42 <__retarget_lock_release_recursive>
 800953a:	e7e9      	b.n	8009510 <_vfiprintf_r+0x4c>
 800953c:	2300      	movs	r3, #0
 800953e:	9309      	str	r3, [sp, #36]	; 0x24
 8009540:	2320      	movs	r3, #32
 8009542:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009546:	f8cd 800c 	str.w	r8, [sp, #12]
 800954a:	2330      	movs	r3, #48	; 0x30
 800954c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009710 <_vfiprintf_r+0x24c>
 8009550:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009554:	f04f 0901 	mov.w	r9, #1
 8009558:	4623      	mov	r3, r4
 800955a:	469a      	mov	sl, r3
 800955c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009560:	b10a      	cbz	r2, 8009566 <_vfiprintf_r+0xa2>
 8009562:	2a25      	cmp	r2, #37	; 0x25
 8009564:	d1f9      	bne.n	800955a <_vfiprintf_r+0x96>
 8009566:	ebba 0b04 	subs.w	fp, sl, r4
 800956a:	d00b      	beq.n	8009584 <_vfiprintf_r+0xc0>
 800956c:	465b      	mov	r3, fp
 800956e:	4622      	mov	r2, r4
 8009570:	4629      	mov	r1, r5
 8009572:	4630      	mov	r0, r6
 8009574:	f7ff ff93 	bl	800949e <__sfputs_r>
 8009578:	3001      	adds	r0, #1
 800957a:	f000 80aa 	beq.w	80096d2 <_vfiprintf_r+0x20e>
 800957e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009580:	445a      	add	r2, fp
 8009582:	9209      	str	r2, [sp, #36]	; 0x24
 8009584:	f89a 3000 	ldrb.w	r3, [sl]
 8009588:	2b00      	cmp	r3, #0
 800958a:	f000 80a2 	beq.w	80096d2 <_vfiprintf_r+0x20e>
 800958e:	2300      	movs	r3, #0
 8009590:	f04f 32ff 	mov.w	r2, #4294967295
 8009594:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009598:	f10a 0a01 	add.w	sl, sl, #1
 800959c:	9304      	str	r3, [sp, #16]
 800959e:	9307      	str	r3, [sp, #28]
 80095a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095a4:	931a      	str	r3, [sp, #104]	; 0x68
 80095a6:	4654      	mov	r4, sl
 80095a8:	2205      	movs	r2, #5
 80095aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095ae:	4858      	ldr	r0, [pc, #352]	; (8009710 <_vfiprintf_r+0x24c>)
 80095b0:	f7f6 fe1e 	bl	80001f0 <memchr>
 80095b4:	9a04      	ldr	r2, [sp, #16]
 80095b6:	b9d8      	cbnz	r0, 80095f0 <_vfiprintf_r+0x12c>
 80095b8:	06d1      	lsls	r1, r2, #27
 80095ba:	bf44      	itt	mi
 80095bc:	2320      	movmi	r3, #32
 80095be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095c2:	0713      	lsls	r3, r2, #28
 80095c4:	bf44      	itt	mi
 80095c6:	232b      	movmi	r3, #43	; 0x2b
 80095c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095cc:	f89a 3000 	ldrb.w	r3, [sl]
 80095d0:	2b2a      	cmp	r3, #42	; 0x2a
 80095d2:	d015      	beq.n	8009600 <_vfiprintf_r+0x13c>
 80095d4:	9a07      	ldr	r2, [sp, #28]
 80095d6:	4654      	mov	r4, sl
 80095d8:	2000      	movs	r0, #0
 80095da:	f04f 0c0a 	mov.w	ip, #10
 80095de:	4621      	mov	r1, r4
 80095e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095e4:	3b30      	subs	r3, #48	; 0x30
 80095e6:	2b09      	cmp	r3, #9
 80095e8:	d94e      	bls.n	8009688 <_vfiprintf_r+0x1c4>
 80095ea:	b1b0      	cbz	r0, 800961a <_vfiprintf_r+0x156>
 80095ec:	9207      	str	r2, [sp, #28]
 80095ee:	e014      	b.n	800961a <_vfiprintf_r+0x156>
 80095f0:	eba0 0308 	sub.w	r3, r0, r8
 80095f4:	fa09 f303 	lsl.w	r3, r9, r3
 80095f8:	4313      	orrs	r3, r2
 80095fa:	9304      	str	r3, [sp, #16]
 80095fc:	46a2      	mov	sl, r4
 80095fe:	e7d2      	b.n	80095a6 <_vfiprintf_r+0xe2>
 8009600:	9b03      	ldr	r3, [sp, #12]
 8009602:	1d19      	adds	r1, r3, #4
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	9103      	str	r1, [sp, #12]
 8009608:	2b00      	cmp	r3, #0
 800960a:	bfbb      	ittet	lt
 800960c:	425b      	neglt	r3, r3
 800960e:	f042 0202 	orrlt.w	r2, r2, #2
 8009612:	9307      	strge	r3, [sp, #28]
 8009614:	9307      	strlt	r3, [sp, #28]
 8009616:	bfb8      	it	lt
 8009618:	9204      	strlt	r2, [sp, #16]
 800961a:	7823      	ldrb	r3, [r4, #0]
 800961c:	2b2e      	cmp	r3, #46	; 0x2e
 800961e:	d10c      	bne.n	800963a <_vfiprintf_r+0x176>
 8009620:	7863      	ldrb	r3, [r4, #1]
 8009622:	2b2a      	cmp	r3, #42	; 0x2a
 8009624:	d135      	bne.n	8009692 <_vfiprintf_r+0x1ce>
 8009626:	9b03      	ldr	r3, [sp, #12]
 8009628:	1d1a      	adds	r2, r3, #4
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	9203      	str	r2, [sp, #12]
 800962e:	2b00      	cmp	r3, #0
 8009630:	bfb8      	it	lt
 8009632:	f04f 33ff 	movlt.w	r3, #4294967295
 8009636:	3402      	adds	r4, #2
 8009638:	9305      	str	r3, [sp, #20]
 800963a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009720 <_vfiprintf_r+0x25c>
 800963e:	7821      	ldrb	r1, [r4, #0]
 8009640:	2203      	movs	r2, #3
 8009642:	4650      	mov	r0, sl
 8009644:	f7f6 fdd4 	bl	80001f0 <memchr>
 8009648:	b140      	cbz	r0, 800965c <_vfiprintf_r+0x198>
 800964a:	2340      	movs	r3, #64	; 0x40
 800964c:	eba0 000a 	sub.w	r0, r0, sl
 8009650:	fa03 f000 	lsl.w	r0, r3, r0
 8009654:	9b04      	ldr	r3, [sp, #16]
 8009656:	4303      	orrs	r3, r0
 8009658:	3401      	adds	r4, #1
 800965a:	9304      	str	r3, [sp, #16]
 800965c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009660:	482c      	ldr	r0, [pc, #176]	; (8009714 <_vfiprintf_r+0x250>)
 8009662:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009666:	2206      	movs	r2, #6
 8009668:	f7f6 fdc2 	bl	80001f0 <memchr>
 800966c:	2800      	cmp	r0, #0
 800966e:	d03f      	beq.n	80096f0 <_vfiprintf_r+0x22c>
 8009670:	4b29      	ldr	r3, [pc, #164]	; (8009718 <_vfiprintf_r+0x254>)
 8009672:	bb1b      	cbnz	r3, 80096bc <_vfiprintf_r+0x1f8>
 8009674:	9b03      	ldr	r3, [sp, #12]
 8009676:	3307      	adds	r3, #7
 8009678:	f023 0307 	bic.w	r3, r3, #7
 800967c:	3308      	adds	r3, #8
 800967e:	9303      	str	r3, [sp, #12]
 8009680:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009682:	443b      	add	r3, r7
 8009684:	9309      	str	r3, [sp, #36]	; 0x24
 8009686:	e767      	b.n	8009558 <_vfiprintf_r+0x94>
 8009688:	fb0c 3202 	mla	r2, ip, r2, r3
 800968c:	460c      	mov	r4, r1
 800968e:	2001      	movs	r0, #1
 8009690:	e7a5      	b.n	80095de <_vfiprintf_r+0x11a>
 8009692:	2300      	movs	r3, #0
 8009694:	3401      	adds	r4, #1
 8009696:	9305      	str	r3, [sp, #20]
 8009698:	4619      	mov	r1, r3
 800969a:	f04f 0c0a 	mov.w	ip, #10
 800969e:	4620      	mov	r0, r4
 80096a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096a4:	3a30      	subs	r2, #48	; 0x30
 80096a6:	2a09      	cmp	r2, #9
 80096a8:	d903      	bls.n	80096b2 <_vfiprintf_r+0x1ee>
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d0c5      	beq.n	800963a <_vfiprintf_r+0x176>
 80096ae:	9105      	str	r1, [sp, #20]
 80096b0:	e7c3      	b.n	800963a <_vfiprintf_r+0x176>
 80096b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80096b6:	4604      	mov	r4, r0
 80096b8:	2301      	movs	r3, #1
 80096ba:	e7f0      	b.n	800969e <_vfiprintf_r+0x1da>
 80096bc:	ab03      	add	r3, sp, #12
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	462a      	mov	r2, r5
 80096c2:	4b16      	ldr	r3, [pc, #88]	; (800971c <_vfiprintf_r+0x258>)
 80096c4:	a904      	add	r1, sp, #16
 80096c6:	4630      	mov	r0, r6
 80096c8:	f7fd fe24 	bl	8007314 <_printf_float>
 80096cc:	4607      	mov	r7, r0
 80096ce:	1c78      	adds	r0, r7, #1
 80096d0:	d1d6      	bne.n	8009680 <_vfiprintf_r+0x1bc>
 80096d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096d4:	07d9      	lsls	r1, r3, #31
 80096d6:	d405      	bmi.n	80096e4 <_vfiprintf_r+0x220>
 80096d8:	89ab      	ldrh	r3, [r5, #12]
 80096da:	059a      	lsls	r2, r3, #22
 80096dc:	d402      	bmi.n	80096e4 <_vfiprintf_r+0x220>
 80096de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096e0:	f000 faaf 	bl	8009c42 <__retarget_lock_release_recursive>
 80096e4:	89ab      	ldrh	r3, [r5, #12]
 80096e6:	065b      	lsls	r3, r3, #25
 80096e8:	f53f af12 	bmi.w	8009510 <_vfiprintf_r+0x4c>
 80096ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096ee:	e711      	b.n	8009514 <_vfiprintf_r+0x50>
 80096f0:	ab03      	add	r3, sp, #12
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	462a      	mov	r2, r5
 80096f6:	4b09      	ldr	r3, [pc, #36]	; (800971c <_vfiprintf_r+0x258>)
 80096f8:	a904      	add	r1, sp, #16
 80096fa:	4630      	mov	r0, r6
 80096fc:	f7fe f8ae 	bl	800785c <_printf_i>
 8009700:	e7e4      	b.n	80096cc <_vfiprintf_r+0x208>
 8009702:	bf00      	nop
 8009704:	0800a33c 	.word	0x0800a33c
 8009708:	0800a35c 	.word	0x0800a35c
 800970c:	0800a31c 	.word	0x0800a31c
 8009710:	0800a1c4 	.word	0x0800a1c4
 8009714:	0800a1ce 	.word	0x0800a1ce
 8009718:	08007315 	.word	0x08007315
 800971c:	0800949f 	.word	0x0800949f
 8009720:	0800a1ca 	.word	0x0800a1ca

08009724 <__swbuf_r>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	460e      	mov	r6, r1
 8009728:	4614      	mov	r4, r2
 800972a:	4605      	mov	r5, r0
 800972c:	b118      	cbz	r0, 8009736 <__swbuf_r+0x12>
 800972e:	6983      	ldr	r3, [r0, #24]
 8009730:	b90b      	cbnz	r3, 8009736 <__swbuf_r+0x12>
 8009732:	f000 f9e7 	bl	8009b04 <__sinit>
 8009736:	4b21      	ldr	r3, [pc, #132]	; (80097bc <__swbuf_r+0x98>)
 8009738:	429c      	cmp	r4, r3
 800973a:	d12b      	bne.n	8009794 <__swbuf_r+0x70>
 800973c:	686c      	ldr	r4, [r5, #4]
 800973e:	69a3      	ldr	r3, [r4, #24]
 8009740:	60a3      	str	r3, [r4, #8]
 8009742:	89a3      	ldrh	r3, [r4, #12]
 8009744:	071a      	lsls	r2, r3, #28
 8009746:	d52f      	bpl.n	80097a8 <__swbuf_r+0x84>
 8009748:	6923      	ldr	r3, [r4, #16]
 800974a:	b36b      	cbz	r3, 80097a8 <__swbuf_r+0x84>
 800974c:	6923      	ldr	r3, [r4, #16]
 800974e:	6820      	ldr	r0, [r4, #0]
 8009750:	1ac0      	subs	r0, r0, r3
 8009752:	6963      	ldr	r3, [r4, #20]
 8009754:	b2f6      	uxtb	r6, r6
 8009756:	4283      	cmp	r3, r0
 8009758:	4637      	mov	r7, r6
 800975a:	dc04      	bgt.n	8009766 <__swbuf_r+0x42>
 800975c:	4621      	mov	r1, r4
 800975e:	4628      	mov	r0, r5
 8009760:	f000 f93c 	bl	80099dc <_fflush_r>
 8009764:	bb30      	cbnz	r0, 80097b4 <__swbuf_r+0x90>
 8009766:	68a3      	ldr	r3, [r4, #8]
 8009768:	3b01      	subs	r3, #1
 800976a:	60a3      	str	r3, [r4, #8]
 800976c:	6823      	ldr	r3, [r4, #0]
 800976e:	1c5a      	adds	r2, r3, #1
 8009770:	6022      	str	r2, [r4, #0]
 8009772:	701e      	strb	r6, [r3, #0]
 8009774:	6963      	ldr	r3, [r4, #20]
 8009776:	3001      	adds	r0, #1
 8009778:	4283      	cmp	r3, r0
 800977a:	d004      	beq.n	8009786 <__swbuf_r+0x62>
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	07db      	lsls	r3, r3, #31
 8009780:	d506      	bpl.n	8009790 <__swbuf_r+0x6c>
 8009782:	2e0a      	cmp	r6, #10
 8009784:	d104      	bne.n	8009790 <__swbuf_r+0x6c>
 8009786:	4621      	mov	r1, r4
 8009788:	4628      	mov	r0, r5
 800978a:	f000 f927 	bl	80099dc <_fflush_r>
 800978e:	b988      	cbnz	r0, 80097b4 <__swbuf_r+0x90>
 8009790:	4638      	mov	r0, r7
 8009792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009794:	4b0a      	ldr	r3, [pc, #40]	; (80097c0 <__swbuf_r+0x9c>)
 8009796:	429c      	cmp	r4, r3
 8009798:	d101      	bne.n	800979e <__swbuf_r+0x7a>
 800979a:	68ac      	ldr	r4, [r5, #8]
 800979c:	e7cf      	b.n	800973e <__swbuf_r+0x1a>
 800979e:	4b09      	ldr	r3, [pc, #36]	; (80097c4 <__swbuf_r+0xa0>)
 80097a0:	429c      	cmp	r4, r3
 80097a2:	bf08      	it	eq
 80097a4:	68ec      	ldreq	r4, [r5, #12]
 80097a6:	e7ca      	b.n	800973e <__swbuf_r+0x1a>
 80097a8:	4621      	mov	r1, r4
 80097aa:	4628      	mov	r0, r5
 80097ac:	f000 f81a 	bl	80097e4 <__swsetup_r>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d0cb      	beq.n	800974c <__swbuf_r+0x28>
 80097b4:	f04f 37ff 	mov.w	r7, #4294967295
 80097b8:	e7ea      	b.n	8009790 <__swbuf_r+0x6c>
 80097ba:	bf00      	nop
 80097bc:	0800a33c 	.word	0x0800a33c
 80097c0:	0800a35c 	.word	0x0800a35c
 80097c4:	0800a31c 	.word	0x0800a31c

080097c8 <__ascii_wctomb>:
 80097c8:	b149      	cbz	r1, 80097de <__ascii_wctomb+0x16>
 80097ca:	2aff      	cmp	r2, #255	; 0xff
 80097cc:	bf85      	ittet	hi
 80097ce:	238a      	movhi	r3, #138	; 0x8a
 80097d0:	6003      	strhi	r3, [r0, #0]
 80097d2:	700a      	strbls	r2, [r1, #0]
 80097d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80097d8:	bf98      	it	ls
 80097da:	2001      	movls	r0, #1
 80097dc:	4770      	bx	lr
 80097de:	4608      	mov	r0, r1
 80097e0:	4770      	bx	lr
	...

080097e4 <__swsetup_r>:
 80097e4:	4b32      	ldr	r3, [pc, #200]	; (80098b0 <__swsetup_r+0xcc>)
 80097e6:	b570      	push	{r4, r5, r6, lr}
 80097e8:	681d      	ldr	r5, [r3, #0]
 80097ea:	4606      	mov	r6, r0
 80097ec:	460c      	mov	r4, r1
 80097ee:	b125      	cbz	r5, 80097fa <__swsetup_r+0x16>
 80097f0:	69ab      	ldr	r3, [r5, #24]
 80097f2:	b913      	cbnz	r3, 80097fa <__swsetup_r+0x16>
 80097f4:	4628      	mov	r0, r5
 80097f6:	f000 f985 	bl	8009b04 <__sinit>
 80097fa:	4b2e      	ldr	r3, [pc, #184]	; (80098b4 <__swsetup_r+0xd0>)
 80097fc:	429c      	cmp	r4, r3
 80097fe:	d10f      	bne.n	8009820 <__swsetup_r+0x3c>
 8009800:	686c      	ldr	r4, [r5, #4]
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009808:	0719      	lsls	r1, r3, #28
 800980a:	d42c      	bmi.n	8009866 <__swsetup_r+0x82>
 800980c:	06dd      	lsls	r5, r3, #27
 800980e:	d411      	bmi.n	8009834 <__swsetup_r+0x50>
 8009810:	2309      	movs	r3, #9
 8009812:	6033      	str	r3, [r6, #0]
 8009814:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009818:	81a3      	strh	r3, [r4, #12]
 800981a:	f04f 30ff 	mov.w	r0, #4294967295
 800981e:	e03e      	b.n	800989e <__swsetup_r+0xba>
 8009820:	4b25      	ldr	r3, [pc, #148]	; (80098b8 <__swsetup_r+0xd4>)
 8009822:	429c      	cmp	r4, r3
 8009824:	d101      	bne.n	800982a <__swsetup_r+0x46>
 8009826:	68ac      	ldr	r4, [r5, #8]
 8009828:	e7eb      	b.n	8009802 <__swsetup_r+0x1e>
 800982a:	4b24      	ldr	r3, [pc, #144]	; (80098bc <__swsetup_r+0xd8>)
 800982c:	429c      	cmp	r4, r3
 800982e:	bf08      	it	eq
 8009830:	68ec      	ldreq	r4, [r5, #12]
 8009832:	e7e6      	b.n	8009802 <__swsetup_r+0x1e>
 8009834:	0758      	lsls	r0, r3, #29
 8009836:	d512      	bpl.n	800985e <__swsetup_r+0x7a>
 8009838:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800983a:	b141      	cbz	r1, 800984e <__swsetup_r+0x6a>
 800983c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009840:	4299      	cmp	r1, r3
 8009842:	d002      	beq.n	800984a <__swsetup_r+0x66>
 8009844:	4630      	mov	r0, r6
 8009846:	f7ff fb6f 	bl	8008f28 <_free_r>
 800984a:	2300      	movs	r3, #0
 800984c:	6363      	str	r3, [r4, #52]	; 0x34
 800984e:	89a3      	ldrh	r3, [r4, #12]
 8009850:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009854:	81a3      	strh	r3, [r4, #12]
 8009856:	2300      	movs	r3, #0
 8009858:	6063      	str	r3, [r4, #4]
 800985a:	6923      	ldr	r3, [r4, #16]
 800985c:	6023      	str	r3, [r4, #0]
 800985e:	89a3      	ldrh	r3, [r4, #12]
 8009860:	f043 0308 	orr.w	r3, r3, #8
 8009864:	81a3      	strh	r3, [r4, #12]
 8009866:	6923      	ldr	r3, [r4, #16]
 8009868:	b94b      	cbnz	r3, 800987e <__swsetup_r+0x9a>
 800986a:	89a3      	ldrh	r3, [r4, #12]
 800986c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009874:	d003      	beq.n	800987e <__swsetup_r+0x9a>
 8009876:	4621      	mov	r1, r4
 8009878:	4630      	mov	r0, r6
 800987a:	f000 fa07 	bl	8009c8c <__smakebuf_r>
 800987e:	89a0      	ldrh	r0, [r4, #12]
 8009880:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009884:	f010 0301 	ands.w	r3, r0, #1
 8009888:	d00a      	beq.n	80098a0 <__swsetup_r+0xbc>
 800988a:	2300      	movs	r3, #0
 800988c:	60a3      	str	r3, [r4, #8]
 800988e:	6963      	ldr	r3, [r4, #20]
 8009890:	425b      	negs	r3, r3
 8009892:	61a3      	str	r3, [r4, #24]
 8009894:	6923      	ldr	r3, [r4, #16]
 8009896:	b943      	cbnz	r3, 80098aa <__swsetup_r+0xc6>
 8009898:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800989c:	d1ba      	bne.n	8009814 <__swsetup_r+0x30>
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	0781      	lsls	r1, r0, #30
 80098a2:	bf58      	it	pl
 80098a4:	6963      	ldrpl	r3, [r4, #20]
 80098a6:	60a3      	str	r3, [r4, #8]
 80098a8:	e7f4      	b.n	8009894 <__swsetup_r+0xb0>
 80098aa:	2000      	movs	r0, #0
 80098ac:	e7f7      	b.n	800989e <__swsetup_r+0xba>
 80098ae:	bf00      	nop
 80098b0:	20000054 	.word	0x20000054
 80098b4:	0800a33c 	.word	0x0800a33c
 80098b8:	0800a35c 	.word	0x0800a35c
 80098bc:	0800a31c 	.word	0x0800a31c

080098c0 <abort>:
 80098c0:	b508      	push	{r3, lr}
 80098c2:	2006      	movs	r0, #6
 80098c4:	f000 fa52 	bl	8009d6c <raise>
 80098c8:	2001      	movs	r0, #1
 80098ca:	f7f8 fb17 	bl	8001efc <_exit>
	...

080098d0 <__sflush_r>:
 80098d0:	898a      	ldrh	r2, [r1, #12]
 80098d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098d6:	4605      	mov	r5, r0
 80098d8:	0710      	lsls	r0, r2, #28
 80098da:	460c      	mov	r4, r1
 80098dc:	d458      	bmi.n	8009990 <__sflush_r+0xc0>
 80098de:	684b      	ldr	r3, [r1, #4]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	dc05      	bgt.n	80098f0 <__sflush_r+0x20>
 80098e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	dc02      	bgt.n	80098f0 <__sflush_r+0x20>
 80098ea:	2000      	movs	r0, #0
 80098ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098f2:	2e00      	cmp	r6, #0
 80098f4:	d0f9      	beq.n	80098ea <__sflush_r+0x1a>
 80098f6:	2300      	movs	r3, #0
 80098f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80098fc:	682f      	ldr	r7, [r5, #0]
 80098fe:	602b      	str	r3, [r5, #0]
 8009900:	d032      	beq.n	8009968 <__sflush_r+0x98>
 8009902:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	075a      	lsls	r2, r3, #29
 8009908:	d505      	bpl.n	8009916 <__sflush_r+0x46>
 800990a:	6863      	ldr	r3, [r4, #4]
 800990c:	1ac0      	subs	r0, r0, r3
 800990e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009910:	b10b      	cbz	r3, 8009916 <__sflush_r+0x46>
 8009912:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009914:	1ac0      	subs	r0, r0, r3
 8009916:	2300      	movs	r3, #0
 8009918:	4602      	mov	r2, r0
 800991a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800991c:	6a21      	ldr	r1, [r4, #32]
 800991e:	4628      	mov	r0, r5
 8009920:	47b0      	blx	r6
 8009922:	1c43      	adds	r3, r0, #1
 8009924:	89a3      	ldrh	r3, [r4, #12]
 8009926:	d106      	bne.n	8009936 <__sflush_r+0x66>
 8009928:	6829      	ldr	r1, [r5, #0]
 800992a:	291d      	cmp	r1, #29
 800992c:	d82c      	bhi.n	8009988 <__sflush_r+0xb8>
 800992e:	4a2a      	ldr	r2, [pc, #168]	; (80099d8 <__sflush_r+0x108>)
 8009930:	40ca      	lsrs	r2, r1
 8009932:	07d6      	lsls	r6, r2, #31
 8009934:	d528      	bpl.n	8009988 <__sflush_r+0xb8>
 8009936:	2200      	movs	r2, #0
 8009938:	6062      	str	r2, [r4, #4]
 800993a:	04d9      	lsls	r1, r3, #19
 800993c:	6922      	ldr	r2, [r4, #16]
 800993e:	6022      	str	r2, [r4, #0]
 8009940:	d504      	bpl.n	800994c <__sflush_r+0x7c>
 8009942:	1c42      	adds	r2, r0, #1
 8009944:	d101      	bne.n	800994a <__sflush_r+0x7a>
 8009946:	682b      	ldr	r3, [r5, #0]
 8009948:	b903      	cbnz	r3, 800994c <__sflush_r+0x7c>
 800994a:	6560      	str	r0, [r4, #84]	; 0x54
 800994c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800994e:	602f      	str	r7, [r5, #0]
 8009950:	2900      	cmp	r1, #0
 8009952:	d0ca      	beq.n	80098ea <__sflush_r+0x1a>
 8009954:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009958:	4299      	cmp	r1, r3
 800995a:	d002      	beq.n	8009962 <__sflush_r+0x92>
 800995c:	4628      	mov	r0, r5
 800995e:	f7ff fae3 	bl	8008f28 <_free_r>
 8009962:	2000      	movs	r0, #0
 8009964:	6360      	str	r0, [r4, #52]	; 0x34
 8009966:	e7c1      	b.n	80098ec <__sflush_r+0x1c>
 8009968:	6a21      	ldr	r1, [r4, #32]
 800996a:	2301      	movs	r3, #1
 800996c:	4628      	mov	r0, r5
 800996e:	47b0      	blx	r6
 8009970:	1c41      	adds	r1, r0, #1
 8009972:	d1c7      	bne.n	8009904 <__sflush_r+0x34>
 8009974:	682b      	ldr	r3, [r5, #0]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d0c4      	beq.n	8009904 <__sflush_r+0x34>
 800997a:	2b1d      	cmp	r3, #29
 800997c:	d001      	beq.n	8009982 <__sflush_r+0xb2>
 800997e:	2b16      	cmp	r3, #22
 8009980:	d101      	bne.n	8009986 <__sflush_r+0xb6>
 8009982:	602f      	str	r7, [r5, #0]
 8009984:	e7b1      	b.n	80098ea <__sflush_r+0x1a>
 8009986:	89a3      	ldrh	r3, [r4, #12]
 8009988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800998c:	81a3      	strh	r3, [r4, #12]
 800998e:	e7ad      	b.n	80098ec <__sflush_r+0x1c>
 8009990:	690f      	ldr	r7, [r1, #16]
 8009992:	2f00      	cmp	r7, #0
 8009994:	d0a9      	beq.n	80098ea <__sflush_r+0x1a>
 8009996:	0793      	lsls	r3, r2, #30
 8009998:	680e      	ldr	r6, [r1, #0]
 800999a:	bf08      	it	eq
 800999c:	694b      	ldreq	r3, [r1, #20]
 800999e:	600f      	str	r7, [r1, #0]
 80099a0:	bf18      	it	ne
 80099a2:	2300      	movne	r3, #0
 80099a4:	eba6 0807 	sub.w	r8, r6, r7
 80099a8:	608b      	str	r3, [r1, #8]
 80099aa:	f1b8 0f00 	cmp.w	r8, #0
 80099ae:	dd9c      	ble.n	80098ea <__sflush_r+0x1a>
 80099b0:	6a21      	ldr	r1, [r4, #32]
 80099b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80099b4:	4643      	mov	r3, r8
 80099b6:	463a      	mov	r2, r7
 80099b8:	4628      	mov	r0, r5
 80099ba:	47b0      	blx	r6
 80099bc:	2800      	cmp	r0, #0
 80099be:	dc06      	bgt.n	80099ce <__sflush_r+0xfe>
 80099c0:	89a3      	ldrh	r3, [r4, #12]
 80099c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099c6:	81a3      	strh	r3, [r4, #12]
 80099c8:	f04f 30ff 	mov.w	r0, #4294967295
 80099cc:	e78e      	b.n	80098ec <__sflush_r+0x1c>
 80099ce:	4407      	add	r7, r0
 80099d0:	eba8 0800 	sub.w	r8, r8, r0
 80099d4:	e7e9      	b.n	80099aa <__sflush_r+0xda>
 80099d6:	bf00      	nop
 80099d8:	20400001 	.word	0x20400001

080099dc <_fflush_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	690b      	ldr	r3, [r1, #16]
 80099e0:	4605      	mov	r5, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	b913      	cbnz	r3, 80099ec <_fflush_r+0x10>
 80099e6:	2500      	movs	r5, #0
 80099e8:	4628      	mov	r0, r5
 80099ea:	bd38      	pop	{r3, r4, r5, pc}
 80099ec:	b118      	cbz	r0, 80099f6 <_fflush_r+0x1a>
 80099ee:	6983      	ldr	r3, [r0, #24]
 80099f0:	b90b      	cbnz	r3, 80099f6 <_fflush_r+0x1a>
 80099f2:	f000 f887 	bl	8009b04 <__sinit>
 80099f6:	4b14      	ldr	r3, [pc, #80]	; (8009a48 <_fflush_r+0x6c>)
 80099f8:	429c      	cmp	r4, r3
 80099fa:	d11b      	bne.n	8009a34 <_fflush_r+0x58>
 80099fc:	686c      	ldr	r4, [r5, #4]
 80099fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d0ef      	beq.n	80099e6 <_fflush_r+0xa>
 8009a06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a08:	07d0      	lsls	r0, r2, #31
 8009a0a:	d404      	bmi.n	8009a16 <_fflush_r+0x3a>
 8009a0c:	0599      	lsls	r1, r3, #22
 8009a0e:	d402      	bmi.n	8009a16 <_fflush_r+0x3a>
 8009a10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a12:	f000 f915 	bl	8009c40 <__retarget_lock_acquire_recursive>
 8009a16:	4628      	mov	r0, r5
 8009a18:	4621      	mov	r1, r4
 8009a1a:	f7ff ff59 	bl	80098d0 <__sflush_r>
 8009a1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a20:	07da      	lsls	r2, r3, #31
 8009a22:	4605      	mov	r5, r0
 8009a24:	d4e0      	bmi.n	80099e8 <_fflush_r+0xc>
 8009a26:	89a3      	ldrh	r3, [r4, #12]
 8009a28:	059b      	lsls	r3, r3, #22
 8009a2a:	d4dd      	bmi.n	80099e8 <_fflush_r+0xc>
 8009a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a2e:	f000 f908 	bl	8009c42 <__retarget_lock_release_recursive>
 8009a32:	e7d9      	b.n	80099e8 <_fflush_r+0xc>
 8009a34:	4b05      	ldr	r3, [pc, #20]	; (8009a4c <_fflush_r+0x70>)
 8009a36:	429c      	cmp	r4, r3
 8009a38:	d101      	bne.n	8009a3e <_fflush_r+0x62>
 8009a3a:	68ac      	ldr	r4, [r5, #8]
 8009a3c:	e7df      	b.n	80099fe <_fflush_r+0x22>
 8009a3e:	4b04      	ldr	r3, [pc, #16]	; (8009a50 <_fflush_r+0x74>)
 8009a40:	429c      	cmp	r4, r3
 8009a42:	bf08      	it	eq
 8009a44:	68ec      	ldreq	r4, [r5, #12]
 8009a46:	e7da      	b.n	80099fe <_fflush_r+0x22>
 8009a48:	0800a33c 	.word	0x0800a33c
 8009a4c:	0800a35c 	.word	0x0800a35c
 8009a50:	0800a31c 	.word	0x0800a31c

08009a54 <std>:
 8009a54:	2300      	movs	r3, #0
 8009a56:	b510      	push	{r4, lr}
 8009a58:	4604      	mov	r4, r0
 8009a5a:	e9c0 3300 	strd	r3, r3, [r0]
 8009a5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a62:	6083      	str	r3, [r0, #8]
 8009a64:	8181      	strh	r1, [r0, #12]
 8009a66:	6643      	str	r3, [r0, #100]	; 0x64
 8009a68:	81c2      	strh	r2, [r0, #14]
 8009a6a:	6183      	str	r3, [r0, #24]
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	2208      	movs	r2, #8
 8009a70:	305c      	adds	r0, #92	; 0x5c
 8009a72:	f7fd fba7 	bl	80071c4 <memset>
 8009a76:	4b05      	ldr	r3, [pc, #20]	; (8009a8c <std+0x38>)
 8009a78:	6263      	str	r3, [r4, #36]	; 0x24
 8009a7a:	4b05      	ldr	r3, [pc, #20]	; (8009a90 <std+0x3c>)
 8009a7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a7e:	4b05      	ldr	r3, [pc, #20]	; (8009a94 <std+0x40>)
 8009a80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a82:	4b05      	ldr	r3, [pc, #20]	; (8009a98 <std+0x44>)
 8009a84:	6224      	str	r4, [r4, #32]
 8009a86:	6323      	str	r3, [r4, #48]	; 0x30
 8009a88:	bd10      	pop	{r4, pc}
 8009a8a:	bf00      	nop
 8009a8c:	08009da5 	.word	0x08009da5
 8009a90:	08009dc7 	.word	0x08009dc7
 8009a94:	08009dff 	.word	0x08009dff
 8009a98:	08009e23 	.word	0x08009e23

08009a9c <_cleanup_r>:
 8009a9c:	4901      	ldr	r1, [pc, #4]	; (8009aa4 <_cleanup_r+0x8>)
 8009a9e:	f000 b8af 	b.w	8009c00 <_fwalk_reent>
 8009aa2:	bf00      	nop
 8009aa4:	080099dd 	.word	0x080099dd

08009aa8 <__sfmoreglue>:
 8009aa8:	b570      	push	{r4, r5, r6, lr}
 8009aaa:	1e4a      	subs	r2, r1, #1
 8009aac:	2568      	movs	r5, #104	; 0x68
 8009aae:	4355      	muls	r5, r2
 8009ab0:	460e      	mov	r6, r1
 8009ab2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ab6:	f7ff fa87 	bl	8008fc8 <_malloc_r>
 8009aba:	4604      	mov	r4, r0
 8009abc:	b140      	cbz	r0, 8009ad0 <__sfmoreglue+0x28>
 8009abe:	2100      	movs	r1, #0
 8009ac0:	e9c0 1600 	strd	r1, r6, [r0]
 8009ac4:	300c      	adds	r0, #12
 8009ac6:	60a0      	str	r0, [r4, #8]
 8009ac8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009acc:	f7fd fb7a 	bl	80071c4 <memset>
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	bd70      	pop	{r4, r5, r6, pc}

08009ad4 <__sfp_lock_acquire>:
 8009ad4:	4801      	ldr	r0, [pc, #4]	; (8009adc <__sfp_lock_acquire+0x8>)
 8009ad6:	f000 b8b3 	b.w	8009c40 <__retarget_lock_acquire_recursive>
 8009ada:	bf00      	nop
 8009adc:	20000678 	.word	0x20000678

08009ae0 <__sfp_lock_release>:
 8009ae0:	4801      	ldr	r0, [pc, #4]	; (8009ae8 <__sfp_lock_release+0x8>)
 8009ae2:	f000 b8ae 	b.w	8009c42 <__retarget_lock_release_recursive>
 8009ae6:	bf00      	nop
 8009ae8:	20000678 	.word	0x20000678

08009aec <__sinit_lock_acquire>:
 8009aec:	4801      	ldr	r0, [pc, #4]	; (8009af4 <__sinit_lock_acquire+0x8>)
 8009aee:	f000 b8a7 	b.w	8009c40 <__retarget_lock_acquire_recursive>
 8009af2:	bf00      	nop
 8009af4:	20000673 	.word	0x20000673

08009af8 <__sinit_lock_release>:
 8009af8:	4801      	ldr	r0, [pc, #4]	; (8009b00 <__sinit_lock_release+0x8>)
 8009afa:	f000 b8a2 	b.w	8009c42 <__retarget_lock_release_recursive>
 8009afe:	bf00      	nop
 8009b00:	20000673 	.word	0x20000673

08009b04 <__sinit>:
 8009b04:	b510      	push	{r4, lr}
 8009b06:	4604      	mov	r4, r0
 8009b08:	f7ff fff0 	bl	8009aec <__sinit_lock_acquire>
 8009b0c:	69a3      	ldr	r3, [r4, #24]
 8009b0e:	b11b      	cbz	r3, 8009b18 <__sinit+0x14>
 8009b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b14:	f7ff bff0 	b.w	8009af8 <__sinit_lock_release>
 8009b18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009b1c:	6523      	str	r3, [r4, #80]	; 0x50
 8009b1e:	4b13      	ldr	r3, [pc, #76]	; (8009b6c <__sinit+0x68>)
 8009b20:	4a13      	ldr	r2, [pc, #76]	; (8009b70 <__sinit+0x6c>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	62a2      	str	r2, [r4, #40]	; 0x28
 8009b26:	42a3      	cmp	r3, r4
 8009b28:	bf04      	itt	eq
 8009b2a:	2301      	moveq	r3, #1
 8009b2c:	61a3      	streq	r3, [r4, #24]
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f000 f820 	bl	8009b74 <__sfp>
 8009b34:	6060      	str	r0, [r4, #4]
 8009b36:	4620      	mov	r0, r4
 8009b38:	f000 f81c 	bl	8009b74 <__sfp>
 8009b3c:	60a0      	str	r0, [r4, #8]
 8009b3e:	4620      	mov	r0, r4
 8009b40:	f000 f818 	bl	8009b74 <__sfp>
 8009b44:	2200      	movs	r2, #0
 8009b46:	60e0      	str	r0, [r4, #12]
 8009b48:	2104      	movs	r1, #4
 8009b4a:	6860      	ldr	r0, [r4, #4]
 8009b4c:	f7ff ff82 	bl	8009a54 <std>
 8009b50:	68a0      	ldr	r0, [r4, #8]
 8009b52:	2201      	movs	r2, #1
 8009b54:	2109      	movs	r1, #9
 8009b56:	f7ff ff7d 	bl	8009a54 <std>
 8009b5a:	68e0      	ldr	r0, [r4, #12]
 8009b5c:	2202      	movs	r2, #2
 8009b5e:	2112      	movs	r1, #18
 8009b60:	f7ff ff78 	bl	8009a54 <std>
 8009b64:	2301      	movs	r3, #1
 8009b66:	61a3      	str	r3, [r4, #24]
 8009b68:	e7d2      	b.n	8009b10 <__sinit+0xc>
 8009b6a:	bf00      	nop
 8009b6c:	08009f9c 	.word	0x08009f9c
 8009b70:	08009a9d 	.word	0x08009a9d

08009b74 <__sfp>:
 8009b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b76:	4607      	mov	r7, r0
 8009b78:	f7ff ffac 	bl	8009ad4 <__sfp_lock_acquire>
 8009b7c:	4b1e      	ldr	r3, [pc, #120]	; (8009bf8 <__sfp+0x84>)
 8009b7e:	681e      	ldr	r6, [r3, #0]
 8009b80:	69b3      	ldr	r3, [r6, #24]
 8009b82:	b913      	cbnz	r3, 8009b8a <__sfp+0x16>
 8009b84:	4630      	mov	r0, r6
 8009b86:	f7ff ffbd 	bl	8009b04 <__sinit>
 8009b8a:	3648      	adds	r6, #72	; 0x48
 8009b8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b90:	3b01      	subs	r3, #1
 8009b92:	d503      	bpl.n	8009b9c <__sfp+0x28>
 8009b94:	6833      	ldr	r3, [r6, #0]
 8009b96:	b30b      	cbz	r3, 8009bdc <__sfp+0x68>
 8009b98:	6836      	ldr	r6, [r6, #0]
 8009b9a:	e7f7      	b.n	8009b8c <__sfp+0x18>
 8009b9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ba0:	b9d5      	cbnz	r5, 8009bd8 <__sfp+0x64>
 8009ba2:	4b16      	ldr	r3, [pc, #88]	; (8009bfc <__sfp+0x88>)
 8009ba4:	60e3      	str	r3, [r4, #12]
 8009ba6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009baa:	6665      	str	r5, [r4, #100]	; 0x64
 8009bac:	f000 f847 	bl	8009c3e <__retarget_lock_init_recursive>
 8009bb0:	f7ff ff96 	bl	8009ae0 <__sfp_lock_release>
 8009bb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009bb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009bbc:	6025      	str	r5, [r4, #0]
 8009bbe:	61a5      	str	r5, [r4, #24]
 8009bc0:	2208      	movs	r2, #8
 8009bc2:	4629      	mov	r1, r5
 8009bc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009bc8:	f7fd fafc 	bl	80071c4 <memset>
 8009bcc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009bd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bd8:	3468      	adds	r4, #104	; 0x68
 8009bda:	e7d9      	b.n	8009b90 <__sfp+0x1c>
 8009bdc:	2104      	movs	r1, #4
 8009bde:	4638      	mov	r0, r7
 8009be0:	f7ff ff62 	bl	8009aa8 <__sfmoreglue>
 8009be4:	4604      	mov	r4, r0
 8009be6:	6030      	str	r0, [r6, #0]
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d1d5      	bne.n	8009b98 <__sfp+0x24>
 8009bec:	f7ff ff78 	bl	8009ae0 <__sfp_lock_release>
 8009bf0:	230c      	movs	r3, #12
 8009bf2:	603b      	str	r3, [r7, #0]
 8009bf4:	e7ee      	b.n	8009bd4 <__sfp+0x60>
 8009bf6:	bf00      	nop
 8009bf8:	08009f9c 	.word	0x08009f9c
 8009bfc:	ffff0001 	.word	0xffff0001

08009c00 <_fwalk_reent>:
 8009c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c04:	4606      	mov	r6, r0
 8009c06:	4688      	mov	r8, r1
 8009c08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009c0c:	2700      	movs	r7, #0
 8009c0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c12:	f1b9 0901 	subs.w	r9, r9, #1
 8009c16:	d505      	bpl.n	8009c24 <_fwalk_reent+0x24>
 8009c18:	6824      	ldr	r4, [r4, #0]
 8009c1a:	2c00      	cmp	r4, #0
 8009c1c:	d1f7      	bne.n	8009c0e <_fwalk_reent+0xe>
 8009c1e:	4638      	mov	r0, r7
 8009c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c24:	89ab      	ldrh	r3, [r5, #12]
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d907      	bls.n	8009c3a <_fwalk_reent+0x3a>
 8009c2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	d003      	beq.n	8009c3a <_fwalk_reent+0x3a>
 8009c32:	4629      	mov	r1, r5
 8009c34:	4630      	mov	r0, r6
 8009c36:	47c0      	blx	r8
 8009c38:	4307      	orrs	r7, r0
 8009c3a:	3568      	adds	r5, #104	; 0x68
 8009c3c:	e7e9      	b.n	8009c12 <_fwalk_reent+0x12>

08009c3e <__retarget_lock_init_recursive>:
 8009c3e:	4770      	bx	lr

08009c40 <__retarget_lock_acquire_recursive>:
 8009c40:	4770      	bx	lr

08009c42 <__retarget_lock_release_recursive>:
 8009c42:	4770      	bx	lr

08009c44 <__swhatbuf_r>:
 8009c44:	b570      	push	{r4, r5, r6, lr}
 8009c46:	460e      	mov	r6, r1
 8009c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c4c:	2900      	cmp	r1, #0
 8009c4e:	b096      	sub	sp, #88	; 0x58
 8009c50:	4614      	mov	r4, r2
 8009c52:	461d      	mov	r5, r3
 8009c54:	da07      	bge.n	8009c66 <__swhatbuf_r+0x22>
 8009c56:	2300      	movs	r3, #0
 8009c58:	602b      	str	r3, [r5, #0]
 8009c5a:	89b3      	ldrh	r3, [r6, #12]
 8009c5c:	061a      	lsls	r2, r3, #24
 8009c5e:	d410      	bmi.n	8009c82 <__swhatbuf_r+0x3e>
 8009c60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c64:	e00e      	b.n	8009c84 <__swhatbuf_r+0x40>
 8009c66:	466a      	mov	r2, sp
 8009c68:	f000 f902 	bl	8009e70 <_fstat_r>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	dbf2      	blt.n	8009c56 <__swhatbuf_r+0x12>
 8009c70:	9a01      	ldr	r2, [sp, #4]
 8009c72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009c76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009c7a:	425a      	negs	r2, r3
 8009c7c:	415a      	adcs	r2, r3
 8009c7e:	602a      	str	r2, [r5, #0]
 8009c80:	e7ee      	b.n	8009c60 <__swhatbuf_r+0x1c>
 8009c82:	2340      	movs	r3, #64	; 0x40
 8009c84:	2000      	movs	r0, #0
 8009c86:	6023      	str	r3, [r4, #0]
 8009c88:	b016      	add	sp, #88	; 0x58
 8009c8a:	bd70      	pop	{r4, r5, r6, pc}

08009c8c <__smakebuf_r>:
 8009c8c:	898b      	ldrh	r3, [r1, #12]
 8009c8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009c90:	079d      	lsls	r5, r3, #30
 8009c92:	4606      	mov	r6, r0
 8009c94:	460c      	mov	r4, r1
 8009c96:	d507      	bpl.n	8009ca8 <__smakebuf_r+0x1c>
 8009c98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009c9c:	6023      	str	r3, [r4, #0]
 8009c9e:	6123      	str	r3, [r4, #16]
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	6163      	str	r3, [r4, #20]
 8009ca4:	b002      	add	sp, #8
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}
 8009ca8:	ab01      	add	r3, sp, #4
 8009caa:	466a      	mov	r2, sp
 8009cac:	f7ff ffca 	bl	8009c44 <__swhatbuf_r>
 8009cb0:	9900      	ldr	r1, [sp, #0]
 8009cb2:	4605      	mov	r5, r0
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	f7ff f987 	bl	8008fc8 <_malloc_r>
 8009cba:	b948      	cbnz	r0, 8009cd0 <__smakebuf_r+0x44>
 8009cbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cc0:	059a      	lsls	r2, r3, #22
 8009cc2:	d4ef      	bmi.n	8009ca4 <__smakebuf_r+0x18>
 8009cc4:	f023 0303 	bic.w	r3, r3, #3
 8009cc8:	f043 0302 	orr.w	r3, r3, #2
 8009ccc:	81a3      	strh	r3, [r4, #12]
 8009cce:	e7e3      	b.n	8009c98 <__smakebuf_r+0xc>
 8009cd0:	4b0d      	ldr	r3, [pc, #52]	; (8009d08 <__smakebuf_r+0x7c>)
 8009cd2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009cd4:	89a3      	ldrh	r3, [r4, #12]
 8009cd6:	6020      	str	r0, [r4, #0]
 8009cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cdc:	81a3      	strh	r3, [r4, #12]
 8009cde:	9b00      	ldr	r3, [sp, #0]
 8009ce0:	6163      	str	r3, [r4, #20]
 8009ce2:	9b01      	ldr	r3, [sp, #4]
 8009ce4:	6120      	str	r0, [r4, #16]
 8009ce6:	b15b      	cbz	r3, 8009d00 <__smakebuf_r+0x74>
 8009ce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cec:	4630      	mov	r0, r6
 8009cee:	f000 f8d1 	bl	8009e94 <_isatty_r>
 8009cf2:	b128      	cbz	r0, 8009d00 <__smakebuf_r+0x74>
 8009cf4:	89a3      	ldrh	r3, [r4, #12]
 8009cf6:	f023 0303 	bic.w	r3, r3, #3
 8009cfa:	f043 0301 	orr.w	r3, r3, #1
 8009cfe:	81a3      	strh	r3, [r4, #12]
 8009d00:	89a0      	ldrh	r0, [r4, #12]
 8009d02:	4305      	orrs	r5, r0
 8009d04:	81a5      	strh	r5, [r4, #12]
 8009d06:	e7cd      	b.n	8009ca4 <__smakebuf_r+0x18>
 8009d08:	08009a9d 	.word	0x08009a9d

08009d0c <_malloc_usable_size_r>:
 8009d0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d10:	1f18      	subs	r0, r3, #4
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	bfbc      	itt	lt
 8009d16:	580b      	ldrlt	r3, [r1, r0]
 8009d18:	18c0      	addlt	r0, r0, r3
 8009d1a:	4770      	bx	lr

08009d1c <_raise_r>:
 8009d1c:	291f      	cmp	r1, #31
 8009d1e:	b538      	push	{r3, r4, r5, lr}
 8009d20:	4604      	mov	r4, r0
 8009d22:	460d      	mov	r5, r1
 8009d24:	d904      	bls.n	8009d30 <_raise_r+0x14>
 8009d26:	2316      	movs	r3, #22
 8009d28:	6003      	str	r3, [r0, #0]
 8009d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d2e:	bd38      	pop	{r3, r4, r5, pc}
 8009d30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009d32:	b112      	cbz	r2, 8009d3a <_raise_r+0x1e>
 8009d34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d38:	b94b      	cbnz	r3, 8009d4e <_raise_r+0x32>
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	f000 f830 	bl	8009da0 <_getpid_r>
 8009d40:	462a      	mov	r2, r5
 8009d42:	4601      	mov	r1, r0
 8009d44:	4620      	mov	r0, r4
 8009d46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d4a:	f000 b817 	b.w	8009d7c <_kill_r>
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d00a      	beq.n	8009d68 <_raise_r+0x4c>
 8009d52:	1c59      	adds	r1, r3, #1
 8009d54:	d103      	bne.n	8009d5e <_raise_r+0x42>
 8009d56:	2316      	movs	r3, #22
 8009d58:	6003      	str	r3, [r0, #0]
 8009d5a:	2001      	movs	r0, #1
 8009d5c:	e7e7      	b.n	8009d2e <_raise_r+0x12>
 8009d5e:	2400      	movs	r4, #0
 8009d60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009d64:	4628      	mov	r0, r5
 8009d66:	4798      	blx	r3
 8009d68:	2000      	movs	r0, #0
 8009d6a:	e7e0      	b.n	8009d2e <_raise_r+0x12>

08009d6c <raise>:
 8009d6c:	4b02      	ldr	r3, [pc, #8]	; (8009d78 <raise+0xc>)
 8009d6e:	4601      	mov	r1, r0
 8009d70:	6818      	ldr	r0, [r3, #0]
 8009d72:	f7ff bfd3 	b.w	8009d1c <_raise_r>
 8009d76:	bf00      	nop
 8009d78:	20000054 	.word	0x20000054

08009d7c <_kill_r>:
 8009d7c:	b538      	push	{r3, r4, r5, lr}
 8009d7e:	4d07      	ldr	r5, [pc, #28]	; (8009d9c <_kill_r+0x20>)
 8009d80:	2300      	movs	r3, #0
 8009d82:	4604      	mov	r4, r0
 8009d84:	4608      	mov	r0, r1
 8009d86:	4611      	mov	r1, r2
 8009d88:	602b      	str	r3, [r5, #0]
 8009d8a:	f7f8 f8a7 	bl	8001edc <_kill>
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	d102      	bne.n	8009d98 <_kill_r+0x1c>
 8009d92:	682b      	ldr	r3, [r5, #0]
 8009d94:	b103      	cbz	r3, 8009d98 <_kill_r+0x1c>
 8009d96:	6023      	str	r3, [r4, #0]
 8009d98:	bd38      	pop	{r3, r4, r5, pc}
 8009d9a:	bf00      	nop
 8009d9c:	2000066c 	.word	0x2000066c

08009da0 <_getpid_r>:
 8009da0:	f7f8 b894 	b.w	8001ecc <_getpid>

08009da4 <__sread>:
 8009da4:	b510      	push	{r4, lr}
 8009da6:	460c      	mov	r4, r1
 8009da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dac:	f000 f894 	bl	8009ed8 <_read_r>
 8009db0:	2800      	cmp	r0, #0
 8009db2:	bfab      	itete	ge
 8009db4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009db6:	89a3      	ldrhlt	r3, [r4, #12]
 8009db8:	181b      	addge	r3, r3, r0
 8009dba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009dbe:	bfac      	ite	ge
 8009dc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009dc2:	81a3      	strhlt	r3, [r4, #12]
 8009dc4:	bd10      	pop	{r4, pc}

08009dc6 <__swrite>:
 8009dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dca:	461f      	mov	r7, r3
 8009dcc:	898b      	ldrh	r3, [r1, #12]
 8009dce:	05db      	lsls	r3, r3, #23
 8009dd0:	4605      	mov	r5, r0
 8009dd2:	460c      	mov	r4, r1
 8009dd4:	4616      	mov	r6, r2
 8009dd6:	d505      	bpl.n	8009de4 <__swrite+0x1e>
 8009dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ddc:	2302      	movs	r3, #2
 8009dde:	2200      	movs	r2, #0
 8009de0:	f000 f868 	bl	8009eb4 <_lseek_r>
 8009de4:	89a3      	ldrh	r3, [r4, #12]
 8009de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009dee:	81a3      	strh	r3, [r4, #12]
 8009df0:	4632      	mov	r2, r6
 8009df2:	463b      	mov	r3, r7
 8009df4:	4628      	mov	r0, r5
 8009df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dfa:	f000 b817 	b.w	8009e2c <_write_r>

08009dfe <__sseek>:
 8009dfe:	b510      	push	{r4, lr}
 8009e00:	460c      	mov	r4, r1
 8009e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e06:	f000 f855 	bl	8009eb4 <_lseek_r>
 8009e0a:	1c43      	adds	r3, r0, #1
 8009e0c:	89a3      	ldrh	r3, [r4, #12]
 8009e0e:	bf15      	itete	ne
 8009e10:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e1a:	81a3      	strheq	r3, [r4, #12]
 8009e1c:	bf18      	it	ne
 8009e1e:	81a3      	strhne	r3, [r4, #12]
 8009e20:	bd10      	pop	{r4, pc}

08009e22 <__sclose>:
 8009e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e26:	f000 b813 	b.w	8009e50 <_close_r>
	...

08009e2c <_write_r>:
 8009e2c:	b538      	push	{r3, r4, r5, lr}
 8009e2e:	4d07      	ldr	r5, [pc, #28]	; (8009e4c <_write_r+0x20>)
 8009e30:	4604      	mov	r4, r0
 8009e32:	4608      	mov	r0, r1
 8009e34:	4611      	mov	r1, r2
 8009e36:	2200      	movs	r2, #0
 8009e38:	602a      	str	r2, [r5, #0]
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	f7f8 f885 	bl	8001f4a <_write>
 8009e40:	1c43      	adds	r3, r0, #1
 8009e42:	d102      	bne.n	8009e4a <_write_r+0x1e>
 8009e44:	682b      	ldr	r3, [r5, #0]
 8009e46:	b103      	cbz	r3, 8009e4a <_write_r+0x1e>
 8009e48:	6023      	str	r3, [r4, #0]
 8009e4a:	bd38      	pop	{r3, r4, r5, pc}
 8009e4c:	2000066c 	.word	0x2000066c

08009e50 <_close_r>:
 8009e50:	b538      	push	{r3, r4, r5, lr}
 8009e52:	4d06      	ldr	r5, [pc, #24]	; (8009e6c <_close_r+0x1c>)
 8009e54:	2300      	movs	r3, #0
 8009e56:	4604      	mov	r4, r0
 8009e58:	4608      	mov	r0, r1
 8009e5a:	602b      	str	r3, [r5, #0]
 8009e5c:	f7f8 f891 	bl	8001f82 <_close>
 8009e60:	1c43      	adds	r3, r0, #1
 8009e62:	d102      	bne.n	8009e6a <_close_r+0x1a>
 8009e64:	682b      	ldr	r3, [r5, #0]
 8009e66:	b103      	cbz	r3, 8009e6a <_close_r+0x1a>
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	bd38      	pop	{r3, r4, r5, pc}
 8009e6c:	2000066c 	.word	0x2000066c

08009e70 <_fstat_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4d07      	ldr	r5, [pc, #28]	; (8009e90 <_fstat_r+0x20>)
 8009e74:	2300      	movs	r3, #0
 8009e76:	4604      	mov	r4, r0
 8009e78:	4608      	mov	r0, r1
 8009e7a:	4611      	mov	r1, r2
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	f7f8 f88c 	bl	8001f9a <_fstat>
 8009e82:	1c43      	adds	r3, r0, #1
 8009e84:	d102      	bne.n	8009e8c <_fstat_r+0x1c>
 8009e86:	682b      	ldr	r3, [r5, #0]
 8009e88:	b103      	cbz	r3, 8009e8c <_fstat_r+0x1c>
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	bd38      	pop	{r3, r4, r5, pc}
 8009e8e:	bf00      	nop
 8009e90:	2000066c 	.word	0x2000066c

08009e94 <_isatty_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4d06      	ldr	r5, [pc, #24]	; (8009eb0 <_isatty_r+0x1c>)
 8009e98:	2300      	movs	r3, #0
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	4608      	mov	r0, r1
 8009e9e:	602b      	str	r3, [r5, #0]
 8009ea0:	f7f8 f88b 	bl	8001fba <_isatty>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	d102      	bne.n	8009eae <_isatty_r+0x1a>
 8009ea8:	682b      	ldr	r3, [r5, #0]
 8009eaa:	b103      	cbz	r3, 8009eae <_isatty_r+0x1a>
 8009eac:	6023      	str	r3, [r4, #0]
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	2000066c 	.word	0x2000066c

08009eb4 <_lseek_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d07      	ldr	r5, [pc, #28]	; (8009ed4 <_lseek_r+0x20>)
 8009eb8:	4604      	mov	r4, r0
 8009eba:	4608      	mov	r0, r1
 8009ebc:	4611      	mov	r1, r2
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	602a      	str	r2, [r5, #0]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	f7f8 f884 	bl	8001fd0 <_lseek>
 8009ec8:	1c43      	adds	r3, r0, #1
 8009eca:	d102      	bne.n	8009ed2 <_lseek_r+0x1e>
 8009ecc:	682b      	ldr	r3, [r5, #0]
 8009ece:	b103      	cbz	r3, 8009ed2 <_lseek_r+0x1e>
 8009ed0:	6023      	str	r3, [r4, #0]
 8009ed2:	bd38      	pop	{r3, r4, r5, pc}
 8009ed4:	2000066c 	.word	0x2000066c

08009ed8 <_read_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	4d07      	ldr	r5, [pc, #28]	; (8009ef8 <_read_r+0x20>)
 8009edc:	4604      	mov	r4, r0
 8009ede:	4608      	mov	r0, r1
 8009ee0:	4611      	mov	r1, r2
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	602a      	str	r2, [r5, #0]
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	f7f8 f812 	bl	8001f10 <_read>
 8009eec:	1c43      	adds	r3, r0, #1
 8009eee:	d102      	bne.n	8009ef6 <_read_r+0x1e>
 8009ef0:	682b      	ldr	r3, [r5, #0]
 8009ef2:	b103      	cbz	r3, 8009ef6 <_read_r+0x1e>
 8009ef4:	6023      	str	r3, [r4, #0]
 8009ef6:	bd38      	pop	{r3, r4, r5, pc}
 8009ef8:	2000066c 	.word	0x2000066c

08009efc <_init>:
 8009efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efe:	bf00      	nop
 8009f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f02:	bc08      	pop	{r3}
 8009f04:	469e      	mov	lr, r3
 8009f06:	4770      	bx	lr

08009f08 <_fini>:
 8009f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0a:	bf00      	nop
 8009f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0e:	bc08      	pop	{r3}
 8009f10:	469e      	mov	lr, r3
 8009f12:	4770      	bx	lr
