;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -70
	SUB 116, @-65
	SUB @0, @2
	SUB @121, 106
	SUB 700, 337
	JMN 0, 332
	JMP <121, 103
	MOV 4, <26
	ADD <-0, 0
	SPL 0, <-12
	DAT <-0, #-0
	SUB #0, -70
	SLT <-0, 0
	SUB 240, 60
	SLT <-0, 0
	ADD 250, 30
	SPL -7, @-20
	MOV 4, <26
	CMP -207, <-130
	ADD 210, 30
	SUB @0, @2
	SUB @0, @2
	SUB #172, @320
	SUB @121, 106
	SUB @121, 106
	JMZ @12, #-0
	SUB 0, 332
	SUB @127, 106
	JMZ @12, #-0
	SUB #172, @320
	JMP @12, #3
	MOV -801, <-28
	SUB -100, -100
	DAT <-0, #-0
	CMP -207, <-130
	DJN @270, @1
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-130
	DJN @270, @1
	MOV -1, <-20
	MOV @24, 6
	CMP -207, <-130
	SUB #0, -70
	DJN @270, @1
	CMP -207, <-130
