[2025-09-18 09:26:45] START suite=qualcomm_srv trace=srv759_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv759_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2634679 heartbeat IPC: 3.796 cumulative IPC: 3.796 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5069921 heartbeat IPC: 4.106 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5069921 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5069921 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13833975 heartbeat IPC: 1.141 cumulative IPC: 1.141 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22378558 heartbeat IPC: 1.17 cumulative IPC: 1.155 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 31449351 heartbeat IPC: 1.102 cumulative IPC: 1.137 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 40214140 heartbeat IPC: 1.141 cumulative IPC: 1.138 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 48785135 heartbeat IPC: 1.167 cumulative IPC: 1.144 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 57461643 heartbeat IPC: 1.153 cumulative IPC: 1.145 (Simulation time: 00 hr 08 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv759_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 66041308 heartbeat IPC: 1.166 cumulative IPC: 1.148 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 74779364 heartbeat IPC: 1.144 cumulative IPC: 1.148 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 83442237 heartbeat IPC: 1.154 cumulative IPC: 1.148 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87070819 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87070819 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv759_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.148 instructions: 100000000 cycles: 87070819
CPU 0 Branch Prediction Accuracy: 92.41% MPKI: 13.64 Average ROB Occupancy at Mispredict: 28.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1479
BRANCH_INDIRECT: 0.3622
BRANCH_CONDITIONAL: 11.66
BRANCH_DIRECT_CALL: 0.5163
BRANCH_INDIRECT_CALL: 0.5163
BRANCH_RETURN: 0.4384


====Backend Stall Breakdown====
ROB_STALL: 81969
LQ_STALL: 0
SQ_STALL: 417067


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 145.28125
REPLAY_LOAD: 42.10891
NON_REPLAY_LOAD: 6.691247

== Total ==
ADDR_TRANS: 9298
REPLAY_LOAD: 4253
NON_REPLAY_LOAD: 68418

== Counts ==
ADDR_TRANS: 64
REPLAY_LOAD: 101
NON_REPLAY_LOAD: 10225

cpu0->cpu0_STLB TOTAL        ACCESS:    2048430 HIT:    2033962 MISS:      14468 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2048430 HIT:    2033962 MISS:      14468 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 94.84 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10136220 HIT:    9036735 MISS:    1099485 MSHR_MERGE:      68475
cpu0->cpu0_L2C LOAD         ACCESS:    7824702 HIT:    6948274 MISS:     876428 MSHR_MERGE:       8220
cpu0->cpu0_L2C RFO          ACCESS:     595507 HIT:     499750 MISS:      95757 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     533591 HIT:     428059 MISS:     105532 MSHR_MERGE:      60255
cpu0->cpu0_L2C WRITE        ACCESS:    1158559 HIT:    1149346 MISS:       9213 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23861 HIT:      11306 MISS:      12555 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     892192 ISSUED:     287800 USEFUL:       5660 USELESS:      11828
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15479881 HIT:    8017566 MISS:    7462315 MSHR_MERGE:    1797738
cpu0->cpu0_L1I LOAD         ACCESS:   15479881 HIT:    8017566 MISS:    7462315 MSHR_MERGE:    1797738
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30464505 HIT:   25469752 MISS:    4994753 MSHR_MERGE:    1888138
cpu0->cpu0_L1D LOAD         ACCESS:   16615445 HIT:   13903984 MISS:    2711461 MSHR_MERGE:     551332
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     706714 HIT:     234206 MISS:     472508 MSHR_MERGE:     145390
cpu0->cpu0_L1D WRITE        ACCESS:   13113102 HIT:   11326343 MISS:    1786759 MSHR_MERGE:    1191252
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29244 HIT:       5219 MISS:      24025 MSHR_MERGE:        164
cpu0->cpu0_L1D PREFETCH REQUESTED:     868293 ISSUED:     706709 USEFUL:      86806 USELESS:      40515
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12642163 HIT:   10549939 MISS:    2092224 MSHR_MERGE:    1053404
cpu0->cpu0_ITLB LOAD         ACCESS:   12642163 HIT:   10549939 MISS:    2092224 MSHR_MERGE:    1053404
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.395 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28311166 HIT:   26946435 MISS:    1364731 MSHR_MERGE:     355122
cpu0->cpu0_DTLB LOAD         ACCESS:   28311166 HIT:   26946435 MISS:    1364731 MSHR_MERGE:     355122
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.936 cycles
cpu0->LLC TOTAL        ACCESS:    1189751 HIT:    1153521 MISS:      36230 MSHR_MERGE:       1775
cpu0->LLC LOAD         ACCESS:     868208 HIT:     849562 MISS:      18646 MSHR_MERGE:        128
cpu0->LLC RFO          ACCESS:      95757 HIT:      90341 MISS:       5416 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45277 HIT:      36488 MISS:       8789 MSHR_MERGE:       1647
cpu0->LLC WRITE        ACCESS:     167954 HIT:     167815 MISS:        139 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12555 HIT:       9315 MISS:       3240 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1006
  ROW_BUFFER_MISS:      33309
  AVG DBUS CONGESTED CYCLE: 3.225
Channel 0 WQ ROW_BUFFER_HIT:        170
  ROW_BUFFER_MISS:       3265
  FULL:          0
Channel 0 REFRESHES ISSUED:       7256

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       495670       566991        88392         2218
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           60         2339         1319          255
  STLB miss resolved @ L2C                0         2107         2578         1373          138
  STLB miss resolved @ LLC                0          735         1571         3708          716
  STLB miss resolved @ MEM                0            2          538         2349         1431

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183680        51006      1385643       145915          282
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1404          424           52
  STLB miss resolved @ L2C                0         1047         6446         1702            7
  STLB miss resolved @ LLC                0          468         2903         1774           32
  STLB miss resolved @ MEM                0            0           76          135          183
[2025-09-18 09:39:26] END   suite=qualcomm_srv trace=srv759_ap (rc=0)
