PPA Report for preload_shift_reg.v (Module: preload_shift_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 53
FF Count: 32
IO Count: 38
Cell Count: 180

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 487.33 MHz
Reg-to-Reg Critical Path Delay: 1.832 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
