Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d993a3747d9c4b418d8d4c007c4df15f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ASCII_WAVE_TB_behav xil_defaultlib.ASCII_WAVE_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture colorconverter_arch of entity xil_defaultlib.ColorConverter [colorconverter_default]
Compiling architecture bitencoder_arch of entity xil_defaultlib.BitEncoder [bitencoder_default]
Compiling architecture ascii_wave_arch of entity xil_defaultlib.ASCII_WAVE [ascii_wave_default]
Compiling architecture ascii_wave_tb_arch of entity xil_defaultlib.ascii_wave_tb
Built simulation snapshot ASCII_WAVE_TB_behav
