// Seed: 2557160303
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  parameter id_4 = 1'b0;
  module_0 modCall_1 (id_3);
  tri0 id_5;
  wire id_6 = id_3;
  tri0 id_7 = id_5;
  wire id_8;
  assign id_1 = id_5;
  assign id_1 = -1'b0;
  assign id_3 = id_2;
  wire id_9;
endmodule
module module_2;
  assign id_1 = -1;
  module_0 modCall_1 (id_1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  buf primCall (id_1, id_4);
  wire id_7, id_8;
  assign id_7 = id_6;
  assign id_4 = id_2;
  module_0 modCall_1 (id_3);
endmodule
