#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct  2 12:45:48 2018
# Process ID: 180214
# Log file: /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/vivado.log
# Journal file: /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/vivado.jou
#-----------------------------------------------------------
start_gui
source scripts/create_project.tcl
# source scripts/settings.tcl
## set hw_base_platform       Mars
## set module_name            ZX3
## set fpga_part              xc7z020clg484-1
## set part_specific_text     _
## set hw_platforms           FEMII
# set project_base_name ${hw_base_platform}${module_name}
# if {$module_name eq "XU1"} {
# 	set VivadoVersion 2016
# } else {
# 	set VivadoVersion 2015
# }
# foreach hw_platform $hw_platforms {
# 
# 	set run_dir "Vivado${part_specific_text}${hw_platform}"
# 	set project_name ${project_base_name}_${hw_platform}
# 
# 	# Set the reference directory for source file relative paths (by default the value is script directory path)
# 	set origin_dir "."
# 	
# 	# Set the directory path for the original project from where this script was exported
# 	set orig_proj_dir "[file normalize "$origin_dir/${run_dir}"]"
# 	
# 	# Create project
# 	create_project ${project_name} ./${run_dir}
# 	
# 	# Set the directory path for the new project
# 	set proj_dir [get_property directory [current_project]]
# 	
# 	# Set project properties
# 	set obj [get_projects ${project_name}]
# 	set_property "default_lib" "xil_defaultlib" $obj
# 	set_property "part" "${fpga_part}" $obj
# 	set_property "simulator_language" "Mixed" $obj
# 	
# 	# Create 'sources_1' fileset (if not found)
# 	if {[string equal [get_filesets -quiet sources_1] ""]} {
# 	create_fileset -srcset sources_1
# 	}
# 	
# 	# Set 'sources_1' fileset object
# 	set obj [get_filesets sources_1]
# 	set files [list \
# 	"[file normalize "$origin_dir/src/system_top_${hw_platform}.vhd"]"\
# 	]
# 	add_files -norecurse -fileset $obj $files
# 	
# 	
# 	set file "$origin_dir/src/system_top_${hw_platform}.vhd"
# 	set file [file normalize $file]
# 	set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# 	set_property "file_type" "VHDL" $file_obj
# 	
# 	#############################################
# 	#
# 	#
# 	#create BD creation script
# 	source scripts/${project_base_name}_bd_${hw_platform}.tcl
# 	#
# 	#
# 	#############################################
# 	
# 	
# 	# Set 'sources_1' fileset properties
# 	set obj [get_filesets sources_1]
# 	set_property "top" "system_top" $obj
# 
# 
# 	# ###
# 
# 	# Create '${hw_base_platform}${hw_platform}' fileset (if not found)
# 	if {[string equal [get_filesets -quiet ${hw_base_platform}${hw_platform}] ""]} {
# 	create_fileset -constrset ${hw_base_platform}${hw_platform}
# 	}
# 
# 	# Set '${hw_base_platform}${hw_platform}' fileset object
# 	set obj [get_filesets ${hw_base_platform}${hw_platform}]
# 	
# 	# Add/Import constrs file and set constrs file properties
# 	set file "[file normalize "$origin_dir/src/${project_base_name}_${hw_platform}.xdc"]"
# 	set file_added [add_files -norecurse -fileset $obj $file]
# 	set file "$origin_dir/src/${project_base_name}_${hw_platform}.xdc"
# 	set file [file normalize $file]
# 	set file_obj [get_files -of_objects [get_filesets ${hw_base_platform}${hw_platform}] [list "*$file"]]
# 	set_property "file_type" "XDC" $file_obj
# 	
# 	# Set '${hw_base_platform}${hw_platform}' fileset properties
# 	set obj [get_filesets ${hw_base_platform}${hw_platform}]
# 	
# 		
# 	# #####################
# 	# Create runs
# 	# #####################
# 	
# 	# Create '${hw_base_platform}${hw_platform}_synth' run (if not found)
# 	if {[string equal [get_runs -quiet ${hw_base_platform}${hw_platform}_synth] ""]} {
# 	create_run -name ${hw_base_platform}${hw_platform}_synth -part ${fpga_part} -flow "Vivado Synthesis ${VivadoVersion}" -strategy "Vivado Synthesis Defaults" -constrset ${hw_base_platform}${hw_platform}
# 	} else {
# 	set_property strategy "Vivado Synthesis Defaults" [get_runs ${hw_base_platform}${hw_platform}_synth]
# 	set_property flow "Vivado Synthesis" [get_runs ${hw_base_platform}${hw_platform}_synth]
# 	}
# 	set obj [get_runs ${hw_base_platform}${hw_platform}_synth]
# 	set_property "constrset" "${hw_base_platform}${hw_platform}" $obj
# 	set_property "part" "${fpga_part}" $obj
# 	
# 	
# 	# Create '${hw_base_platform}${hw_platform}_impl' run (if not found)
# 	if {[string equal [get_runs -quiet ${hw_base_platform}${hw_platform}_impl] ""]} {
# 	create_run -name ${hw_base_platform}${hw_platform}_impl -part ${fpga_part} -flow "Vivado Implementation ${VivadoVersion}" -strategy "Vivado Implementation Defaults" -constrset ${hw_base_platform}${hw_platform} -parent_run ${hw_base_platform}${hw_platform}_synth
# 	} else {
# 	set_property strategy "Vivado Implementation Defaults" [get_runs ${hw_base_platform}${hw_platform}_impl]
# 	set_property flow "Vivado Implementation" [get_runs ${hw_base_platform}${hw_platform}_impl]
# 	}
# 	set obj [get_runs ${hw_base_platform}${hw_platform}_impl]
# 	set_property "constrset" "${hw_base_platform}${hw_platform}" $obj
# 	set_property "part" "${fpga_part}" $obj
# 	set_property "steps.write_bitstream.args.readback_file" "0" $obj
# 	set_property "steps.write_bitstream.args.verbose" "0" $obj
# 
# 
# 	#delete dummy runs created by Vivado
# 	delete_runs "synth_1 impl_1"
# 
# 	puts "INFO: Project created:${project_name}"
# 
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip'.
## set scripts_vivado_version 2015.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
## 
##    return 1
## }
## if { [get_projects -quiet] eq "" } {
##    puts "ERROR: Please open or create a project!"
##    return 1
## }
## set design_name MarsZX3
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "ERROR: Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    puts "INFO: Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    puts "INFO: Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: Currently there is no design <MarsZX3> in project, so creating one...
Wrote  : </scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/MarsZX3.bd> 
INFO: Making design <MarsZX3> as current_bd_design.
## puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "MarsZX3".
## if { $nRet != 0 } {
##    puts $errMsg
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      puts "ERROR: Unable to find parent cell <$parentCell>!"
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set GPIO [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO ]
##   set IIC_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_0 ]
##   set IIC_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1 ]
##   set SPI_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 SPI_0 ]
##   set UART_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART_0 ]
## 
##   # Create ports
##   set FCLK_CLK1 [ create_bd_port -dir O -type clk FCLK_CLK1 ]
##   set RESET_N [ create_bd_port -dir O RESET_N ]
##   set c2c_clk_in [ create_bd_port -dir I -type clk c2c_clk_in ]
##   set_property -dict [ list CONFIG.FREQ_HZ {200000000}  ] $c2c_clk_in
##   set c2c_clk_out [ create_bd_port -dir O -type clk c2c_clk_out ]
##   set c2c_data_in [ create_bd_port -dir I -from 8 -to 0 c2c_data_in ]
##   set c2c_data_out [ create_bd_port -dir O -from 8 -to 0 c2c_data_out ]
##   set control_o [ create_bd_port -dir O -from 8 -to 0 control_o ]
##   set gpio_reset_resetn [ create_bd_port -dir I -type rst gpio_reset_resetn ]
##   set reset_gpio_wo [ create_bd_port -dir O -from 5 -to 0 reset_gpio_wo ]
##   set status_i [ create_bd_port -dir I -from 11 -to 0 status_i ]
## 
##   # Create instance: axi_bram_ctrl_0, and set properties
##   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0 ]
##   set_property -dict [ list CONFIG.SINGLE_PORT_BRAM {1}  ] $axi_bram_ctrl_0
## 
##   # Create instance: axi_chip2chip_0, and set properties
##   set axi_chip2chip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_chip2chip:4.2 axi_chip2chip_0 ]
##   set_property -dict [ list CONFIG.C_SELECTIO_PHY_CLK {200}  ] $axi_chip2chip_0
## 
##   # Create instance: axi_gpio_0, and set properties
##   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
##   set_property -dict [ list CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_GPIO_WIDTH {8}  ] $axi_gpio_0
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
##   set_property -dict [ list CONFIG.NUM_MI {1}  ] $axi_interconnect_0
## 
##   # Create instance: axi_quad_spi_0, and set properties
##   set axi_quad_spi_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0 ]
##   set_property -dict [ list CONFIG.C_SCK_RATIO {2} CONFIG.C_SPI_MEMORY {3} CONFIG.C_SPI_MODE {2} CONFIG.C_USE_STARTUP {0}  ] $axi_quad_spi_0
## 
##   # Create instance: blk_mem_gen_0, and set properties
##   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0 ]
##   set_property -dict [ list CONFIG.Byte_Size {8} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Enable_32bit_Address {true} CONFIG.Enable_B {Always_Enabled} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Load_Init_File {false} CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Remaining_Memory_Locations {0} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Use_RSTA_Pin {true} CONFIG.Write_Depth_A {8192} CONFIG.use_bram_block {BRAM_Controller}  ] $blk_mem_gen_0
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
## CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
## CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET_RESET_ENABLE {0} \
## CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_EN_CLK2_PORT {1} \
## CONFIG.PCW_EN_CLK3_PORT {0} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
## CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {33.333} \
## CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C_RESET_ENABLE {0} \
## CONFIG.PCW_MIO_0_PULLUP {disabled} CONFIG.PCW_MIO_10_PULLUP {disabled} \
## CONFIG.PCW_MIO_11_PULLUP {disabled} CONFIG.PCW_MIO_12_PULLUP {disabled} \
## CONFIG.PCW_MIO_13_PULLUP {disabled} CONFIG.PCW_MIO_14_PULLUP {disabled} \
## CONFIG.PCW_MIO_15_PULLUP {disabled} CONFIG.PCW_MIO_16_PULLUP {disabled} \
## CONFIG.PCW_MIO_16_SLEW {fast} CONFIG.PCW_MIO_17_PULLUP {disabled} \
## CONFIG.PCW_MIO_17_SLEW {fast} CONFIG.PCW_MIO_18_PULLUP {disabled} \
## CONFIG.PCW_MIO_18_SLEW {fast} CONFIG.PCW_MIO_19_PULLUP {disabled} \
## CONFIG.PCW_MIO_19_SLEW {fast} CONFIG.PCW_MIO_20_PULLUP {disabled} \
## CONFIG.PCW_MIO_20_SLEW {fast} CONFIG.PCW_MIO_21_PULLUP {disabled} \
## CONFIG.PCW_MIO_21_SLEW {fast} CONFIG.PCW_MIO_22_PULLUP {disabled} \
## CONFIG.PCW_MIO_22_SLEW {fast} CONFIG.PCW_MIO_23_PULLUP {disabled} \
## CONFIG.PCW_MIO_23_SLEW {fast} CONFIG.PCW_MIO_24_PULLUP {disabled} \
## CONFIG.PCW_MIO_24_SLEW {fast} CONFIG.PCW_MIO_25_PULLUP {disabled} \
## CONFIG.PCW_MIO_25_SLEW {fast} CONFIG.PCW_MIO_26_PULLUP {disabled} \
## CONFIG.PCW_MIO_26_SLEW {fast} CONFIG.PCW_MIO_27_PULLUP {disabled} \
## CONFIG.PCW_MIO_27_SLEW {fast} CONFIG.PCW_MIO_40_SLEW {fast} \
## CONFIG.PCW_MIO_41_SLEW {fast} CONFIG.PCW_MIO_42_SLEW {fast} \
## CONFIG.PCW_MIO_43_SLEW {fast} CONFIG.PCW_MIO_44_SLEW {fast} \
## CONFIG.PCW_MIO_45_SLEW {fast} CONFIG.PCW_MIO_46_PULLUP {disabled} \
## CONFIG.PCW_MIO_47_PULLUP {disabled} CONFIG.PCW_MIO_48_PULLUP {disabled} \
## CONFIG.PCW_MIO_49_PULLUP {disabled} CONFIG.PCW_MIO_50_PULLUP {disabled} \
## CONFIG.PCW_MIO_51_PULLUP {disabled} CONFIG.PCW_MIO_9_PULLUP {disabled} \
## CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {1} CONFIG.PCW_NAND_CYCLES_T_AR {3} \
## CONFIG.PCW_NAND_CYCLES_T_CLR {3} CONFIG.PCW_NAND_CYCLES_T_RC {4} \
## CONFIG.PCW_NAND_CYCLES_T_RR {4} CONFIG.PCW_NAND_CYCLES_T_WC {4} \
## CONFIG.PCW_NAND_CYCLES_T_WP {3} CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
## CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
## CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 3.3V} CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_SD0_GRP_CD_ENABLE {0} \
## CONFIG.PCW_SD0_GRP_WP_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_UART1_UART1_IO {<Select>} CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.238} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.241} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.248} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.285} \
## CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} CONFIG.PCW_UIPARAM_DDR_CL {7} \
## CONFIG.PCW_UIPARAM_DDR_CWL {6} CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.012} CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
## CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {400} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} \
## CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom} CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
## CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
## CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {37.5} \
## CONFIG.PCW_UIPARAM_DDR_T_RC {50.625} CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
## CONFIG.PCW_UIPARAM_DDR_T_RP {7} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_USB_RESET_ENABLE {0} CONFIG.PCW_USE_M_AXI_GP1 {1} \
## CONFIG.PCW_WDT_PERIPHERAL_ENABLE {1}  ] $processing_system7_0
## 
##   # Create instance: processing_system7_0_axi_periph, and set properties
##   set processing_system7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 processing_system7_0_axi_periph ]
##   set_property -dict [ list CONFIG.NUM_MI {6} CONFIG.NUM_SI {1}  ] $processing_system7_0_axi_periph
## 
##   # Create instance: reset_reg, and set properties
##   set reset_reg [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 reset_reg ]
##   set_property -dict [ list CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_GPIO_WIDTH {6}  ] $reset_reg
## 
##   # Create instance: rst_processing_system7_0_50M, and set properties
##   set rst_processing_system7_0_50M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_processing_system7_0_50M ]
## 
##   # Create instance: rst_processing_system7_0_50M1, and set properties
##   set rst_processing_system7_0_50M1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_processing_system7_0_50M1 ]
## 
##   # Create instance: status_control, and set properties
##   set status_control [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 status_control ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {0} CONFIG.C_DOUT_DEFAULT_2 {0x00000100} CONFIG.C_GPIO2_WIDTH {9} CONFIG.C_GPIO_WIDTH {15} CONFIG.C_IS_DUAL {1}  ] $status_control
## 
##   # Create instance: xadc_wiz_0, and set properties
##   set xadc_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.1 xadc_wiz_0 ]
##   set_property -dict [ list CONFIG.TEMPERATURE_ALARM_OT_TRIGGER {85}  ] $xadc_wiz_0
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
## 
##   # Create instance: xlconcat_1, and set properties
##   set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
##   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $xlconcat_1
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
##   connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports GPIO] [get_bd_intf_pins axi_gpio_0/GPIO]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_chip2chip_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
##   connect_bd_intf_net -intf_net axi_quad_spi_0_SPI_0 [get_bd_intf_ports SPI_0] [get_bd_intf_pins axi_quad_spi_0/SPI_0]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_IIC_0 [get_bd_intf_ports IIC_0] [get_bd_intf_pins processing_system7_0/IIC_0]
##   connect_bd_intf_net -intf_net processing_system7_0_IIC_1 [get_bd_intf_ports IIC_1] [get_bd_intf_pins processing_system7_0/IIC_1]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins processing_system7_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP1 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP1]
##   connect_bd_intf_net -intf_net processing_system7_0_UART_0 [get_bd_intf_ports UART_0] [get_bd_intf_pins processing_system7_0/UART_0]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M01_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI] [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M02_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins status_control/S_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M03_AXI [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M04_AXI [get_bd_intf_pins axi_quad_spi_0/AXI_LITE] [get_bd_intf_pins processing_system7_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M05_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M05_AXI] [get_bd_intf_pins reset_reg/S_AXI]
## 
##   # Create port connections
##   connect_bd_net -net axi_c2c_selio_rx_clk_in_1 [get_bd_ports c2c_clk_in] [get_bd_pins axi_chip2chip_0/axi_c2c_selio_rx_clk_in]
##   connect_bd_net -net axi_c2c_selio_rx_data_in_1 [get_bd_ports c2c_data_in] [get_bd_pins axi_chip2chip_0/axi_c2c_selio_rx_data_in]
##   connect_bd_net -net axi_chip2chip_0_axi_c2c_link_error_out [get_bd_pins axi_chip2chip_0/axi_c2c_link_error_out] [get_bd_pins xlconcat_1/In2]
##   connect_bd_net -net axi_chip2chip_0_axi_c2c_link_status_out [get_bd_pins axi_chip2chip_0/axi_c2c_link_status_out] [get_bd_pins xlconcat_1/In0]
##   connect_bd_net -net axi_chip2chip_0_axi_c2c_multi_bit_error_out [get_bd_pins axi_chip2chip_0/axi_c2c_multi_bit_error_out] [get_bd_pins xlconcat_1/In1]
##   connect_bd_net -net axi_chip2chip_0_axi_c2c_selio_tx_clk_out [get_bd_ports c2c_clk_out] [get_bd_pins axi_chip2chip_0/axi_c2c_selio_tx_clk_out]
##   connect_bd_net -net axi_chip2chip_0_axi_c2c_selio_tx_data_out [get_bd_ports c2c_data_out] [get_bd_pins axi_chip2chip_0/axi_c2c_selio_tx_data_out]
##   connect_bd_net -net ext_reset_in_1 [get_bd_ports gpio_reset_resetn] [get_bd_pins rst_processing_system7_0_50M1/ext_reset_in]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_chip2chip_0/s_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/M_AXI_GP1_ACLK] [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins processing_system7_0_axi_periph/M04_ACLK] [get_bd_pins processing_system7_0_axi_periph/M05_ACLK] [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins reset_reg/s_axi_aclk] [get_bd_pins rst_processing_system7_0_50M/slowest_sync_clk] [get_bd_pins rst_processing_system7_0_50M1/slowest_sync_clk] [get_bd_pins status_control/s_axi_aclk] [get_bd_pins xadc_wiz_0/s_axi_aclk]
##   connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_ports FCLK_CLK1] [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
##   connect_bd_net -net processing_system7_0_FCLK_CLK2 [get_bd_pins axi_chip2chip_0/axi_c2c_phy_clk] [get_bd_pins axi_chip2chip_0/idelay_ref_clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_ports RESET_N] [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_processing_system7_0_50M/ext_reset_in]
##   connect_bd_net -net reset_reg_gpio_io_o [get_bd_ports reset_gpio_wo] [get_bd_pins reset_reg/gpio_io_o]
##   connect_bd_net -net rst_processing_system7_0_50M1_peripheral_aresetn [get_bd_pins reset_reg/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M1/peripheral_aresetn]
##   connect_bd_net -net rst_processing_system7_0_50M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins processing_system7_0_axi_periph/ARESETN] [get_bd_pins rst_processing_system7_0_50M/interconnect_aresetn]
##   connect_bd_net -net rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_chip2chip_0/s_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_quad_spi_0/s_axi_aresetn] [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M04_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M05_ARESETN] [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn] [get_bd_pins status_control/s_axi_aresetn] [get_bd_pins xadc_wiz_0/s_axi_aresetn]
##   connect_bd_net -net status_gpio2_io_o [get_bd_ports control_o] [get_bd_pins status_control/gpio2_io_i] [get_bd_pins status_control/gpio2_io_o]
##   connect_bd_net -net status_i_1 [get_bd_ports status_i] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins status_control/gpio_io_i] [get_bd_pins xlconcat_0/dout]
##   connect_bd_net -net xlconcat_1_dout [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconcat_1/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x1000 -offset 0x7FFFF000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] SEG_axi_bram_ctrl_0_Mem0
##   create_bd_addr_seg -range 0x40000000 -offset 0x80000000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_chip2chip_0/s_axi/Mem0] SEG_axi_chip2chip_0_Mem0
##   create_bd_addr_seg -range 0x10000 -offset 0x41200000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x41220000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs reset_reg/S_AXI/Reg] SEG_axi_gpio_1_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x41E00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_quad_spi_0/AXI_LITE/Reg] SEG_axi_quad_spi_0_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x41210000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs status_control/S_AXI/Reg] SEG_status_control_Reg
##   create_bd_addr_seg -range 0x10000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs xadc_wiz_0/s_axi_lite/Reg] SEG_xadc_wiz_0_Reg
##   
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [BD 41-1306] The connection to interface pin /reset_reg/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /status_control/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /status_control/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /status_control/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
Wrote  : </scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/MarsZX3.bd> 
## puts "\n\nWARNING: This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."


WARNING: This Tcl script was generated from a block design that has not been validated. It is possible that design <MarsZX3> may result in errors during validation.
Run is defaulting to srcset: sources_1
Run is defaulting to parent run srcset: sources_1
INFO: [Vivado 12-3261] Dependent run, 'impl_1', will be deleted with parent run, 'synth_1'.
INFO: Project created:MarsZX3_FEMII
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs MarsFEMII_impl -to_step write_bitstream -jobs 6
INFO: AXI Chip2Chip instance: Clock port 'idelay_ref_clk' frequency DRC passed.
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Write_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-721] Attempt to set value '32' on disabled parameter 'Read_Width_B' of cell '/blk_mem_gen_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(8192) on '/blk_mem_gen_0' with propgated value(1024). Command ignored
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3.v
Verilog Output written to : /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3_wrapper.v
Wrote  : </scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/MarsZX3.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_axi_chip2chip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MarsZX3_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_axi_quad_spi_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_axi_quad_spi_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MarsZX3_axi_quad_spi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_blk_mem_gen_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_processing_system7_0_0'...
CRITICAL WARNING: [xilinx.com:ip:processing_system7:5.5-1] MarsZX3_processing_system7_0_0: Critical Warning:- LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_reset_reg_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_reset_reg_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MarsZX3_reset_reg_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_reg .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MarsZX3_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_rst_processing_system7_0_50M1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_rst_processing_system7_0_50M1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MarsZX3_rst_processing_system7_0_50M1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_status_control_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MarsZX3_status_control_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MarsZX3_status_control_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block status_control .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_xadc_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_xlconcat_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MarsZX3_auto_pc_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3.hwh
Generated Block Design Tcl file /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3_bd.tcl
Generated Hardware Definition File /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3.hwdef
INFO: [BD 41-1662] The design 'MarsZX3.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3.v
Verilog Output written to : /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3_wrapper.v
Wrote  : </scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/MarsZX3.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_axi_chip2chip_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_axi_quad_spi_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_axi_quad_spi_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_axi_quad_spi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_reset_reg_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_reset_reg_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_reset_reg_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_reg .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_rst_processing_system7_0_50M1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_rst_processing_system7_0_50M1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_rst_processing_system7_0_50M1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_status_control_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_status_control_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'MarsZX3_status_control_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block status_control .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_xadc_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_xlconcat_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_5'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'MarsZX3_auto_pc_6'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3.hwh
Generated Block Design Tcl file /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hw_handoff/MarsZX3_bd.tcl
Generated Hardware Definition File /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.srcs/sources_1/bd/MarsZX3/hdl/MarsZX3.hwdef
[Tue Oct  2 12:47:17 2018] Launched MarsFEMII_synth...
Run output will be captured here: /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.runs/MarsFEMII_synth/runme.log
[Tue Oct  2 12:47:17 2018] Launched MarsFEMII_impl...
Run output will be captured here: /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.runs/MarsFEMII_impl/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 6358.984 ; gain = 47.898 ; free physical = 1754 ; free virtual = 82970
reset_run MarsFEMII_synth
launch_runs MarsFEMII_impl -to_step write_bitstream -jobs 6
[Tue Oct  2 12:53:39 2018] Launched MarsFEMII_synth...
Run output will be captured here: /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.runs/MarsFEMII_synth/runme.log
[Tue Oct  2 12:53:39 2018] Launched MarsFEMII_impl...
Run output will be captured here: /scratch/qem/adam/development/fem-ii-embedded-system/Mars_ZX3_Reference_Design_for_FEMII/Vivado_FEMII/MarsZX3_FEMII.runs/MarsFEMII_impl/runme.log
