{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696684591930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696684591930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 10:16:31 2023 " "Processing started: Sat Oct 07 10:16:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696684591930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696684591930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modulo_Codificador -c Modulo_Codificador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modulo_Codificador -c Modulo_Codificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696684591931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696684592613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696684592613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo_Codificador " "Found entity 1: Modulo_Codificador" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696684605411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696684605411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Modulo_Codificador " "Elaborating entity \"Modulo_Codificador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696684605478 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Modulo_Codificador.v(28) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(28): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605494 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Modulo_Codificador.v(28) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(28): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Modulo_Codificador.v(28) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(28): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Modulo_Codificador.v(31) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(31): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Modulo_Codificador.v(31) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(31): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Modulo_Codificador.v(31) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(31): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Modulo_Codificador.v(31) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(31): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Modulo_Codificador.v(34) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(34): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Modulo_Codificador.v(34) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(34): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605495 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Modulo_Codificador.v(34) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(34): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Modulo_Codificador.v(34) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(34): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Modulo_Codificador.v(37) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(37): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Modulo_Codificador.v(37) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(37): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Modulo_Codificador.v(37) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Modulo_Codificador.v(40) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(40): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Modulo_Codificador.v(40) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(40): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605496 "|Modulo_Codificador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Modulo_Codificador.v(40) " "Verilog HDL Always Construct warning at Modulo_Codificador.v(40): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696684605497 "|Modulo_Codificador"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696684606403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696684606991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696684606991 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada " "No output dependent on input pin \"entrada\"" {  } { { "Modulo_Codificador.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/Codigos/Modulo_Codificador.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696684607302 "|Modulo_Codificador|entrada"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696684607302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696684607304 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696684607304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696684607304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696684607304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696684607322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 10:16:47 2023 " "Processing ended: Sat Oct 07 10:16:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696684607322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696684607322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696684607322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696684607322 ""}
