

================================================================
== Vitis HLS Report for 'mult_mxint_mant'
================================================================
* Date:           Wed Oct 22 13:17:14 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        solution_multiplication_mant_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  5.415 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  32.490 ns|  32.490 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     102|     90|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     42|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     138|    176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_4s_4s_8_1_1_U1     |mul_4s_4s_8_1_1     |        0|   0|    0|  13|    0|
    |mul_8ns_8ns_16_5_1_U2  |mul_8ns_8ns_16_5_1  |        0|   0|  102|  77|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  102|  90|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |sub_ln4_fu_96_p2      |         -|   0|  0|  13|           1|           4|
    |icmp_ln4_fu_84_p2     |      icmp|   0|  0|  23|          16|           6|
    |ap_return             |    select|   0|  0|   4|           1|           4|
    |select_ln4_fu_119_p3  |    select|   0|  0|   4|           1|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  44|          19|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  42|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  42|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   7|   0|    7|          0|
    |icmp_ln4_reg_161   |   1|   0|    1|          0|
    |mul_ln4_1_reg_151  |  16|   0|   16|          0|
    |mul_ln4_reg_134    |   8|   0|    8|          0|
    |trunc_ln4_reg_156  |   4|   0|    4|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  36|   0|   36|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_return  |  out|    4|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|m1         |   in|    4|     ap_none|               m1|        scalar|
|m2         |   in|    4|     ap_none|               m2|        scalar|
+-----------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %m2" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:3]   --->   Operation 8 'read' 'm2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %m1" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:3]   --->   Operation 9 'read' 'm1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i4 %m1_read" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 10 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln4_1 = sext i4 %m2_read" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 11 'sext' 'sext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i8 %sext_ln4_1, i8 %sext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 12 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i8 %sext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 13 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i8 %sext_ln4_1" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 14 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [5/5] (5.41ns)   --->   "%mul_ln4_1 = mul i16 %zext_ln4_1, i16 %zext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 15 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 5.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.41>
ST_2 : Operation 16 [4/5] (5.41ns)   --->   "%mul_ln4_1 = mul i16 %zext_ln4_1, i16 %zext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 16 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 5.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.41>
ST_3 : Operation 17 [3/5] (5.41ns)   --->   "%mul_ln4_1 = mul i16 %zext_ln4_1, i16 %zext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 17 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 5.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.41>
ST_4 : Operation 18 [2/5] (5.41ns)   --->   "%mul_ln4_1 = mul i16 %zext_ln4_1, i16 %zext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 18 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 5.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.41>
ST_5 : Operation 19 [1/5] (5.41ns)   --->   "%mul_ln4_1 = mul i16 %zext_ln4_1, i16 %zext_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 19 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 5.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln4 = trunc i16 %mul_ln4_1" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 20 'trunc' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 21 [1/1] (2.07ns)   --->   "%icmp_ln4 = icmp_ult  i16 %mul_ln4_1, i16 33" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 21 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 0"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m1"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m2"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln4_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %mul_ln4, i32 7" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 28 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (1.73ns)   --->   "%sub_ln4 = sub i4 0, i4 %trunc_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 29 'sub' 'sub_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln4_1)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %mul_ln4, i32 2, i32 5" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 30 'partselect' 'tmp' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln4_1)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %mul_ln4, i32 3, i32 6" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln4_1)   --->   "%select_ln4 = select i1 %icmp_ln4, i4 %tmp, i4 %tmp_1" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 32 'select' 'select_ln4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 33 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln4_1 = select i1 %tmp_2, i4 %sub_ln4, i4 %select_ln4" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 33 'select' 'select_ln4_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln4 = ret i4 %select_ln4_1" [/home/joe/Desktop/Uni/Year_4/Dissertation/Program-Synthesis-for-Efficient-ML/results/cpp/solution_multiplication_mant.cpp:4]   --->   Operation 34 'ret' 'ret_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m2_read           (read         ) [ 00000000]
m1_read           (read         ) [ 00000000]
sext_ln4          (sext         ) [ 00000000]
sext_ln4_1        (sext         ) [ 00000000]
mul_ln4           (mul          ) [ 00111111]
zext_ln4          (zext         ) [ 00111100]
zext_ln4_1        (zext         ) [ 00111100]
mul_ln4_1         (mul          ) [ 00000010]
trunc_ln4         (trunc        ) [ 00000011]
icmp_ln4          (icmp         ) [ 00000001]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
spectopmodule_ln3 (spectopmodule) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
tmp_2             (bitselect    ) [ 00000000]
sub_ln4           (sub          ) [ 00000000]
tmp               (partselect   ) [ 00000000]
tmp_1             (partselect   ) [ 00000000]
select_ln4        (select       ) [ 00000000]
select_ln4_1      (select       ) [ 00000000]
ret_ln4           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="m2_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="4" slack="0"/>
<pin id="43" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m1_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln4_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mul_ln4_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln4_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="1"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="6"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sub_ln4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="2"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="6"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="0" index="3" bw="4" slack="0"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="6"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="4" slack="0"/>
<pin id="115" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="select_ln4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln4_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_1/7 "/>
</bind>
</comp>

<comp id="134" class="1005" name="mul_ln4_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="6"/>
<pin id="136" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="zext_ln4_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="1"/>
<pin id="143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="zext_ln4_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="mul_ln4_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="trunc_ln4_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="2"/>
<pin id="158" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln4_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="55"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="40" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="52" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="52" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="56" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="101" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="110" pin="4"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="89" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="96" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="119" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="60" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="144"><net_src comp="66" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="149"><net_src comp="70" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="154"><net_src comp="74" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="159"><net_src comp="80" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="164"><net_src comp="84" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mult_mxint_mant : m1 | {1 }
	Port: mult_mxint_mant : m2 | {1 }
  - Chain level:
	State 1
		mul_ln4 : 1
		zext_ln4 : 1
		zext_ln4_1 : 1
		mul_ln4_1 : 2
	State 2
	State 3
	State 4
	State 5
		trunc_ln4 : 1
	State 6
	State 7
		select_ln4 : 1
		select_ln4_1 : 2
		ret_ln4 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |    mul_ln4_fu_60    |    0    |    0    |    13   |
|          |      grp_fu_74      |    0    |   102   |    77   |
|----------|---------------------|---------|---------|---------|
|   icmp   |    icmp_ln4_fu_84   |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|    sub   |    sub_ln4_fu_96    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln4_fu_119  |    0    |    0    |    4    |
|          | select_ln4_1_fu_126 |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|   read   |  m2_read_read_fu_40 |    0    |    0    |    0    |
|          |  m1_read_read_fu_46 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |    sext_ln4_fu_52   |    0    |    0    |    0    |
|          |   sext_ln4_1_fu_56  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |    zext_ln4_fu_66   |    0    |    0    |    0    |
|          |   zext_ln4_1_fu_70  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |   trunc_ln4_fu_80   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_89     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_101     |    0    |    0    |    0    |
|          |     tmp_1_fu_110    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |   102   |   134   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| icmp_ln4_reg_161 |    1   |
| mul_ln4_1_reg_151|   16   |
|  mul_ln4_reg_134 |    8   |
| trunc_ln4_reg_156|    4   |
|zext_ln4_1_reg_146|   16   |
| zext_ln4_reg_141 |   16   |
+------------------+--------+
|       Total      |   61   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------|------|------|------|--------||---------||---------||---------|
| grp_fu_74 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_74 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-----------|------|------|------|--------||---------||---------||---------|
|   Total   |      |      |      |   32   ||  3.176  ||    0    ||    18   |
|-----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   102  |   134  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   61   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   163  |   152  |
+-----------+--------+--------+--------+--------+
