{
    "AST": {
        "orginal_code": "module c17 (tin,N3,N6,N7,N22,N23);\ninput [1:0]tin;\ninput N3,N6,N7;\noutput N22,N23;\nwire N10,N11,N16,N19;\nnand NAND2_1 (N10, tin[0], N3);\nnand NAND2_2 (N11, N3, N6);\nnand NAND2_3 (N16, tin[1], N11);\nnand NAND2_4 (N19, N11, N7);\nnand NAND2_5 (N22, N10, N16);\nnand NAND2_6 (N23, N16, N19);\nendmodule\n",
        "gate_lib": "module BUF_g(A, Y);\ninput A;\noutput Y;\nassign Y=A;\nendmodule\n\n \nmodule NOT_g(A, Y);\ninput A;\noutput Y;\nassign Y=~A;\nendmodule\n\nmodule AND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y=(A & B);\nendmodule\n\nmodule OR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= (A | B);\nendmodule\n\nmodule NAND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= ~(A & B);\n\nendmodule\n\nmodule NOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A | B);\nendmodule\n\n\nmodule XOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = (A ^ B);\nendmodule\n\nmodule XNOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A ^ B);\nendmodule\n\nmodule DFFcell(C, D, Q);\ninput C, D;\noutput reg Q;\nalways @(posedge C)\n\tQ <= D;\nendmodule\n\n\nmodule DFFRcell(C, D, Q, R);\ninput C, D, R;\nwire x;\nassign x=~R;\noutput reg Q;\nalways @(posedge C, negedge x)\n\tif (!x)\n\t\tQ <= 1'b0;\n\telse\n\t\tQ <= D;\nendmodule",
        "gate_level_flattened": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_));\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_));\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_));\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23));\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_));\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22));\nendmodule\n",
        "Bench_format_flattened": "INPUT(N3)\nINPUT(N6)\nINPUT(N7)\nINPUT(tin[0])\nINPUT(tin[1])\nOUTPUT(N22)\nOUTPUT(N23)\n",
        "gate_level_not_flattened": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_));\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_));\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_));\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23));\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_));\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22));\nendmodule\n",
        "top_module_name": "c17",
        "Total_number_of_modules": 1,
        "LL_gatelevel_verilog": "",
        "bitkey": ""
    },
    "modules": {
        "c17": {
            "Verilog": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_));\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_));\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_));\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23));\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_));\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22));\nendmodule",
            "Synthesized_verilog": "module c17(tin, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\ninput [1:0] tin;\nwire [1:0] tin;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_));\nNAND_g _5_ ( .A(tin[1]), .B(_2_), .Y(_3_));\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_));\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23));\nNAND_g _8_ ( .A(tin[0]), .B(N3), .Y(_1_));\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22));\nendmodule",
            "lockingdata": {
                "wires": [],
                "gates": [],
                "inputs": []
            },
            "DiGraph": "gASVBwQAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMB05BTkRfNF+UfZQojAR0eXBllIwEZ2F0ZZSMBWxvZ2ljlIwETkFORJR1jANfMl+UfZQoaAuMBHdpcmWUjARwb3J0lIwDXzJflHWMAk42lH2UKGgLjAVpbnB1dJRoEmgUdYwCTjOUfZQoaAtoFmgSjAJOM5R1jAdOQU5EXzVflH2UKGgLaAxoDWgOdYwDXzNflH2UKGgLaBFoEowDXzNflHWMBnRpblsxXZR9lChoC2gWaBKMA3RpbpR1jAdOQU5EXzZflH2UKGgLaAxoDWgOdYwDXzBflH2UKGgLaBFoEowDXzBflHWMAk43lH2UKGgLaBZoEmgndYwHTkFORF83X5R9lChoC2gMaA1oDnWMA04yM5R9lGgLjAZvdXRwdXSUc4wHTkFORF84X5R9lChoC2gMaA1oDnWMA18xX5R9lChoC2gRaBKMA18xX5R1jAZ0aW5bMF2UfZQoaAtoFmgSjAN0aW6UdYwHTkFORF85X5R9lChoC2gMaA1oDnWMA04yMpR9lGgLaC1zjAptb2R1bGUjYzE3lH2UaAuMBm1vZHVsZZRzdYwEX2FkapR9lChoCX2UaA99lHNoD32UKGgafZRoIn2UdWgUfZRoCX2Uc2gXfZQoaAl9lGgufZR1aBp9lGgcfZRzaBx9lChoKX2UaDZ9lHVoH32UaBp9lHNoIn2UaCR9lHNoJH2UaCl9lHNoJ32UaCJ9lHNoKX2UaCt9lHNoK32UjAptb2R1bGUjYzE3lH2Uc2gufZRoMH2Uc2gwfZRoNn2Uc2gzfZRoLn2Uc2g2fZRoOH2Uc2g4fZSMCm1vZHVsZSNjMTeUfZRzaDp9lCiMAk4zlH2UjAJONpR9lIwCTjeUfZSMBnRpblswXZR9lIwGdGluWzFdlH2UdXWMBV9zdWNjlGg+jAVfcHJlZJR9lChoCX2UKGgUaEVoF2hHdWgPfZRoCWhAc2gUfZSMCm1vZHVsZSNjMTeUaGpzaBd9lIwKbW9kdWxlI2MxN5RoaHNoGn2UKIwDXzJflGhCaB9oT3VoHH2UaBpoSnNoH32UjAptb2R1bGUjYzE3lGhwc2gifZQoaBNoQ2gnaFV1aCR9lGgiaFFzaCd9lIwKbW9kdWxlI2MxN5RobHNoKX2UKGgmaFOMA18zX5RoTHVoK32UaCloV3NoLn2UKGgZaEhoM2hgdWgwfZRoLmhcc2gzfZSMCm1vZHVsZSNjMTeUaG5zaDZ9lChoMmheaB5oTXVoOH2UaDZoYnNoOn2UKIwDTjIylGhljANOMjOUaFp1dXViLg==",
            "io": {
                "Clock_pins": [],
                "Reset_pins": [],
                "wires": {
                    "_1_": {
                        "bits": 1
                    },
                    "_3_": {
                        "bits": 1
                    },
                    "_2_": {
                        "bits": 1
                    },
                    "_0_": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "N3": {
                        "bits": 1
                    },
                    "N6": {
                        "bits": 1
                    },
                    "N7": {
                        "bits": 1
                    },
                    "tin": {
                        "bits": 2,
                        "startbit": 0,
                        "endbit": 1
                    }
                },
                "outputs": {
                    "N22": {
                        "bits": 1
                    },
                    "N23": {
                        "bits": 1
                    }
                },
                "input_ports": "N3,N6,N7,tin,",
                "output_ports": "N22,N23,"
            },
            "gates": {
                "NAND": {
                    "NAND_4_": {
                        "inputs": [
                            "N6",
                            "N3"
                        ],
                        "outputs": "_2_"
                    },
                    "NAND_5_": {
                        "inputs": [
                            "_2_",
                            "tin[1]"
                        ],
                        "outputs": "_3_"
                    },
                    "NAND_6_": {
                        "inputs": [
                            "_2_",
                            "N7"
                        ],
                        "outputs": "_0_"
                    },
                    "NAND_7_": {
                        "inputs": [
                            "_0_",
                            "_3_"
                        ],
                        "outputs": "N23"
                    },
                    "NAND_8_": {
                        "inputs": [
                            "N3",
                            "tin[0]"
                        ],
                        "outputs": "_1_"
                    },
                    "NAND_9_": {
                        "inputs": [
                            "_1_",
                            "_3_"
                        ],
                        "outputs": "N22"
                    }
                }
            },
            "FF": {},
            "links": {}
        }
    }
}