
Display_Digital_Clock_on_CLCD_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ba0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000028  00800060  00003ba0  00003c34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  00800088  00800088  00003c5c  2**0
                  ALLOC
  3 .stab         00003ec4  00000000  00000000  00003c5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000188a  00000000  00000000  00007b20  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000093aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000094ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000965a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000b2a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000c18e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000cf3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000d329  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000daf7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 f9 0a 	jmp	0x15f2	; 0x15f2 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 59 09 	jmp	0x12b2	; 0x12b2 <__vector_4>
      14:	0c 94 86 09 	jmp	0x130c	; 0x130c <__vector_5>
      18:	0c 94 3c 07 	jmp	0xe78	; 0xe78 <__vector_6>
      1c:	0c 94 fd 07 	jmp	0xffa	; 0xffa <__vector_7>
      20:	0c 94 2a 08 	jmp	0x1054	; 0x1054 <__vector_8>
      24:	0c 94 25 07 	jmp	0xe4a	; 0xe4a <__vector_9>
      28:	0c 94 4e 06 	jmp	0xc9c	; 0xc9c <__vector_10>
      2c:	0c 94 21 06 	jmp	0xc42	; 0xc42 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ea       	ldi	r30, 0xA0	; 160
      68:	fb e3       	ldi	r31, 0x3B	; 59
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 38       	cpi	r26, 0x88	; 136
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e8       	ldi	r26, 0x88	; 136
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3a       	cpi	r26, 0xAE	; 174
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 27 1c 	call	0x384e	; 0x384e <main>
      8a:	0c 94 ce 1d 	jmp	0x3b9c	; 0x3b9c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 97 1d 	jmp	0x3b2e	; 0x3b2e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	af e6       	ldi	r26, 0x6F	; 111
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b3 1d 	jmp	0x3b66	; 0x3b66 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a3 1d 	jmp	0x3b46	; 0x3b46 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 bf 1d 	jmp	0x3b7e	; 0x3b7e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a3 1d 	jmp	0x3b46	; 0x3b46 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 bf 1d 	jmp	0x3b7e	; 0x3b7e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 97 1d 	jmp	0x3b2e	; 0x3b2e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	8f e6       	ldi	r24, 0x6F	; 111
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b3 1d 	jmp	0x3b66	; 0x3b66 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 a3 1d 	jmp	0x3b46	; 0x3b46 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 bf 1d 	jmp	0x3b7e	; 0x3b7e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 a3 1d 	jmp	0x3b46	; 0x3b46 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 bf 1d 	jmp	0x3b7e	; 0x3b7e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 a3 1d 	jmp	0x3b46	; 0x3b46 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 bf 1d 	jmp	0x3b7e	; 0x3b7e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 a7 1d 	jmp	0x3b4e	; 0x3b4e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 c3 1d 	jmp	0x3b86	; 0x3b86 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TIMER0_VidInit>:
void (*TIMER0_CallBack)(void);
void (*TIMER1_CallBack)(void);
void (*TIMER2_CallBack)(void);
/*Timer0 Initialization*/
void TIMER0_VidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/*Select the suitable Prescaler */
	TCCR0&=0xF8;
     b4e:	a3 e5       	ldi	r26, 0x53	; 83
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e3 e5       	ldi	r30, 0x53	; 83
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 7f       	andi	r24, 0xF8	; 248
     b5a:	8c 93       	st	X, r24
	TCCR0|=TIMER0_SET_PRESCALER;
     b5c:	a3 e5       	ldi	r26, 0x53	; 83
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e3 e5       	ldi	r30, 0x53	; 83
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	8c 93       	st	X, r24

#else
#error "TIMER0 PWM Mode is not valid..."
#endif
#elif TIMER0_SET_MODE == TIMER0_FAST_PWM_MODE
	SET_BIT(TCCR0,6);
     b68:	a3 e5       	ldi	r26, 0x53	; 83
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	e3 e5       	ldi	r30, 0x53	; 83
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	80 64       	ori	r24, 0x40	; 64
     b74:	8c 93       	st	X, r24
	SET_BIT(TCCR0,3);
     b76:	a3 e5       	ldi	r26, 0x53	; 83
     b78:	b0 e0       	ldi	r27, 0x00	; 0
     b7a:	e3 e5       	ldi	r30, 0x53	; 83
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	88 60       	ori	r24, 0x08	; 8
     b82:	8c 93       	st	X, r24
	/*select TIMER0 FAST PWM_MODE mode */
#if TIMER0_SET_PWM_MODE == TIMER0_NUN_INVERTING_PWM
	        SET_BIT(TCCR0,1);
     b84:	a3 e5       	ldi	r26, 0x53	; 83
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e3 e5       	ldi	r30, 0x53	; 83
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	82 60       	ori	r24, 0x02	; 2
     b90:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,0);
     b92:	a3 e5       	ldi	r26, 0x53	; 83
     b94:	b0 e0       	ldi	r27, 0x00	; 0
     b96:	e3 e5       	ldi	r30, 0x53	; 83
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	80 81       	ld	r24, Z
     b9c:	8e 7f       	andi	r24, 0xFE	; 254
     b9e:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,4);
     ba0:	a3 e5       	ldi	r26, 0x53	; 83
     ba2:	b0 e0       	ldi	r27, 0x00	; 0
     ba4:	e3 e5       	ldi	r30, 0x53	; 83
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
     ba8:	80 81       	ld	r24, Z
     baa:	8f 7e       	andi	r24, 0xEF	; 239
     bac:	8c 93       	st	X, r24
			SET_BIT(TCCR0,5);
     bae:	a3 e5       	ldi	r26, 0x53	; 83
     bb0:	b0 e0       	ldi	r27, 0x00	; 0
     bb2:	e3 e5       	ldi	r30, 0x53	; 83
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	80 81       	ld	r24, Z
     bb8:	80 62       	ori	r24, 0x20	; 32
     bba:	8c 93       	st	X, r24
#endif
#else
#error "TIMER0 Mode is not valid..."
#endif

}
     bbc:	cf 91       	pop	r28
     bbe:	df 91       	pop	r29
     bc0:	08 95       	ret

00000bc2 <TIMER0_VidSetPreload>:
/*Set Preload Function*/
void TIMER0_VidSetPreload(u8 Copy_u8Preload)
{
     bc2:	df 93       	push	r29
     bc4:	cf 93       	push	r28
     bc6:	0f 92       	push	r0
     bc8:	cd b7       	in	r28, 0x3d	; 61
     bca:	de b7       	in	r29, 0x3e	; 62
     bcc:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=Copy_u8Preload;
     bce:	e2 e5       	ldi	r30, 0x52	; 82
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	89 81       	ldd	r24, Y+1	; 0x01
     bd4:	80 83       	st	Z, r24
}
     bd6:	0f 90       	pop	r0
     bd8:	cf 91       	pop	r28
     bda:	df 91       	pop	r29
     bdc:	08 95       	ret

00000bde <TIMER0_VidSetCTCValue>:
/*Set CTC Value Function*/
void TIMER0_VidSetCTCValue(u8 Copy_u8CTCValue)
{
     bde:	df 93       	push	r29
     be0:	cf 93       	push	r28
     be2:	0f 92       	push	r0
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
     be8:	89 83       	std	Y+1, r24	; 0x01
	OCR0=Copy_u8CTCValue;
     bea:	ec e5       	ldi	r30, 0x5C	; 92
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	89 81       	ldd	r24, Y+1	; 0x01
     bf0:	80 83       	st	Z, r24
}
     bf2:	0f 90       	pop	r0
     bf4:	cf 91       	pop	r28
     bf6:	df 91       	pop	r29
     bf8:	08 95       	ret

00000bfa <TIMER0_VidOVF_SetCallBack>:
void TIMER0_VidOVF_SetCallBack(void(*Copy_VidCallBack)(void))
{
     bfa:	df 93       	push	r29
     bfc:	cf 93       	push	r28
     bfe:	00 d0       	rcall	.+0      	; 0xc00 <TIMER0_VidOVF_SetCallBack+0x6>
     c00:	cd b7       	in	r28, 0x3d	; 61
     c02:	de b7       	in	r29, 0x3e	; 62
     c04:	9a 83       	std	Y+2, r25	; 0x02
     c06:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CallBack=Copy_VidCallBack;
     c08:	89 81       	ldd	r24, Y+1	; 0x01
     c0a:	9a 81       	ldd	r25, Y+2	; 0x02
     c0c:	90 93 a7 00 	sts	0x00A7, r25
     c10:	80 93 a6 00 	sts	0x00A6, r24
}
     c14:	0f 90       	pop	r0
     c16:	0f 90       	pop	r0
     c18:	cf 91       	pop	r28
     c1a:	df 91       	pop	r29
     c1c:	08 95       	ret

00000c1e <TIMER0_VidCTC_SetCallBack>:
void TIMER0_VidCTC_SetCallBack(void(*Copy_VidCallBack)(void))
{
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	00 d0       	rcall	.+0      	; 0xc24 <TIMER0_VidCTC_SetCallBack+0x6>
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
     c28:	9a 83       	std	Y+2, r25	; 0x02
     c2a:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CallBack=Copy_VidCallBack;
     c2c:	89 81       	ldd	r24, Y+1	; 0x01
     c2e:	9a 81       	ldd	r25, Y+2	; 0x02
     c30:	90 93 a7 00 	sts	0x00A7, r25
     c34:	80 93 a6 00 	sts	0x00A6, r24
}
     c38:	0f 90       	pop	r0
     c3a:	0f 90       	pop	r0
     c3c:	cf 91       	pop	r28
     c3e:	df 91       	pop	r29
     c40:	08 95       	ret

00000c42 <__vector_11>:
void __vector_11(void)   __attribute__((signal));
void __vector_11(void)
{
     c42:	1f 92       	push	r1
     c44:	0f 92       	push	r0
     c46:	0f b6       	in	r0, 0x3f	; 63
     c48:	0f 92       	push	r0
     c4a:	11 24       	eor	r1, r1
     c4c:	2f 93       	push	r18
     c4e:	3f 93       	push	r19
     c50:	4f 93       	push	r20
     c52:	5f 93       	push	r21
     c54:	6f 93       	push	r22
     c56:	7f 93       	push	r23
     c58:	8f 93       	push	r24
     c5a:	9f 93       	push	r25
     c5c:	af 93       	push	r26
     c5e:	bf 93       	push	r27
     c60:	ef 93       	push	r30
     c62:	ff 93       	push	r31
     c64:	df 93       	push	r29
     c66:	cf 93       	push	r28
     c68:	cd b7       	in	r28, 0x3d	; 61
     c6a:	de b7       	in	r29, 0x3e	; 62
	TIMER0_CallBack();
     c6c:	e0 91 a6 00 	lds	r30, 0x00A6
     c70:	f0 91 a7 00 	lds	r31, 0x00A7
     c74:	09 95       	icall
}
     c76:	cf 91       	pop	r28
     c78:	df 91       	pop	r29
     c7a:	ff 91       	pop	r31
     c7c:	ef 91       	pop	r30
     c7e:	bf 91       	pop	r27
     c80:	af 91       	pop	r26
     c82:	9f 91       	pop	r25
     c84:	8f 91       	pop	r24
     c86:	7f 91       	pop	r23
     c88:	6f 91       	pop	r22
     c8a:	5f 91       	pop	r21
     c8c:	4f 91       	pop	r20
     c8e:	3f 91       	pop	r19
     c90:	2f 91       	pop	r18
     c92:	0f 90       	pop	r0
     c94:	0f be       	out	0x3f, r0	; 63
     c96:	0f 90       	pop	r0
     c98:	1f 90       	pop	r1
     c9a:	18 95       	reti

00000c9c <__vector_10>:
void __vector_10(void)   __attribute__((signal));
void __vector_10(void)
{
     c9c:	1f 92       	push	r1
     c9e:	0f 92       	push	r0
     ca0:	0f b6       	in	r0, 0x3f	; 63
     ca2:	0f 92       	push	r0
     ca4:	11 24       	eor	r1, r1
     ca6:	2f 93       	push	r18
     ca8:	3f 93       	push	r19
     caa:	4f 93       	push	r20
     cac:	5f 93       	push	r21
     cae:	6f 93       	push	r22
     cb0:	7f 93       	push	r23
     cb2:	8f 93       	push	r24
     cb4:	9f 93       	push	r25
     cb6:	af 93       	push	r26
     cb8:	bf 93       	push	r27
     cba:	ef 93       	push	r30
     cbc:	ff 93       	push	r31
     cbe:	df 93       	push	r29
     cc0:	cf 93       	push	r28
     cc2:	cd b7       	in	r28, 0x3d	; 61
     cc4:	de b7       	in	r29, 0x3e	; 62
	TIMER0_CallBack();
     cc6:	e0 91 a6 00 	lds	r30, 0x00A6
     cca:	f0 91 a7 00 	lds	r31, 0x00A7
     cce:	09 95       	icall
}
     cd0:	cf 91       	pop	r28
     cd2:	df 91       	pop	r29
     cd4:	ff 91       	pop	r31
     cd6:	ef 91       	pop	r30
     cd8:	bf 91       	pop	r27
     cda:	af 91       	pop	r26
     cdc:	9f 91       	pop	r25
     cde:	8f 91       	pop	r24
     ce0:	7f 91       	pop	r23
     ce2:	6f 91       	pop	r22
     ce4:	5f 91       	pop	r21
     ce6:	4f 91       	pop	r20
     ce8:	3f 91       	pop	r19
     cea:	2f 91       	pop	r18
     cec:	0f 90       	pop	r0
     cee:	0f be       	out	0x3f, r0	; 63
     cf0:	0f 90       	pop	r0
     cf2:	1f 90       	pop	r1
     cf4:	18 95       	reti

00000cf6 <TIMER1_VidInit>:
void TIMER1_VidInit(void)
{
     cf6:	df 93       	push	r29
     cf8:	cf 93       	push	r28
     cfa:	cd b7       	in	r28, 0x3d	; 61
     cfc:	de b7       	in	r29, 0x3e	; 62
	/*Select the suitable Prescaler */
		TCCR1B&=0xF8;
     cfe:	ae e4       	ldi	r26, 0x4E	; 78
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	ee e4       	ldi	r30, 0x4E	; 78
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	88 7f       	andi	r24, 0xF8	; 248
     d0a:	8c 93       	st	X, r24
		TCCR1B|=TIMER1_SET_PRESCALER;
     d0c:	ae e4       	ldi	r26, 0x4E	; 78
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	ee e4       	ldi	r30, 0x4E	; 78
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	81 60       	ori	r24, 0x01	; 1
     d18:	8c 93       	st	X, r24
#endif
#else
#error "TIMER1 Channel Mode is not valid.. "
#endif
#elif TIMER1_SET_MODE == TIMER1_CTC_MODE_WITH_OCR1A
	 CLR_BIT(TCCR1A,0);
     d1a:	af e4       	ldi	r26, 0x4F	; 79
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	ef e4       	ldi	r30, 0x4F	; 79
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	8e 7f       	andi	r24, 0xFE	; 254
     d26:	8c 93       	st	X, r24
	 CLR_BIT(TCCR1A,1);
     d28:	af e4       	ldi	r26, 0x4F	; 79
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	ef e4       	ldi	r30, 0x4F	; 79
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	8d 7f       	andi	r24, 0xFD	; 253
     d34:	8c 93       	st	X, r24
	 SET_BIT(TCCR1B,3);
     d36:	ae e4       	ldi	r26, 0x4E	; 78
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	ee e4       	ldi	r30, 0x4E	; 78
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	88 60       	ori	r24, 0x08	; 8
     d42:	8c 93       	st	X, r24
	 CLR_BIT(TCCR1B,4);
     d44:	ae e4       	ldi	r26, 0x4E	; 78
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	ee e4       	ldi	r30, 0x4E	; 78
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	8f 7e       	andi	r24, 0xEF	; 239
     d50:	8c 93       	st	X, r24
#if CHANNEL_MODE == CHANNELA
#if TIMER1_SET_CTC_INTERRUPT == TIMER1_CTC_INTERRUPT_ENABLED
	SET_BIT(TIMSK,4);
     d52:	a9 e5       	ldi	r26, 0x59	; 89
     d54:	b0 e0       	ldi	r27, 0x00	; 0
     d56:	e9 e5       	ldi	r30, 0x59	; 89
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	80 81       	ld	r24, Z
     d5c:	80 61       	ori	r24, 0x10	; 16
     d5e:	8c 93       	st	X, r24
	CLR_BIT(TIMSK,4);
#else
#error "TIMER1 CTC Interrupt Mode is not valid..."
#endif
#if TIMER1_SET_OC1A_OR_OC1B_PIN_MODE == TIMER1_OC1A_OR_OC1B_PIN_DISCONNECTED
	   CLR_BIT(TCCR1A,6);
     d60:	af e4       	ldi	r26, 0x4F	; 79
     d62:	b0 e0       	ldi	r27, 0x00	; 0
     d64:	ef e4       	ldi	r30, 0x4F	; 79
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	8f 7b       	andi	r24, 0xBF	; 191
     d6c:	8c 93       	st	X, r24
	   CLR_BIT(TCCR1A,7);
     d6e:	af e4       	ldi	r26, 0x4F	; 79
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	ef e4       	ldi	r30, 0x4F	; 79
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	8f 77       	andi	r24, 0x7F	; 127
     d7a:	8c 93       	st	X, r24
#endif
#else
#error "TIMER1 Mode is not valid..."
#endif

}
     d7c:	cf 91       	pop	r28
     d7e:	df 91       	pop	r29
     d80:	08 95       	ret

00000d82 <TIMER1_VidSetPreload>:
/*Set Preload Function*/
void TIMER1_VidSetPreload(u16 Copy_u16Preload)
{
     d82:	df 93       	push	r29
     d84:	cf 93       	push	r28
     d86:	00 d0       	rcall	.+0      	; 0xd88 <TIMER1_VidSetPreload+0x6>
     d88:	cd b7       	in	r28, 0x3d	; 61
     d8a:	de b7       	in	r29, 0x3e	; 62
     d8c:	9a 83       	std	Y+2, r25	; 0x02
     d8e:	89 83       	std	Y+1, r24	; 0x01
	TCNT1=Copy_u16Preload;
     d90:	ec e4       	ldi	r30, 0x4C	; 76
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	89 81       	ldd	r24, Y+1	; 0x01
     d96:	9a 81       	ldd	r25, Y+2	; 0x02
     d98:	91 83       	std	Z+1, r25	; 0x01
     d9a:	80 83       	st	Z, r24
}
     d9c:	0f 90       	pop	r0
     d9e:	0f 90       	pop	r0
     da0:	cf 91       	pop	r28
     da2:	df 91       	pop	r29
     da4:	08 95       	ret

00000da6 <TIMER1_VidSetTopValue>:
void TIMER1_VidSetTopValue(u16 Copy_u16TopValue)
{
     da6:	df 93       	push	r29
     da8:	cf 93       	push	r28
     daa:	00 d0       	rcall	.+0      	; 0xdac <TIMER1_VidSetTopValue+0x6>
     dac:	cd b7       	in	r28, 0x3d	; 61
     dae:	de b7       	in	r29, 0x3e	; 62
     db0:	9a 83       	std	Y+2, r25	; 0x02
     db2:	89 83       	std	Y+1, r24	; 0x01
	ICR1 = Copy_u16TopValue;
     db4:	e6 e4       	ldi	r30, 0x46	; 70
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	89 81       	ldd	r24, Y+1	; 0x01
     dba:	9a 81       	ldd	r25, Y+2	; 0x02
     dbc:	91 83       	std	Z+1, r25	; 0x01
     dbe:	80 83       	st	Z, r24

}
     dc0:	0f 90       	pop	r0
     dc2:	0f 90       	pop	r0
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <TIMER1_VidSetCTCValueCHA>:
void TIMER1_VidSetCTCValueCHA(u16 Copy_u16CTCValue)
{
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <TIMER1_VidSetCTCValueCHA+0x6>
     dd0:	cd b7       	in	r28, 0x3d	; 61
     dd2:	de b7       	in	r29, 0x3e	; 62
     dd4:	9a 83       	std	Y+2, r25	; 0x02
     dd6:	89 83       	std	Y+1, r24	; 0x01
	OCR1A =  Copy_u16CTCValue;
     dd8:	ea e4       	ldi	r30, 0x4A	; 74
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	89 81       	ldd	r24, Y+1	; 0x01
     dde:	9a 81       	ldd	r25, Y+2	; 0x02
     de0:	91 83       	std	Z+1, r25	; 0x01
     de2:	80 83       	st	Z, r24

}
     de4:	0f 90       	pop	r0
     de6:	0f 90       	pop	r0
     de8:	cf 91       	pop	r28
     dea:	df 91       	pop	r29
     dec:	08 95       	ret

00000dee <TIMER1_VidSetCTCValueCHB>:
void TIMER1_VidSetCTCValueCHB(u16 Copy_u16CTCValue)
{
     dee:	df 93       	push	r29
     df0:	cf 93       	push	r28
     df2:	00 d0       	rcall	.+0      	; 0xdf4 <TIMER1_VidSetCTCValueCHB+0x6>
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
     df8:	9a 83       	std	Y+2, r25	; 0x02
     dfa:	89 83       	std	Y+1, r24	; 0x01
	OCR1B =  Copy_u16CTCValue;
     dfc:	e8 e4       	ldi	r30, 0x48	; 72
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	89 81       	ldd	r24, Y+1	; 0x01
     e02:	9a 81       	ldd	r25, Y+2	; 0x02
     e04:	91 83       	std	Z+1, r25	; 0x01
     e06:	80 83       	st	Z, r24

}
     e08:	0f 90       	pop	r0
     e0a:	0f 90       	pop	r0
     e0c:	cf 91       	pop	r28
     e0e:	df 91       	pop	r29
     e10:	08 95       	ret

00000e12 <TIMER1_VidICUInit>:


void TIMER1_VidICUInit(void)
{
     e12:	df 93       	push	r29
     e14:	cf 93       	push	r28
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
#if ICU_Edge_Select == RISING_EDGE
	/*ICU Edge Select-->Rising edge*/
	SET_BIT(TCCR1B,6);
     e1a:	ae e4       	ldi	r26, 0x4E	; 78
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	ee e4       	ldi	r30, 0x4E	; 78
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	80 64       	ori	r24, 0x40	; 64
     e26:	8c 93       	st	X, r24
	/*TIMER OVERFLOW INTERRUPT ENABLLED*/
	SET_BIT(TIMSK,2);
     e28:	a9 e5       	ldi	r26, 0x59	; 89
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e9 e5       	ldi	r30, 0x59	; 89
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	84 60       	ori	r24, 0x04	; 4
     e34:	8c 93       	st	X, r24
	/*ICU INTERRUPT ENABLLED*/
	SET_BIT(TIMSK,5);
     e36:	a9 e5       	ldi	r26, 0x59	; 89
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e9 e5       	ldi	r30, 0x59	; 89
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	80 62       	ori	r24, 0x20	; 32
     e42:	8c 93       	st	X, r24
	/*ICU INTERRUPT ENABLLED*/
	SET_BIT(TIMSK,5);
#else
#error"ICU Edge Select is not valid...."
#endif
}
     e44:	cf 91       	pop	r28
     e46:	df 91       	pop	r29
     e48:	08 95       	ret

00000e4a <__vector_9>:
/* TIMER1 OVF */
void __vector_9(void)   __attribute__((signal));
void __vector_9(void)
{
     e4a:	1f 92       	push	r1
     e4c:	0f 92       	push	r0
     e4e:	0f b6       	in	r0, 0x3f	; 63
     e50:	0f 92       	push	r0
     e52:	11 24       	eor	r1, r1
     e54:	8f 93       	push	r24
     e56:	df 93       	push	r29
     e58:	cf 93       	push	r28
     e5a:	cd b7       	in	r28, 0x3d	; 61
     e5c:	de b7       	in	r29, 0x3e	; 62
	Count++;
     e5e:	80 91 88 00 	lds	r24, 0x0088
     e62:	8f 5f       	subi	r24, 0xFF	; 255
     e64:	80 93 88 00 	sts	0x0088, r24
}
     e68:	cf 91       	pop	r28
     e6a:	df 91       	pop	r29
     e6c:	8f 91       	pop	r24
     e6e:	0f 90       	pop	r0
     e70:	0f be       	out	0x3f, r0	; 63
     e72:	0f 90       	pop	r0
     e74:	1f 90       	pop	r1
     e76:	18 95       	reti

00000e78 <__vector_6>:
/* TIMER1 CAPT */
void __vector_6(void)   __attribute__((signal));
void __vector_6(void)
{
     e78:	1f 92       	push	r1
     e7a:	0f 92       	push	r0
     e7c:	0f b6       	in	r0, 0x3f	; 63
     e7e:	0f 92       	push	r0
     e80:	11 24       	eor	r1, r1
     e82:	2f 93       	push	r18
     e84:	3f 93       	push	r19
     e86:	4f 93       	push	r20
     e88:	5f 93       	push	r21
     e8a:	8f 93       	push	r24
     e8c:	9f 93       	push	r25
     e8e:	af 93       	push	r26
     e90:	bf 93       	push	r27
     e92:	ef 93       	push	r30
     e94:	ff 93       	push	r31
     e96:	df 93       	push	r29
     e98:	cf 93       	push	r28
     e9a:	cd b7       	in	r28, 0x3d	; 61
     e9c:	de b7       	in	r29, 0x3e	; 62
	if(Flag==0)
     e9e:	80 91 95 00 	lds	r24, 0x0095
     ea2:	88 23       	and	r24, r24
     ea4:	39 f5       	brne	.+78     	; 0xef4 <__vector_6+0x7c>
		{
			T1=ICR1+Count*65536;
     ea6:	e6 e4       	ldi	r30, 0x46	; 70
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	91 81       	ldd	r25, Z+1	; 0x01
     eae:	9c 01       	movw	r18, r24
     eb0:	40 e0       	ldi	r20, 0x00	; 0
     eb2:	50 e0       	ldi	r21, 0x00	; 0
     eb4:	80 91 88 00 	lds	r24, 0x0088
     eb8:	88 2f       	mov	r24, r24
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	a0 e0       	ldi	r26, 0x00	; 0
     ebe:	b0 e0       	ldi	r27, 0x00	; 0
     ec0:	dc 01       	movw	r26, r24
     ec2:	99 27       	eor	r25, r25
     ec4:	88 27       	eor	r24, r24
     ec6:	82 0f       	add	r24, r18
     ec8:	93 1f       	adc	r25, r19
     eca:	a4 1f       	adc	r26, r20
     ecc:	b5 1f       	adc	r27, r21
     ece:	80 93 89 00 	sts	0x0089, r24
     ed2:	90 93 8a 00 	sts	0x008A, r25
     ed6:	a0 93 8b 00 	sts	0x008B, r26
     eda:	b0 93 8c 00 	sts	0x008C, r27
			/*ICU Sense with falling*/
			CLR_BIT(TCCR1B,6);
     ede:	ae e4       	ldi	r26, 0x4E	; 78
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	ee e4       	ldi	r30, 0x4E	; 78
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	8f 7b       	andi	r24, 0xBF	; 191
     eea:	8c 93       	st	X, r24
			Flag=1;
     eec:	81 e0       	ldi	r24, 0x01	; 1
     eee:	80 93 95 00 	sts	0x0095, r24
     ef2:	4e c0       	rjmp	.+156    	; 0xf90 <__vector_6+0x118>
		}
		else if(Flag==1)
     ef4:	80 91 95 00 	lds	r24, 0x0095
     ef8:	81 30       	cpi	r24, 0x01	; 1
     efa:	39 f5       	brne	.+78     	; 0xf4a <__vector_6+0xd2>
		{
			T2=ICR1+Count*65536;
     efc:	e6 e4       	ldi	r30, 0x46	; 70
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	91 81       	ldd	r25, Z+1	; 0x01
     f04:	9c 01       	movw	r18, r24
     f06:	40 e0       	ldi	r20, 0x00	; 0
     f08:	50 e0       	ldi	r21, 0x00	; 0
     f0a:	80 91 88 00 	lds	r24, 0x0088
     f0e:	88 2f       	mov	r24, r24
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	a0 e0       	ldi	r26, 0x00	; 0
     f14:	b0 e0       	ldi	r27, 0x00	; 0
     f16:	dc 01       	movw	r26, r24
     f18:	99 27       	eor	r25, r25
     f1a:	88 27       	eor	r24, r24
     f1c:	82 0f       	add	r24, r18
     f1e:	93 1f       	adc	r25, r19
     f20:	a4 1f       	adc	r26, r20
     f22:	b5 1f       	adc	r27, r21
     f24:	80 93 8d 00 	sts	0x008D, r24
     f28:	90 93 8e 00 	sts	0x008E, r25
     f2c:	a0 93 8f 00 	sts	0x008F, r26
     f30:	b0 93 90 00 	sts	0x0090, r27
			/*ICU Sense with Rising*/
			SET_BIT(TCCR1B,6);
     f34:	ae e4       	ldi	r26, 0x4E	; 78
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	ee e4       	ldi	r30, 0x4E	; 78
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	80 64       	ori	r24, 0x40	; 64
     f40:	8c 93       	st	X, r24
			Flag=2;
     f42:	82 e0       	ldi	r24, 0x02	; 2
     f44:	80 93 95 00 	sts	0x0095, r24
     f48:	23 c0       	rjmp	.+70     	; 0xf90 <__vector_6+0x118>
		}
		else if(Flag==2)
     f4a:	80 91 95 00 	lds	r24, 0x0095
     f4e:	82 30       	cpi	r24, 0x02	; 2
     f50:	f9 f4       	brne	.+62     	; 0xf90 <__vector_6+0x118>
		{
			T3=ICR1+Count*65536;
     f52:	e6 e4       	ldi	r30, 0x46	; 70
     f54:	f0 e0       	ldi	r31, 0x00	; 0
     f56:	80 81       	ld	r24, Z
     f58:	91 81       	ldd	r25, Z+1	; 0x01
     f5a:	9c 01       	movw	r18, r24
     f5c:	40 e0       	ldi	r20, 0x00	; 0
     f5e:	50 e0       	ldi	r21, 0x00	; 0
     f60:	80 91 88 00 	lds	r24, 0x0088
     f64:	88 2f       	mov	r24, r24
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	a0 e0       	ldi	r26, 0x00	; 0
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	dc 01       	movw	r26, r24
     f6e:	99 27       	eor	r25, r25
     f70:	88 27       	eor	r24, r24
     f72:	82 0f       	add	r24, r18
     f74:	93 1f       	adc	r25, r19
     f76:	a4 1f       	adc	r26, r20
     f78:	b5 1f       	adc	r27, r21
     f7a:	80 93 91 00 	sts	0x0091, r24
     f7e:	90 93 92 00 	sts	0x0092, r25
     f82:	a0 93 93 00 	sts	0x0093, r26
     f86:	b0 93 94 00 	sts	0x0094, r27
			Flag=3;
     f8a:	83 e0       	ldi	r24, 0x03	; 3
     f8c:	80 93 95 00 	sts	0x0095, r24
		}
}
     f90:	cf 91       	pop	r28
     f92:	df 91       	pop	r29
     f94:	ff 91       	pop	r31
     f96:	ef 91       	pop	r30
     f98:	bf 91       	pop	r27
     f9a:	af 91       	pop	r26
     f9c:	9f 91       	pop	r25
     f9e:	8f 91       	pop	r24
     fa0:	5f 91       	pop	r21
     fa2:	4f 91       	pop	r20
     fa4:	3f 91       	pop	r19
     fa6:	2f 91       	pop	r18
     fa8:	0f 90       	pop	r0
     faa:	0f be       	out	0x3f, r0	; 63
     fac:	0f 90       	pop	r0
     fae:	1f 90       	pop	r1
     fb0:	18 95       	reti

00000fb2 <TIMER1_VidOVF_SetCallBack>:

void TIMER1_VidOVF_SetCallBack(void(*Copy_VidCallBack)(void))
{
     fb2:	df 93       	push	r29
     fb4:	cf 93       	push	r28
     fb6:	00 d0       	rcall	.+0      	; 0xfb8 <TIMER1_VidOVF_SetCallBack+0x6>
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
     fbc:	9a 83       	std	Y+2, r25	; 0x02
     fbe:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_CallBack=Copy_VidCallBack;
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	9a 81       	ldd	r25, Y+2	; 0x02
     fc4:	90 93 ab 00 	sts	0x00AB, r25
     fc8:	80 93 aa 00 	sts	0x00AA, r24
}
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <TIMER1_VidCTC_SetCallBack>:

void TIMER1_VidCTC_SetCallBack(void(*Copy_VidCallBack)(void))
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	00 d0       	rcall	.+0      	; 0xfdc <TIMER1_VidCTC_SetCallBack+0x6>
     fdc:	cd b7       	in	r28, 0x3d	; 61
     fde:	de b7       	in	r29, 0x3e	; 62
     fe0:	9a 83       	std	Y+2, r25	; 0x02
     fe2:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_CallBack=Copy_VidCallBack;
     fe4:	89 81       	ldd	r24, Y+1	; 0x01
     fe6:	9a 81       	ldd	r25, Y+2	; 0x02
     fe8:	90 93 ab 00 	sts	0x00AB, r25
     fec:	80 93 aa 00 	sts	0x00AA, r24
}
     ff0:	0f 90       	pop	r0
     ff2:	0f 90       	pop	r0
     ff4:	cf 91       	pop	r28
     ff6:	df 91       	pop	r29
     ff8:	08 95       	ret

00000ffa <__vector_7>:
/* TIMER1 COMPA */
void __vector_7(void)   __attribute__((signal));
void __vector_7(void)
{
     ffa:	1f 92       	push	r1
     ffc:	0f 92       	push	r0
     ffe:	0f b6       	in	r0, 0x3f	; 63
    1000:	0f 92       	push	r0
    1002:	11 24       	eor	r1, r1
    1004:	2f 93       	push	r18
    1006:	3f 93       	push	r19
    1008:	4f 93       	push	r20
    100a:	5f 93       	push	r21
    100c:	6f 93       	push	r22
    100e:	7f 93       	push	r23
    1010:	8f 93       	push	r24
    1012:	9f 93       	push	r25
    1014:	af 93       	push	r26
    1016:	bf 93       	push	r27
    1018:	ef 93       	push	r30
    101a:	ff 93       	push	r31
    101c:	df 93       	push	r29
    101e:	cf 93       	push	r28
    1020:	cd b7       	in	r28, 0x3d	; 61
    1022:	de b7       	in	r29, 0x3e	; 62
	TIMER1_CallBack();
    1024:	e0 91 aa 00 	lds	r30, 0x00AA
    1028:	f0 91 ab 00 	lds	r31, 0x00AB
    102c:	09 95       	icall
}
    102e:	cf 91       	pop	r28
    1030:	df 91       	pop	r29
    1032:	ff 91       	pop	r31
    1034:	ef 91       	pop	r30
    1036:	bf 91       	pop	r27
    1038:	af 91       	pop	r26
    103a:	9f 91       	pop	r25
    103c:	8f 91       	pop	r24
    103e:	7f 91       	pop	r23
    1040:	6f 91       	pop	r22
    1042:	5f 91       	pop	r21
    1044:	4f 91       	pop	r20
    1046:	3f 91       	pop	r19
    1048:	2f 91       	pop	r18
    104a:	0f 90       	pop	r0
    104c:	0f be       	out	0x3f, r0	; 63
    104e:	0f 90       	pop	r0
    1050:	1f 90       	pop	r1
    1052:	18 95       	reti

00001054 <__vector_8>:
/*  TIMER1 COMPB */
void __vector_8(void)   __attribute__((signal));
void __vector_8(void)
{
    1054:	1f 92       	push	r1
    1056:	0f 92       	push	r0
    1058:	0f b6       	in	r0, 0x3f	; 63
    105a:	0f 92       	push	r0
    105c:	11 24       	eor	r1, r1
    105e:	2f 93       	push	r18
    1060:	3f 93       	push	r19
    1062:	4f 93       	push	r20
    1064:	5f 93       	push	r21
    1066:	6f 93       	push	r22
    1068:	7f 93       	push	r23
    106a:	8f 93       	push	r24
    106c:	9f 93       	push	r25
    106e:	af 93       	push	r26
    1070:	bf 93       	push	r27
    1072:	ef 93       	push	r30
    1074:	ff 93       	push	r31
    1076:	df 93       	push	r29
    1078:	cf 93       	push	r28
    107a:	cd b7       	in	r28, 0x3d	; 61
    107c:	de b7       	in	r29, 0x3e	; 62
	TIMER1_CallBack();
    107e:	e0 91 aa 00 	lds	r30, 0x00AA
    1082:	f0 91 ab 00 	lds	r31, 0x00AB
    1086:	09 95       	icall
}
    1088:	cf 91       	pop	r28
    108a:	df 91       	pop	r29
    108c:	ff 91       	pop	r31
    108e:	ef 91       	pop	r30
    1090:	bf 91       	pop	r27
    1092:	af 91       	pop	r26
    1094:	9f 91       	pop	r25
    1096:	8f 91       	pop	r24
    1098:	7f 91       	pop	r23
    109a:	6f 91       	pop	r22
    109c:	5f 91       	pop	r21
    109e:	4f 91       	pop	r20
    10a0:	3f 91       	pop	r19
    10a2:	2f 91       	pop	r18
    10a4:	0f 90       	pop	r0
    10a6:	0f be       	out	0x3f, r0	; 63
    10a8:	0f 90       	pop	r0
    10aa:	1f 90       	pop	r1
    10ac:	18 95       	reti

000010ae <TIMER1_VidCompute_Freq_And_Duty>:
void TIMER1_VidCompute_Freq_And_Duty(u32 *Copy_u32Freq,u8 *Copy_u8DutyCycle)
{
    10ae:	ef 92       	push	r14
    10b0:	ff 92       	push	r15
    10b2:	0f 93       	push	r16
    10b4:	1f 93       	push	r17
    10b6:	df 93       	push	r29
    10b8:	cf 93       	push	r28
    10ba:	00 d0       	rcall	.+0      	; 0x10bc <TIMER1_VidCompute_Freq_And_Duty+0xe>
    10bc:	00 d0       	rcall	.+0      	; 0x10be <TIMER1_VidCompute_Freq_And_Duty+0x10>
    10be:	cd b7       	in	r28, 0x3d	; 61
    10c0:	de b7       	in	r29, 0x3e	; 62
    10c2:	9a 83       	std	Y+2, r25	; 0x02
    10c4:	89 83       	std	Y+1, r24	; 0x01
    10c6:	7c 83       	std	Y+4, r23	; 0x04
    10c8:	6b 83       	std	Y+3, r22	; 0x03
	if(Flag==3)
    10ca:	80 91 95 00 	lds	r24, 0x0095
    10ce:	83 30       	cpi	r24, 0x03	; 3
    10d0:	09 f0       	breq	.+2      	; 0x10d4 <TIMER1_VidCompute_Freq_And_Duty+0x26>
    10d2:	66 c0       	rjmp	.+204    	; 0x11a0 <TIMER1_VidCompute_Freq_And_Duty+0xf2>
	{
		*Copy_u32Freq = (1000000/(T3-T1));
    10d4:	20 91 91 00 	lds	r18, 0x0091
    10d8:	30 91 92 00 	lds	r19, 0x0092
    10dc:	40 91 93 00 	lds	r20, 0x0093
    10e0:	50 91 94 00 	lds	r21, 0x0094
    10e4:	80 91 89 00 	lds	r24, 0x0089
    10e8:	90 91 8a 00 	lds	r25, 0x008A
    10ec:	a0 91 8b 00 	lds	r26, 0x008B
    10f0:	b0 91 8c 00 	lds	r27, 0x008C
    10f4:	28 1b       	sub	r18, r24
    10f6:	39 0b       	sbc	r19, r25
    10f8:	4a 0b       	sbc	r20, r26
    10fa:	5b 0b       	sbc	r21, r27
    10fc:	80 e4       	ldi	r24, 0x40	; 64
    10fe:	92 e4       	ldi	r25, 0x42	; 66
    1100:	af e0       	ldi	r26, 0x0F	; 15
    1102:	b0 e0       	ldi	r27, 0x00	; 0
    1104:	bc 01       	movw	r22, r24
    1106:	cd 01       	movw	r24, r26
    1108:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    110c:	da 01       	movw	r26, r20
    110e:	c9 01       	movw	r24, r18
    1110:	e9 81       	ldd	r30, Y+1	; 0x01
    1112:	fa 81       	ldd	r31, Y+2	; 0x02
    1114:	80 83       	st	Z, r24
    1116:	91 83       	std	Z+1, r25	; 0x01
    1118:	a2 83       	std	Z+2, r26	; 0x02
    111a:	b3 83       	std	Z+3, r27	; 0x03
		*Copy_u8DutyCycle = ((T2-T1)*100)/(T3-T1);
    111c:	20 91 8d 00 	lds	r18, 0x008D
    1120:	30 91 8e 00 	lds	r19, 0x008E
    1124:	40 91 8f 00 	lds	r20, 0x008F
    1128:	50 91 90 00 	lds	r21, 0x0090
    112c:	80 91 89 00 	lds	r24, 0x0089
    1130:	90 91 8a 00 	lds	r25, 0x008A
    1134:	a0 91 8b 00 	lds	r26, 0x008B
    1138:	b0 91 8c 00 	lds	r27, 0x008C
    113c:	79 01       	movw	r14, r18
    113e:	8a 01       	movw	r16, r20
    1140:	e8 1a       	sub	r14, r24
    1142:	f9 0a       	sbc	r15, r25
    1144:	0a 0b       	sbc	r16, r26
    1146:	1b 0b       	sbc	r17, r27
    1148:	d8 01       	movw	r26, r16
    114a:	c7 01       	movw	r24, r14
    114c:	24 e6       	ldi	r18, 0x64	; 100
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	40 e0       	ldi	r20, 0x00	; 0
    1152:	50 e0       	ldi	r21, 0x00	; 0
    1154:	bc 01       	movw	r22, r24
    1156:	cd 01       	movw	r24, r26
    1158:	0e 94 56 1d 	call	0x3aac	; 0x3aac <__mulsi3>
    115c:	7b 01       	movw	r14, r22
    115e:	8c 01       	movw	r16, r24
    1160:	20 91 91 00 	lds	r18, 0x0091
    1164:	30 91 92 00 	lds	r19, 0x0092
    1168:	40 91 93 00 	lds	r20, 0x0093
    116c:	50 91 94 00 	lds	r21, 0x0094
    1170:	80 91 89 00 	lds	r24, 0x0089
    1174:	90 91 8a 00 	lds	r25, 0x008A
    1178:	a0 91 8b 00 	lds	r26, 0x008B
    117c:	b0 91 8c 00 	lds	r27, 0x008C
    1180:	28 1b       	sub	r18, r24
    1182:	39 0b       	sbc	r19, r25
    1184:	4a 0b       	sbc	r20, r26
    1186:	5b 0b       	sbc	r21, r27
    1188:	c8 01       	movw	r24, r16
    118a:	b7 01       	movw	r22, r14
    118c:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    1190:	da 01       	movw	r26, r20
    1192:	c9 01       	movw	r24, r18
    1194:	eb 81       	ldd	r30, Y+3	; 0x03
    1196:	fc 81       	ldd	r31, Y+4	; 0x04
    1198:	80 83       	st	Z, r24
		Flag=4;
    119a:	84 e0       	ldi	r24, 0x04	; 4
    119c:	80 93 95 00 	sts	0x0095, r24
	}

}
    11a0:	0f 90       	pop	r0
    11a2:	0f 90       	pop	r0
    11a4:	0f 90       	pop	r0
    11a6:	0f 90       	pop	r0
    11a8:	cf 91       	pop	r28
    11aa:	df 91       	pop	r29
    11ac:	1f 91       	pop	r17
    11ae:	0f 91       	pop	r16
    11b0:	ff 90       	pop	r15
    11b2:	ef 90       	pop	r14
    11b4:	08 95       	ret

000011b6 <TIMER2_VidInit>:
void TIMER2_VidInit(void)
{
    11b6:	df 93       	push	r29
    11b8:	cf 93       	push	r28
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
	/*Select the suitable Prescaler */
		TCCR2&=0xF8;
    11be:	a5 e4       	ldi	r26, 0x45	; 69
    11c0:	b0 e0       	ldi	r27, 0x00	; 0
    11c2:	e5 e4       	ldi	r30, 0x45	; 69
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 81       	ld	r24, Z
    11c8:	88 7f       	andi	r24, 0xF8	; 248
    11ca:	8c 93       	st	X, r24
		TCCR2|=TIMER2_SET_PRESCALER;
    11cc:	a5 e4       	ldi	r26, 0x45	; 69
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	e5 e4       	ldi	r30, 0x45	; 69
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	8c 93       	st	X, r24

	#else
	#error "TIMER2 PWM Mode is not valid..."
	#endif
	#elif TIMER2_SET_MODE == TIMER2_FAST_PWM_MODE
		SET_BIT(TCCR2,6);
    11d8:	a5 e4       	ldi	r26, 0x45	; 69
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	e5 e4       	ldi	r30, 0x45	; 69
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	80 64       	ori	r24, 0x40	; 64
    11e4:	8c 93       	st	X, r24
		SET_BIT(TCCR2,3);
    11e6:	a5 e4       	ldi	r26, 0x45	; 69
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	e5 e4       	ldi	r30, 0x45	; 69
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	88 60       	ori	r24, 0x08	; 8
    11f2:	8c 93       	st	X, r24
		/*select TIMER2 FAST PWM_MODE mode */
	#if TIMER2_SET_PWM_MODE == TIMER2_NUN_INVERTING_PWM
		        SET_BIT(TCCR2,1);
    11f4:	a5 e4       	ldi	r26, 0x45	; 69
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	e5 e4       	ldi	r30, 0x45	; 69
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	82 60       	ori	r24, 0x02	; 2
    1200:	8c 93       	st	X, r24
				CLR_BIT(TCCR2,0);
    1202:	a5 e4       	ldi	r26, 0x45	; 69
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	e5 e4       	ldi	r30, 0x45	; 69
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	8e 7f       	andi	r24, 0xFE	; 254
    120e:	8c 93       	st	X, r24
				CLR_BIT(TCCR2,4);
    1210:	a5 e4       	ldi	r26, 0x45	; 69
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	e5 e4       	ldi	r30, 0x45	; 69
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	8f 7e       	andi	r24, 0xEF	; 239
    121c:	8c 93       	st	X, r24
				SET_BIT(TCCR2,5);
    121e:	a5 e4       	ldi	r26, 0x45	; 69
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	e5 e4       	ldi	r30, 0x45	; 69
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	80 62       	ori	r24, 0x20	; 32
    122a:	8c 93       	st	X, r24
	#error "TIMER2 Mode is not valid..."
	#endif



}
    122c:	cf 91       	pop	r28
    122e:	df 91       	pop	r29
    1230:	08 95       	ret

00001232 <TIMER2_VidSetPreload>:
/*Set Preload Function*/
void TIMER2_VidSetPreload(u8 Copy_u8Preload)
{
    1232:	df 93       	push	r29
    1234:	cf 93       	push	r28
    1236:	0f 92       	push	r0
    1238:	cd b7       	in	r28, 0x3d	; 61
    123a:	de b7       	in	r29, 0x3e	; 62
    123c:	89 83       	std	Y+1, r24	; 0x01
	TCNT2=Copy_u8Preload;
    123e:	e4 e4       	ldi	r30, 0x44	; 68
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	89 81       	ldd	r24, Y+1	; 0x01
    1244:	80 83       	st	Z, r24
}
    1246:	0f 90       	pop	r0
    1248:	cf 91       	pop	r28
    124a:	df 91       	pop	r29
    124c:	08 95       	ret

0000124e <TIMER2_VidSetCTCValue>:
/*Set CTC Value Function*/
void TIMER2_VidSetCTCValue(u8 Copy_u8CTCValue)
{
    124e:	df 93       	push	r29
    1250:	cf 93       	push	r28
    1252:	0f 92       	push	r0
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
    1258:	89 83       	std	Y+1, r24	; 0x01
	OCR2=Copy_u8CTCValue;
    125a:	e3 e4       	ldi	r30, 0x43	; 67
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	89 81       	ldd	r24, Y+1	; 0x01
    1260:	80 83       	st	Z, r24
}
    1262:	0f 90       	pop	r0
    1264:	cf 91       	pop	r28
    1266:	df 91       	pop	r29
    1268:	08 95       	ret

0000126a <TIMER2_VidOVF_SetCallBack>:
void TIMER2_VidOVF_SetCallBack(void(*Copy_VidCallBack)(void))
{
    126a:	df 93       	push	r29
    126c:	cf 93       	push	r28
    126e:	00 d0       	rcall	.+0      	; 0x1270 <TIMER2_VidOVF_SetCallBack+0x6>
    1270:	cd b7       	in	r28, 0x3d	; 61
    1272:	de b7       	in	r29, 0x3e	; 62
    1274:	9a 83       	std	Y+2, r25	; 0x02
    1276:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_CallBack=Copy_VidCallBack;
    1278:	89 81       	ldd	r24, Y+1	; 0x01
    127a:	9a 81       	ldd	r25, Y+2	; 0x02
    127c:	90 93 a9 00 	sts	0x00A9, r25
    1280:	80 93 a8 00 	sts	0x00A8, r24
}
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	cf 91       	pop	r28
    128a:	df 91       	pop	r29
    128c:	08 95       	ret

0000128e <TIMER2_VidCTC_SetCallBack>:
void TIMER2_VidCTC_SetCallBack(void(*Copy_VidCallBack)(void))
{
    128e:	df 93       	push	r29
    1290:	cf 93       	push	r28
    1292:	00 d0       	rcall	.+0      	; 0x1294 <TIMER2_VidCTC_SetCallBack+0x6>
    1294:	cd b7       	in	r28, 0x3d	; 61
    1296:	de b7       	in	r29, 0x3e	; 62
    1298:	9a 83       	std	Y+2, r25	; 0x02
    129a:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_CallBack=Copy_VidCallBack;
    129c:	89 81       	ldd	r24, Y+1	; 0x01
    129e:	9a 81       	ldd	r25, Y+2	; 0x02
    12a0:	90 93 a9 00 	sts	0x00A9, r25
    12a4:	80 93 a8 00 	sts	0x00A8, r24
}
    12a8:	0f 90       	pop	r0
    12aa:	0f 90       	pop	r0
    12ac:	cf 91       	pop	r28
    12ae:	df 91       	pop	r29
    12b0:	08 95       	ret

000012b2 <__vector_4>:
void __vector_4(void)   __attribute__((signal));
void __vector_4(void)
{
    12b2:	1f 92       	push	r1
    12b4:	0f 92       	push	r0
    12b6:	0f b6       	in	r0, 0x3f	; 63
    12b8:	0f 92       	push	r0
    12ba:	11 24       	eor	r1, r1
    12bc:	2f 93       	push	r18
    12be:	3f 93       	push	r19
    12c0:	4f 93       	push	r20
    12c2:	5f 93       	push	r21
    12c4:	6f 93       	push	r22
    12c6:	7f 93       	push	r23
    12c8:	8f 93       	push	r24
    12ca:	9f 93       	push	r25
    12cc:	af 93       	push	r26
    12ce:	bf 93       	push	r27
    12d0:	ef 93       	push	r30
    12d2:	ff 93       	push	r31
    12d4:	df 93       	push	r29
    12d6:	cf 93       	push	r28
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
	TIMER2_CallBack();
    12dc:	e0 91 a8 00 	lds	r30, 0x00A8
    12e0:	f0 91 a9 00 	lds	r31, 0x00A9
    12e4:	09 95       	icall
}
    12e6:	cf 91       	pop	r28
    12e8:	df 91       	pop	r29
    12ea:	ff 91       	pop	r31
    12ec:	ef 91       	pop	r30
    12ee:	bf 91       	pop	r27
    12f0:	af 91       	pop	r26
    12f2:	9f 91       	pop	r25
    12f4:	8f 91       	pop	r24
    12f6:	7f 91       	pop	r23
    12f8:	6f 91       	pop	r22
    12fa:	5f 91       	pop	r21
    12fc:	4f 91       	pop	r20
    12fe:	3f 91       	pop	r19
    1300:	2f 91       	pop	r18
    1302:	0f 90       	pop	r0
    1304:	0f be       	out	0x3f, r0	; 63
    1306:	0f 90       	pop	r0
    1308:	1f 90       	pop	r1
    130a:	18 95       	reti

0000130c <__vector_5>:
/*timer2 OV*/
void __vector_5(void)   __attribute__((signal));
void __vector_5(void)
{
    130c:	1f 92       	push	r1
    130e:	0f 92       	push	r0
    1310:	0f b6       	in	r0, 0x3f	; 63
    1312:	0f 92       	push	r0
    1314:	11 24       	eor	r1, r1
    1316:	2f 93       	push	r18
    1318:	3f 93       	push	r19
    131a:	4f 93       	push	r20
    131c:	5f 93       	push	r21
    131e:	6f 93       	push	r22
    1320:	7f 93       	push	r23
    1322:	8f 93       	push	r24
    1324:	9f 93       	push	r25
    1326:	af 93       	push	r26
    1328:	bf 93       	push	r27
    132a:	ef 93       	push	r30
    132c:	ff 93       	push	r31
    132e:	df 93       	push	r29
    1330:	cf 93       	push	r28
    1332:	cd b7       	in	r28, 0x3d	; 61
    1334:	de b7       	in	r29, 0x3e	; 62
	TIMER2_CallBack();
    1336:	e0 91 a8 00 	lds	r30, 0x00A8
    133a:	f0 91 a9 00 	lds	r31, 0x00A9
    133e:	09 95       	icall
}
    1340:	cf 91       	pop	r28
    1342:	df 91       	pop	r29
    1344:	ff 91       	pop	r31
    1346:	ef 91       	pop	r30
    1348:	bf 91       	pop	r27
    134a:	af 91       	pop	r26
    134c:	9f 91       	pop	r25
    134e:	8f 91       	pop	r24
    1350:	7f 91       	pop	r23
    1352:	6f 91       	pop	r22
    1354:	5f 91       	pop	r21
    1356:	4f 91       	pop	r20
    1358:	3f 91       	pop	r19
    135a:	2f 91       	pop	r18
    135c:	0f 90       	pop	r0
    135e:	0f be       	out	0x3f, r0	; 63
    1360:	0f 90       	pop	r0
    1362:	1f 90       	pop	r1
    1364:	18 95       	reti

00001366 <MGIE_VidEnable>:

#include"MGIE_Private.h"

/*GIE Enable Function*/
void MGIE_VidEnable(void)
{
    1366:	df 93       	push	r29
    1368:	cf 93       	push	r28
    136a:	cd b7       	in	r28, 0x3d	; 61
    136c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7);
    136e:	af e5       	ldi	r26, 0x5F	; 95
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	ef e5       	ldi	r30, 0x5F	; 95
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	80 68       	ori	r24, 0x80	; 128
    137a:	8c 93       	st	X, r24
}
    137c:	cf 91       	pop	r28
    137e:	df 91       	pop	r29
    1380:	08 95       	ret

00001382 <MGIE_VidDisable>:
/*GIE Disable Function*/
void MGIE_VidDisable(void)
{
    1382:	df 93       	push	r29
    1384:	cf 93       	push	r28
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,7);
    138a:	af e5       	ldi	r26, 0x5F	; 95
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	ef e5       	ldi	r30, 0x5F	; 95
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	8f 77       	andi	r24, 0x7F	; 127
    1396:	8c 93       	st	X, r24
}
    1398:	cf 91       	pop	r28
    139a:	df 91       	pop	r29
    139c:	08 95       	ret

0000139e <MEXTI0_VidInit>:

void (*CallBackFunction)(void);

/* EXTI0 Initialization*/
void MEXTI0_VidInit(void)
{
    139e:	df 93       	push	r29
    13a0:	cf 93       	push	r28
    13a2:	cd b7       	in	r28, 0x3d	; 61
    13a4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR,1);
#elif MEXTI_SET_SENSE_CONTROL==MEXTI_ANY_LOGICAL_CHANGE
	SET_BIT(MCUCR,0);
	CLR_BIT(MCUCR,1);
#elif MEXTI_SET_SENSE_CONTROL==MEXTI_FALLING_EDGE
	CLR_BIT(MCUCR,0);
    13a6:	a5 e5       	ldi	r26, 0x55	; 85
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e5 e5       	ldi	r30, 0x55	; 85
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	8e 7f       	andi	r24, 0xFE	; 254
    13b2:	8c 93       	st	X, r24
	SET_BIT(MCUCR,1);
    13b4:	a5 e5       	ldi	r26, 0x55	; 85
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e5 e5       	ldi	r30, 0x55	; 85
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	82 60       	ori	r24, 0x02	; 2
    13c0:	8c 93       	st	X, r24
	SET_BIT(MCUCR,1);
#else
	#error"Sense Control Option is not valid"
#endif
	/*Enable to EXTI0*/
	SET_BIT(GICR,6);
    13c2:	ab e5       	ldi	r26, 0x5B	; 91
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	eb e5       	ldi	r30, 0x5B	; 91
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	80 64       	ori	r24, 0x40	; 64
    13ce:	8c 93       	st	X, r24
}
    13d0:	cf 91       	pop	r28
    13d2:	df 91       	pop	r29
    13d4:	08 95       	ret

000013d6 <MEXTI1_VidInit>:
/* EXTI1 Initialization*/
void MEXTI1_VidInit(void)
{
    13d6:	df 93       	push	r29
    13d8:	cf 93       	push	r28
    13da:	cd b7       	in	r28, 0x3d	; 61
    13dc:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR,3);
#elif MEXTI_SET_SENSE_CONTROL==MEXTI_ANY_LOGICAL_CHANGE
	SET_BIT(MCUCR,2);
	CLR_BIT(MCUCR,3);
#elif MEXTI_SET_SENSE_CONTROL==MEXTI_FALLING_EDGE
	CLR_BIT(MCUCR,2);
    13de:	a5 e5       	ldi	r26, 0x55	; 85
    13e0:	b0 e0       	ldi	r27, 0x00	; 0
    13e2:	e5 e5       	ldi	r30, 0x55	; 85
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	8b 7f       	andi	r24, 0xFB	; 251
    13ea:	8c 93       	st	X, r24
	SET_BIT(MCUCR,3);
    13ec:	a5 e5       	ldi	r26, 0x55	; 85
    13ee:	b0 e0       	ldi	r27, 0x00	; 0
    13f0:	e5 e5       	ldi	r30, 0x55	; 85
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	88 60       	ori	r24, 0x08	; 8
    13f8:	8c 93       	st	X, r24
	SET_BIT(MCUCR,3);
#else
	#error"Sense Control Option is not valid"
#endif
	/*Enable to EXTI1*/
	SET_BIT(GICR,7);
    13fa:	ab e5       	ldi	r26, 0x5B	; 91
    13fc:	b0 e0       	ldi	r27, 0x00	; 0
    13fe:	eb e5       	ldi	r30, 0x5B	; 91
    1400:	f0 e0       	ldi	r31, 0x00	; 0
    1402:	80 81       	ld	r24, Z
    1404:	80 68       	ori	r24, 0x80	; 128
    1406:	8c 93       	st	X, r24
}
    1408:	cf 91       	pop	r28
    140a:	df 91       	pop	r29
    140c:	08 95       	ret

0000140e <MEXTI2_VidInit>:
/* EXTI2 Initialization*/
void MEXTI2_VidInit(void)
{
    140e:	df 93       	push	r29
    1410:	cf 93       	push	r28
    1412:	cd b7       	in	r28, 0x3d	; 61
    1414:	de b7       	in	r29, 0x3e	; 62
	/*Select Sense Control*/

#if MEXTI_SET_SENSE_CONTROL==MEXTI_FALLING_EDGE
	CLR_BIT(MCUCSR,6);
    1416:	a4 e5       	ldi	r26, 0x54	; 84
    1418:	b0 e0       	ldi	r27, 0x00	; 0
    141a:	e4 e5       	ldi	r30, 0x54	; 84
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	8f 7b       	andi	r24, 0xBF	; 191
    1422:	8c 93       	st	X, r24
	SET_BIT(MCUCSR,6);
#else
	#error"Sense Control Option is not valid"
#endif
	/*Enable to EXTI2*/
	SET_BIT(GICR,5);
    1424:	ab e5       	ldi	r26, 0x5B	; 91
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	eb e5       	ldi	r30, 0x5B	; 91
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	80 62       	ori	r24, 0x20	; 32
    1430:	8c 93       	st	X, r24
}
    1432:	cf 91       	pop	r28
    1434:	df 91       	pop	r29
    1436:	08 95       	ret

00001438 <MEXTI_VidSenseControl>:
/*select sense control Function*/
void MEXTI_VidSenseControl(u8 Copy_u8EXTI_ID,u8 Copy_u8SenseControl)
{
    1438:	df 93       	push	r29
    143a:	cf 93       	push	r28
    143c:	00 d0       	rcall	.+0      	; 0x143e <MEXTI_VidSenseControl+0x6>
    143e:	00 d0       	rcall	.+0      	; 0x1440 <MEXTI_VidSenseControl+0x8>
    1440:	cd b7       	in	r28, 0x3d	; 61
    1442:	de b7       	in	r29, 0x3e	; 62
    1444:	89 83       	std	Y+1, r24	; 0x01
    1446:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8EXTI_ID)
    1448:	89 81       	ldd	r24, Y+1	; 0x01
    144a:	28 2f       	mov	r18, r24
    144c:	30 e0       	ldi	r19, 0x00	; 0
    144e:	3c 83       	std	Y+4, r19	; 0x04
    1450:	2b 83       	std	Y+3, r18	; 0x03
    1452:	8b 81       	ldd	r24, Y+3	; 0x03
    1454:	9c 81       	ldd	r25, Y+4	; 0x04
    1456:	81 30       	cpi	r24, 0x01	; 1
    1458:	91 05       	cpc	r25, r1
    145a:	09 f4       	brne	.+2      	; 0x145e <MEXTI_VidSenseControl+0x26>
    145c:	54 c0       	rjmp	.+168    	; 0x1506 <MEXTI_VidSenseControl+0xce>
    145e:	2b 81       	ldd	r18, Y+3	; 0x03
    1460:	3c 81       	ldd	r19, Y+4	; 0x04
    1462:	22 30       	cpi	r18, 0x02	; 2
    1464:	31 05       	cpc	r19, r1
    1466:	09 f4       	brne	.+2      	; 0x146a <MEXTI_VidSenseControl+0x32>
    1468:	96 c0       	rjmp	.+300    	; 0x1596 <MEXTI_VidSenseControl+0x15e>
    146a:	8b 81       	ldd	r24, Y+3	; 0x03
    146c:	9c 81       	ldd	r25, Y+4	; 0x04
    146e:	00 97       	sbiw	r24, 0x00	; 0
    1470:	09 f0       	breq	.+2      	; 0x1474 <MEXTI_VidSenseControl+0x3c>
    1472:	a6 c0       	rjmp	.+332    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
	{
	case EXTI0:
		if(Copy_u8SenseControl==MEXTI_LOW_LEVEL)
    1474:	8a 81       	ldd	r24, Y+2	; 0x02
    1476:	88 23       	and	r24, r24
    1478:	79 f4       	brne	.+30     	; 0x1498 <MEXTI_VidSenseControl+0x60>
		{
			CLR_BIT(MCUCR,0);
    147a:	a5 e5       	ldi	r26, 0x55	; 85
    147c:	b0 e0       	ldi	r27, 0x00	; 0
    147e:	e5 e5       	ldi	r30, 0x55	; 85
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	8e 7f       	andi	r24, 0xFE	; 254
    1486:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,1);
    1488:	a5 e5       	ldi	r26, 0x55	; 85
    148a:	b0 e0       	ldi	r27, 0x00	; 0
    148c:	e5 e5       	ldi	r30, 0x55	; 85
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	8d 7f       	andi	r24, 0xFD	; 253
    1494:	8c 93       	st	X, r24
    1496:	94 c0       	rjmp	.+296    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_ANY_LOGICAL_CHANGE)
    1498:	8a 81       	ldd	r24, Y+2	; 0x02
    149a:	81 30       	cpi	r24, 0x01	; 1
    149c:	79 f4       	brne	.+30     	; 0x14bc <MEXTI_VidSenseControl+0x84>
		{
			SET_BIT(MCUCR,0);
    149e:	a5 e5       	ldi	r26, 0x55	; 85
    14a0:	b0 e0       	ldi	r27, 0x00	; 0
    14a2:	e5 e5       	ldi	r30, 0x55	; 85
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	81 60       	ori	r24, 0x01	; 1
    14aa:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,1);
    14ac:	a5 e5       	ldi	r26, 0x55	; 85
    14ae:	b0 e0       	ldi	r27, 0x00	; 0
    14b0:	e5 e5       	ldi	r30, 0x55	; 85
    14b2:	f0 e0       	ldi	r31, 0x00	; 0
    14b4:	80 81       	ld	r24, Z
    14b6:	8d 7f       	andi	r24, 0xFD	; 253
    14b8:	8c 93       	st	X, r24
    14ba:	82 c0       	rjmp	.+260    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_FALLING_EDGE)
    14bc:	8a 81       	ldd	r24, Y+2	; 0x02
    14be:	82 30       	cpi	r24, 0x02	; 2
    14c0:	79 f4       	brne	.+30     	; 0x14e0 <MEXTI_VidSenseControl+0xa8>
		{
			CLR_BIT(MCUCR,0);
    14c2:	a5 e5       	ldi	r26, 0x55	; 85
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e5 e5       	ldi	r30, 0x55	; 85
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	80 81       	ld	r24, Z
    14cc:	8e 7f       	andi	r24, 0xFE	; 254
    14ce:	8c 93       	st	X, r24
			SET_BIT(MCUCR,1);
    14d0:	a5 e5       	ldi	r26, 0x55	; 85
    14d2:	b0 e0       	ldi	r27, 0x00	; 0
    14d4:	e5 e5       	ldi	r30, 0x55	; 85
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	80 81       	ld	r24, Z
    14da:	82 60       	ori	r24, 0x02	; 2
    14dc:	8c 93       	st	X, r24
    14de:	70 c0       	rjmp	.+224    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_RISING_EDGE)
    14e0:	8a 81       	ldd	r24, Y+2	; 0x02
    14e2:	83 30       	cpi	r24, 0x03	; 3
    14e4:	09 f0       	breq	.+2      	; 0x14e8 <MEXTI_VidSenseControl+0xb0>
    14e6:	6c c0       	rjmp	.+216    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		{
			SET_BIT(MCUCR,0);
    14e8:	a5 e5       	ldi	r26, 0x55	; 85
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e5 e5       	ldi	r30, 0x55	; 85
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	81 60       	ori	r24, 0x01	; 1
    14f4:	8c 93       	st	X, r24
			SET_BIT(MCUCR,1);
    14f6:	a5 e5       	ldi	r26, 0x55	; 85
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	e5 e5       	ldi	r30, 0x55	; 85
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
    1500:	82 60       	ori	r24, 0x02	; 2
    1502:	8c 93       	st	X, r24
    1504:	5d c0       	rjmp	.+186    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		{
			/*Do Nothing*/
		}
		break;
	case EXTI1:
		if(Copy_u8SenseControl==MEXTI_LOW_LEVEL)
    1506:	8a 81       	ldd	r24, Y+2	; 0x02
    1508:	88 23       	and	r24, r24
    150a:	79 f4       	brne	.+30     	; 0x152a <MEXTI_VidSenseControl+0xf2>
		{
			CLR_BIT(MCUCR,2);
    150c:	a5 e5       	ldi	r26, 0x55	; 85
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	e5 e5       	ldi	r30, 0x55	; 85
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	80 81       	ld	r24, Z
    1516:	8b 7f       	andi	r24, 0xFB	; 251
    1518:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,3);
    151a:	a5 e5       	ldi	r26, 0x55	; 85
    151c:	b0 e0       	ldi	r27, 0x00	; 0
    151e:	e5 e5       	ldi	r30, 0x55	; 85
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	80 81       	ld	r24, Z
    1524:	87 7f       	andi	r24, 0xF7	; 247
    1526:	8c 93       	st	X, r24
    1528:	4b c0       	rjmp	.+150    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_ANY_LOGICAL_CHANGE)
    152a:	8a 81       	ldd	r24, Y+2	; 0x02
    152c:	81 30       	cpi	r24, 0x01	; 1
    152e:	79 f4       	brne	.+30     	; 0x154e <MEXTI_VidSenseControl+0x116>
		{
			SET_BIT(MCUCR,2);
    1530:	a5 e5       	ldi	r26, 0x55	; 85
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	e5 e5       	ldi	r30, 0x55	; 85
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	84 60       	ori	r24, 0x04	; 4
    153c:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,3);
    153e:	a5 e5       	ldi	r26, 0x55	; 85
    1540:	b0 e0       	ldi	r27, 0x00	; 0
    1542:	e5 e5       	ldi	r30, 0x55	; 85
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	87 7f       	andi	r24, 0xF7	; 247
    154a:	8c 93       	st	X, r24
    154c:	39 c0       	rjmp	.+114    	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_FALLING_EDGE)
    154e:	8a 81       	ldd	r24, Y+2	; 0x02
    1550:	82 30       	cpi	r24, 0x02	; 2
    1552:	79 f4       	brne	.+30     	; 0x1572 <MEXTI_VidSenseControl+0x13a>
		{
			CLR_BIT(MCUCR,2);
    1554:	a5 e5       	ldi	r26, 0x55	; 85
    1556:	b0 e0       	ldi	r27, 0x00	; 0
    1558:	e5 e5       	ldi	r30, 0x55	; 85
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	80 81       	ld	r24, Z
    155e:	8b 7f       	andi	r24, 0xFB	; 251
    1560:	8c 93       	st	X, r24
			SET_BIT(MCUCR,3);
    1562:	a5 e5       	ldi	r26, 0x55	; 85
    1564:	b0 e0       	ldi	r27, 0x00	; 0
    1566:	e5 e5       	ldi	r30, 0x55	; 85
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	80 81       	ld	r24, Z
    156c:	88 60       	ori	r24, 0x08	; 8
    156e:	8c 93       	st	X, r24
    1570:	27 c0       	rjmp	.+78     	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_RISING_EDGE)
    1572:	8a 81       	ldd	r24, Y+2	; 0x02
    1574:	83 30       	cpi	r24, 0x03	; 3
    1576:	21 f5       	brne	.+72     	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		{
			SET_BIT(MCUCR,2);
    1578:	a5 e5       	ldi	r26, 0x55	; 85
    157a:	b0 e0       	ldi	r27, 0x00	; 0
    157c:	e5 e5       	ldi	r30, 0x55	; 85
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	84 60       	ori	r24, 0x04	; 4
    1584:	8c 93       	st	X, r24
			SET_BIT(MCUCR,3);
    1586:	a5 e5       	ldi	r26, 0x55	; 85
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	e5 e5       	ldi	r30, 0x55	; 85
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	88 60       	ori	r24, 0x08	; 8
    1592:	8c 93       	st	X, r24
    1594:	15 c0       	rjmp	.+42     	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		{
			/*Do Nothing*/
		}
		break;
	case EXTI2:
		if(Copy_u8SenseControl==MEXTI_FALLING_EDGE)
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	82 30       	cpi	r24, 0x02	; 2
    159a:	41 f4       	brne	.+16     	; 0x15ac <MEXTI_VidSenseControl+0x174>
		{
			CLR_BIT(MCUCSR,6);
    159c:	a4 e5       	ldi	r26, 0x54	; 84
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	e4 e5       	ldi	r30, 0x54	; 84
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	8f 7b       	andi	r24, 0xBF	; 191
    15a8:	8c 93       	st	X, r24
    15aa:	0a c0       	rjmp	.+20     	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		}
		else if(Copy_u8SenseControl==MEXTI_RISING_EDGE)
    15ac:	8a 81       	ldd	r24, Y+2	; 0x02
    15ae:	83 30       	cpi	r24, 0x03	; 3
    15b0:	39 f4       	brne	.+14     	; 0x15c0 <MEXTI_VidSenseControl+0x188>
		{
			SET_BIT(MCUCSR,6);
    15b2:	a4 e5       	ldi	r26, 0x54	; 84
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e4 e5       	ldi	r30, 0x54	; 84
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	80 64       	ori	r24, 0x40	; 64
    15be:	8c 93       	st	X, r24
		{
			/*Do Nothing*/
		}
		break;
	}
}
    15c0:	0f 90       	pop	r0
    15c2:	0f 90       	pop	r0
    15c4:	0f 90       	pop	r0
    15c6:	0f 90       	pop	r0
    15c8:	cf 91       	pop	r28
    15ca:	df 91       	pop	r29
    15cc:	08 95       	ret

000015ce <EXTI0_Set_CallBackFunction>:

void EXTI0_Set_CallBackFunction(void (*Copy_CallBackFunction)(void))
{
    15ce:	df 93       	push	r29
    15d0:	cf 93       	push	r28
    15d2:	00 d0       	rcall	.+0      	; 0x15d4 <EXTI0_Set_CallBackFunction+0x6>
    15d4:	cd b7       	in	r28, 0x3d	; 61
    15d6:	de b7       	in	r29, 0x3e	; 62
    15d8:	9a 83       	std	Y+2, r25	; 0x02
    15da:	89 83       	std	Y+1, r24	; 0x01
	CallBackFunction=Copy_CallBackFunction;
    15dc:	89 81       	ldd	r24, Y+1	; 0x01
    15de:	9a 81       	ldd	r25, Y+2	; 0x02
    15e0:	90 93 ad 00 	sts	0x00AD, r25
    15e4:	80 93 ac 00 	sts	0x00AC, r24
}
    15e8:	0f 90       	pop	r0
    15ea:	0f 90       	pop	r0
    15ec:	cf 91       	pop	r28
    15ee:	df 91       	pop	r29
    15f0:	08 95       	ret

000015f2 <__vector_1>:
void __vector_1(void)       __attribute__((signal));
void __vector_1(void)
{
    15f2:	1f 92       	push	r1
    15f4:	0f 92       	push	r0
    15f6:	0f b6       	in	r0, 0x3f	; 63
    15f8:	0f 92       	push	r0
    15fa:	11 24       	eor	r1, r1
    15fc:	2f 93       	push	r18
    15fe:	3f 93       	push	r19
    1600:	4f 93       	push	r20
    1602:	5f 93       	push	r21
    1604:	6f 93       	push	r22
    1606:	7f 93       	push	r23
    1608:	8f 93       	push	r24
    160a:	9f 93       	push	r25
    160c:	af 93       	push	r26
    160e:	bf 93       	push	r27
    1610:	ef 93       	push	r30
    1612:	ff 93       	push	r31
    1614:	df 93       	push	r29
    1616:	cf 93       	push	r28
    1618:	cd b7       	in	r28, 0x3d	; 61
    161a:	de b7       	in	r29, 0x3e	; 62
	CallBackFunction();
    161c:	e0 91 ac 00 	lds	r30, 0x00AC
    1620:	f0 91 ad 00 	lds	r31, 0x00AD
    1624:	09 95       	icall
	//HLED_VidLed_Toggle(&LED1);
}
    1626:	cf 91       	pop	r28
    1628:	df 91       	pop	r29
    162a:	ff 91       	pop	r31
    162c:	ef 91       	pop	r30
    162e:	bf 91       	pop	r27
    1630:	af 91       	pop	r26
    1632:	9f 91       	pop	r25
    1634:	8f 91       	pop	r24
    1636:	7f 91       	pop	r23
    1638:	6f 91       	pop	r22
    163a:	5f 91       	pop	r21
    163c:	4f 91       	pop	r20
    163e:	3f 91       	pop	r19
    1640:	2f 91       	pop	r18
    1642:	0f 90       	pop	r0
    1644:	0f be       	out	0x3f, r0	; 63
    1646:	0f 90       	pop	r0
    1648:	1f 90       	pop	r1
    164a:	18 95       	reti

0000164c <MDIO_Error_State_SetPinDirection>:
#include"MDIO_Private.h"
#include"MDIO_Interface.h"

/*Set Pin Direction Function */
Error_State MDIO_Error_State_SetPinDirection(u8 Copy_u8PinNumber,u8  Copy_u8PortNumber,u8 Copy_u8PinDirection)
{
    164c:	df 93       	push	r29
    164e:	cf 93       	push	r28
    1650:	00 d0       	rcall	.+0      	; 0x1652 <MDIO_Error_State_SetPinDirection+0x6>
    1652:	00 d0       	rcall	.+0      	; 0x1654 <MDIO_Error_State_SetPinDirection+0x8>
    1654:	00 d0       	rcall	.+0      	; 0x1656 <MDIO_Error_State_SetPinDirection+0xa>
    1656:	cd b7       	in	r28, 0x3d	; 61
    1658:	de b7       	in	r29, 0x3e	; 62
    165a:	8a 83       	std	Y+2, r24	; 0x02
    165c:	6b 83       	std	Y+3, r22	; 0x03
    165e:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    1660:	81 e0       	ldi	r24, 0x01	; 1
    1662:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))
    1664:	8a 81       	ldd	r24, Y+2	; 0x02
    1666:	88 30       	cpi	r24, 0x08	; 8
    1668:	08 f0       	brcs	.+2      	; 0x166c <MDIO_Error_State_SetPinDirection+0x20>
    166a:	e8 c0       	rjmp	.+464    	; 0x183c <MDIO_Error_State_SetPinDirection+0x1f0>
	{
		switch(Copy_u8PortNumber)
    166c:	8b 81       	ldd	r24, Y+3	; 0x03
    166e:	28 2f       	mov	r18, r24
    1670:	30 e0       	ldi	r19, 0x00	; 0
    1672:	3e 83       	std	Y+6, r19	; 0x06
    1674:	2d 83       	std	Y+5, r18	; 0x05
    1676:	8d 81       	ldd	r24, Y+5	; 0x05
    1678:	9e 81       	ldd	r25, Y+6	; 0x06
    167a:	81 30       	cpi	r24, 0x01	; 1
    167c:	91 05       	cpc	r25, r1
    167e:	09 f4       	brne	.+2      	; 0x1682 <MDIO_Error_State_SetPinDirection+0x36>
    1680:	48 c0       	rjmp	.+144    	; 0x1712 <MDIO_Error_State_SetPinDirection+0xc6>
    1682:	2d 81       	ldd	r18, Y+5	; 0x05
    1684:	3e 81       	ldd	r19, Y+6	; 0x06
    1686:	22 30       	cpi	r18, 0x02	; 2
    1688:	31 05       	cpc	r19, r1
    168a:	2c f4       	brge	.+10     	; 0x1696 <MDIO_Error_State_SetPinDirection+0x4a>
    168c:	8d 81       	ldd	r24, Y+5	; 0x05
    168e:	9e 81       	ldd	r25, Y+6	; 0x06
    1690:	00 97       	sbiw	r24, 0x00	; 0
    1692:	71 f0       	breq	.+28     	; 0x16b0 <MDIO_Error_State_SetPinDirection+0x64>
    1694:	d1 c0       	rjmp	.+418    	; 0x1838 <MDIO_Error_State_SetPinDirection+0x1ec>
    1696:	2d 81       	ldd	r18, Y+5	; 0x05
    1698:	3e 81       	ldd	r19, Y+6	; 0x06
    169a:	22 30       	cpi	r18, 0x02	; 2
    169c:	31 05       	cpc	r19, r1
    169e:	09 f4       	brne	.+2      	; 0x16a2 <MDIO_Error_State_SetPinDirection+0x56>
    16a0:	69 c0       	rjmp	.+210    	; 0x1774 <MDIO_Error_State_SetPinDirection+0x128>
    16a2:	8d 81       	ldd	r24, Y+5	; 0x05
    16a4:	9e 81       	ldd	r25, Y+6	; 0x06
    16a6:	83 30       	cpi	r24, 0x03	; 3
    16a8:	91 05       	cpc	r25, r1
    16aa:	09 f4       	brne	.+2      	; 0x16ae <MDIO_Error_State_SetPinDirection+0x62>
    16ac:	94 c0       	rjmp	.+296    	; 0x17d6 <MDIO_Error_State_SetPinDirection+0x18a>
    16ae:	c4 c0       	rjmp	.+392    	; 0x1838 <MDIO_Error_State_SetPinDirection+0x1ec>
		{
		case MDIO_PORTA:
			if(Copy_u8PinDirection==PIN_OUTPUT)
    16b0:	8c 81       	ldd	r24, Y+4	; 0x04
    16b2:	81 30       	cpi	r24, 0x01	; 1
    16b4:	a1 f4       	brne	.+40     	; 0x16de <MDIO_Error_State_SetPinDirection+0x92>
			{
				SET_BIT(DDRA,Copy_u8PinNumber);
    16b6:	aa e3       	ldi	r26, 0x3A	; 58
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	ea e3       	ldi	r30, 0x3A	; 58
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	48 2f       	mov	r20, r24
    16c2:	8a 81       	ldd	r24, Y+2	; 0x02
    16c4:	28 2f       	mov	r18, r24
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	81 e0       	ldi	r24, 0x01	; 1
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	02 2e       	mov	r0, r18
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <MDIO_Error_State_SetPinDirection+0x88>
    16d0:	88 0f       	add	r24, r24
    16d2:	99 1f       	adc	r25, r25
    16d4:	0a 94       	dec	r0
    16d6:	e2 f7       	brpl	.-8      	; 0x16d0 <MDIO_Error_State_SetPinDirection+0x84>
    16d8:	84 2b       	or	r24, r20
    16da:	8c 93       	st	X, r24
    16dc:	b0 c0       	rjmp	.+352    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else if(Copy_u8PinDirection==PIN_INPUT)
    16de:	8c 81       	ldd	r24, Y+4	; 0x04
    16e0:	88 23       	and	r24, r24
    16e2:	a9 f4       	brne	.+42     	; 0x170e <MDIO_Error_State_SetPinDirection+0xc2>
			{
				CLR_BIT(DDRA,Copy_u8PinNumber);
    16e4:	aa e3       	ldi	r26, 0x3A	; 58
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	ea e3       	ldi	r30, 0x3A	; 58
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	80 81       	ld	r24, Z
    16ee:	48 2f       	mov	r20, r24
    16f0:	8a 81       	ldd	r24, Y+2	; 0x02
    16f2:	28 2f       	mov	r18, r24
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	81 e0       	ldi	r24, 0x01	; 1
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	02 2e       	mov	r0, r18
    16fc:	02 c0       	rjmp	.+4      	; 0x1702 <MDIO_Error_State_SetPinDirection+0xb6>
    16fe:	88 0f       	add	r24, r24
    1700:	99 1f       	adc	r25, r25
    1702:	0a 94       	dec	r0
    1704:	e2 f7       	brpl	.-8      	; 0x16fe <MDIO_Error_State_SetPinDirection+0xb2>
    1706:	80 95       	com	r24
    1708:	84 23       	and	r24, r20
    170a:	8c 93       	st	X, r24
    170c:	98 c0       	rjmp	.+304    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    170e:	19 82       	std	Y+1, r1	; 0x01
    1710:	96 c0       	rjmp	.+300    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			break;
		case MDIO_PORTB:
			if(Copy_u8PinDirection==PIN_OUTPUT)
    1712:	8c 81       	ldd	r24, Y+4	; 0x04
    1714:	81 30       	cpi	r24, 0x01	; 1
    1716:	a1 f4       	brne	.+40     	; 0x1740 <MDIO_Error_State_SetPinDirection+0xf4>
			{
				SET_BIT(DDRB,Copy_u8PinNumber);
    1718:	a7 e3       	ldi	r26, 0x37	; 55
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	e7 e3       	ldi	r30, 0x37	; 55
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	48 2f       	mov	r20, r24
    1724:	8a 81       	ldd	r24, Y+2	; 0x02
    1726:	28 2f       	mov	r18, r24
    1728:	30 e0       	ldi	r19, 0x00	; 0
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	02 2e       	mov	r0, r18
    1730:	02 c0       	rjmp	.+4      	; 0x1736 <MDIO_Error_State_SetPinDirection+0xea>
    1732:	88 0f       	add	r24, r24
    1734:	99 1f       	adc	r25, r25
    1736:	0a 94       	dec	r0
    1738:	e2 f7       	brpl	.-8      	; 0x1732 <MDIO_Error_State_SetPinDirection+0xe6>
    173a:	84 2b       	or	r24, r20
    173c:	8c 93       	st	X, r24
    173e:	7f c0       	rjmp	.+254    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else if(Copy_u8PinDirection==PIN_INPUT)
    1740:	8c 81       	ldd	r24, Y+4	; 0x04
    1742:	88 23       	and	r24, r24
    1744:	a9 f4       	brne	.+42     	; 0x1770 <MDIO_Error_State_SetPinDirection+0x124>
			{
				CLR_BIT(DDRB,Copy_u8PinNumber);
    1746:	a7 e3       	ldi	r26, 0x37	; 55
    1748:	b0 e0       	ldi	r27, 0x00	; 0
    174a:	e7 e3       	ldi	r30, 0x37	; 55
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	48 2f       	mov	r20, r24
    1752:	8a 81       	ldd	r24, Y+2	; 0x02
    1754:	28 2f       	mov	r18, r24
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	81 e0       	ldi	r24, 0x01	; 1
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	02 2e       	mov	r0, r18
    175e:	02 c0       	rjmp	.+4      	; 0x1764 <MDIO_Error_State_SetPinDirection+0x118>
    1760:	88 0f       	add	r24, r24
    1762:	99 1f       	adc	r25, r25
    1764:	0a 94       	dec	r0
    1766:	e2 f7       	brpl	.-8      	; 0x1760 <MDIO_Error_State_SetPinDirection+0x114>
    1768:	80 95       	com	r24
    176a:	84 23       	and	r24, r20
    176c:	8c 93       	st	X, r24
    176e:	67 c0       	rjmp	.+206    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    1770:	19 82       	std	Y+1, r1	; 0x01
    1772:	65 c0       	rjmp	.+202    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			break;
		case MDIO_PORTC:
			if(Copy_u8PinDirection==PIN_OUTPUT)
    1774:	8c 81       	ldd	r24, Y+4	; 0x04
    1776:	81 30       	cpi	r24, 0x01	; 1
    1778:	a1 f4       	brne	.+40     	; 0x17a2 <MDIO_Error_State_SetPinDirection+0x156>
			{
				SET_BIT(DDRC,Copy_u8PinNumber);
    177a:	a4 e3       	ldi	r26, 0x34	; 52
    177c:	b0 e0       	ldi	r27, 0x00	; 0
    177e:	e4 e3       	ldi	r30, 0x34	; 52
    1780:	f0 e0       	ldi	r31, 0x00	; 0
    1782:	80 81       	ld	r24, Z
    1784:	48 2f       	mov	r20, r24
    1786:	8a 81       	ldd	r24, Y+2	; 0x02
    1788:	28 2f       	mov	r18, r24
    178a:	30 e0       	ldi	r19, 0x00	; 0
    178c:	81 e0       	ldi	r24, 0x01	; 1
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	02 2e       	mov	r0, r18
    1792:	02 c0       	rjmp	.+4      	; 0x1798 <MDIO_Error_State_SetPinDirection+0x14c>
    1794:	88 0f       	add	r24, r24
    1796:	99 1f       	adc	r25, r25
    1798:	0a 94       	dec	r0
    179a:	e2 f7       	brpl	.-8      	; 0x1794 <MDIO_Error_State_SetPinDirection+0x148>
    179c:	84 2b       	or	r24, r20
    179e:	8c 93       	st	X, r24
    17a0:	4e c0       	rjmp	.+156    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else if(Copy_u8PinDirection==PIN_INPUT)
    17a2:	8c 81       	ldd	r24, Y+4	; 0x04
    17a4:	88 23       	and	r24, r24
    17a6:	a9 f4       	brne	.+42     	; 0x17d2 <MDIO_Error_State_SetPinDirection+0x186>
			{
				CLR_BIT(DDRC,Copy_u8PinNumber);
    17a8:	a4 e3       	ldi	r26, 0x34	; 52
    17aa:	b0 e0       	ldi	r27, 0x00	; 0
    17ac:	e4 e3       	ldi	r30, 0x34	; 52
    17ae:	f0 e0       	ldi	r31, 0x00	; 0
    17b0:	80 81       	ld	r24, Z
    17b2:	48 2f       	mov	r20, r24
    17b4:	8a 81       	ldd	r24, Y+2	; 0x02
    17b6:	28 2f       	mov	r18, r24
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	81 e0       	ldi	r24, 0x01	; 1
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	02 2e       	mov	r0, r18
    17c0:	02 c0       	rjmp	.+4      	; 0x17c6 <MDIO_Error_State_SetPinDirection+0x17a>
    17c2:	88 0f       	add	r24, r24
    17c4:	99 1f       	adc	r25, r25
    17c6:	0a 94       	dec	r0
    17c8:	e2 f7       	brpl	.-8      	; 0x17c2 <MDIO_Error_State_SetPinDirection+0x176>
    17ca:	80 95       	com	r24
    17cc:	84 23       	and	r24, r20
    17ce:	8c 93       	st	X, r24
    17d0:	36 c0       	rjmp	.+108    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    17d2:	19 82       	std	Y+1, r1	; 0x01
    17d4:	34 c0       	rjmp	.+104    	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			break;	
		case MDIO_PORTD:
			if(Copy_u8PinDirection==PIN_OUTPUT)
    17d6:	8c 81       	ldd	r24, Y+4	; 0x04
    17d8:	81 30       	cpi	r24, 0x01	; 1
    17da:	a1 f4       	brne	.+40     	; 0x1804 <MDIO_Error_State_SetPinDirection+0x1b8>
			{
				SET_BIT(DDRD,Copy_u8PinNumber);
    17dc:	a1 e3       	ldi	r26, 0x31	; 49
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	e1 e3       	ldi	r30, 0x31	; 49
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	80 81       	ld	r24, Z
    17e6:	48 2f       	mov	r20, r24
    17e8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ea:	28 2f       	mov	r18, r24
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	02 2e       	mov	r0, r18
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <MDIO_Error_State_SetPinDirection+0x1ae>
    17f6:	88 0f       	add	r24, r24
    17f8:	99 1f       	adc	r25, r25
    17fa:	0a 94       	dec	r0
    17fc:	e2 f7       	brpl	.-8      	; 0x17f6 <MDIO_Error_State_SetPinDirection+0x1aa>
    17fe:	84 2b       	or	r24, r20
    1800:	8c 93       	st	X, r24
    1802:	1d c0       	rjmp	.+58     	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else if(Copy_u8PinDirection==PIN_INPUT)
    1804:	8c 81       	ldd	r24, Y+4	; 0x04
    1806:	88 23       	and	r24, r24
    1808:	a9 f4       	brne	.+42     	; 0x1834 <MDIO_Error_State_SetPinDirection+0x1e8>
			{
				CLR_BIT(DDRD,Copy_u8PinNumber);
    180a:	a1 e3       	ldi	r26, 0x31	; 49
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e1 e3       	ldi	r30, 0x31	; 49
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	48 2f       	mov	r20, r24
    1816:	8a 81       	ldd	r24, Y+2	; 0x02
    1818:	28 2f       	mov	r18, r24
    181a:	30 e0       	ldi	r19, 0x00	; 0
    181c:	81 e0       	ldi	r24, 0x01	; 1
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	02 2e       	mov	r0, r18
    1822:	02 c0       	rjmp	.+4      	; 0x1828 <MDIO_Error_State_SetPinDirection+0x1dc>
    1824:	88 0f       	add	r24, r24
    1826:	99 1f       	adc	r25, r25
    1828:	0a 94       	dec	r0
    182a:	e2 f7       	brpl	.-8      	; 0x1824 <MDIO_Error_State_SetPinDirection+0x1d8>
    182c:	80 95       	com	r24
    182e:	84 23       	and	r24, r20
    1830:	8c 93       	st	X, r24
    1832:	05 c0       	rjmp	.+10     	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    1834:	19 82       	std	Y+1, r1	; 0x01
    1836:	03 c0       	rjmp	.+6      	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			}
			break;
		default:
			LOC_Error_State_ReturnState=NOK;
    1838:	19 82       	std	Y+1, r1	; 0x01
    183a:	01 c0       	rjmp	.+2      	; 0x183e <MDIO_Error_State_SetPinDirection+0x1f2>
			break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    183c:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_Error_State_ReturnState;
    183e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1840:	26 96       	adiw	r28, 0x06	; 6
    1842:	0f b6       	in	r0, 0x3f	; 63
    1844:	f8 94       	cli
    1846:	de bf       	out	0x3e, r29	; 62
    1848:	0f be       	out	0x3f, r0	; 63
    184a:	cd bf       	out	0x3d, r28	; 61
    184c:	cf 91       	pop	r28
    184e:	df 91       	pop	r29
    1850:	08 95       	ret

00001852 <MDIO_Error_State_SetPortDirection>:
/*Set Port Direction Function */
Error_State MDIO_Error_State_SetPortDirection(u8 Copy_u8PortNumber,u8 Copy_u8PortDirection)
{
    1852:	df 93       	push	r29
    1854:	cf 93       	push	r28
    1856:	00 d0       	rcall	.+0      	; 0x1858 <MDIO_Error_State_SetPortDirection+0x6>
    1858:	00 d0       	rcall	.+0      	; 0x185a <MDIO_Error_State_SetPortDirection+0x8>
    185a:	0f 92       	push	r0
    185c:	cd b7       	in	r28, 0x3d	; 61
    185e:	de b7       	in	r29, 0x3e	; 62
    1860:	8a 83       	std	Y+2, r24	; 0x02
    1862:	6b 83       	std	Y+3, r22	; 0x03
	Error_State LOC_Error_State_ReturnState=OK;
    1864:	81 e0       	ldi	r24, 0x01	; 1
    1866:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PortDirection==PORT_OUTPUT)||(Copy_u8PortDirection==PORT_INPUT))
    1868:	8b 81       	ldd	r24, Y+3	; 0x03
    186a:	8f 3f       	cpi	r24, 0xFF	; 255
    186c:	19 f0       	breq	.+6      	; 0x1874 <MDIO_Error_State_SetPortDirection+0x22>
    186e:	8b 81       	ldd	r24, Y+3	; 0x03
    1870:	88 23       	and	r24, r24
    1872:	a9 f5       	brne	.+106    	; 0x18de <MDIO_Error_State_SetPortDirection+0x8c>
	{
		switch(Copy_u8PortNumber)
    1874:	8a 81       	ldd	r24, Y+2	; 0x02
    1876:	28 2f       	mov	r18, r24
    1878:	30 e0       	ldi	r19, 0x00	; 0
    187a:	3d 83       	std	Y+5, r19	; 0x05
    187c:	2c 83       	std	Y+4, r18	; 0x04
    187e:	8c 81       	ldd	r24, Y+4	; 0x04
    1880:	9d 81       	ldd	r25, Y+5	; 0x05
    1882:	81 30       	cpi	r24, 0x01	; 1
    1884:	91 05       	cpc	r25, r1
    1886:	d1 f0       	breq	.+52     	; 0x18bc <MDIO_Error_State_SetPortDirection+0x6a>
    1888:	2c 81       	ldd	r18, Y+4	; 0x04
    188a:	3d 81       	ldd	r19, Y+5	; 0x05
    188c:	22 30       	cpi	r18, 0x02	; 2
    188e:	31 05       	cpc	r19, r1
    1890:	2c f4       	brge	.+10     	; 0x189c <MDIO_Error_State_SetPortDirection+0x4a>
    1892:	8c 81       	ldd	r24, Y+4	; 0x04
    1894:	9d 81       	ldd	r25, Y+5	; 0x05
    1896:	00 97       	sbiw	r24, 0x00	; 0
    1898:	61 f0       	breq	.+24     	; 0x18b2 <MDIO_Error_State_SetPortDirection+0x60>
    189a:	1f c0       	rjmp	.+62     	; 0x18da <MDIO_Error_State_SetPortDirection+0x88>
    189c:	2c 81       	ldd	r18, Y+4	; 0x04
    189e:	3d 81       	ldd	r19, Y+5	; 0x05
    18a0:	22 30       	cpi	r18, 0x02	; 2
    18a2:	31 05       	cpc	r19, r1
    18a4:	81 f0       	breq	.+32     	; 0x18c6 <MDIO_Error_State_SetPortDirection+0x74>
    18a6:	8c 81       	ldd	r24, Y+4	; 0x04
    18a8:	9d 81       	ldd	r25, Y+5	; 0x05
    18aa:	83 30       	cpi	r24, 0x03	; 3
    18ac:	91 05       	cpc	r25, r1
    18ae:	81 f0       	breq	.+32     	; 0x18d0 <MDIO_Error_State_SetPortDirection+0x7e>
    18b0:	14 c0       	rjmp	.+40     	; 0x18da <MDIO_Error_State_SetPortDirection+0x88>
		{
		case MDIO_PORTA:
			DDRA=Copy_u8PortDirection;
    18b2:	ea e3       	ldi	r30, 0x3A	; 58
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	8b 81       	ldd	r24, Y+3	; 0x03
    18b8:	80 83       	st	Z, r24
    18ba:	12 c0       	rjmp	.+36     	; 0x18e0 <MDIO_Error_State_SetPortDirection+0x8e>
			break;
		case MDIO_PORTB:
			DDRB=Copy_u8PortDirection;
    18bc:	e7 e3       	ldi	r30, 0x37	; 55
    18be:	f0 e0       	ldi	r31, 0x00	; 0
    18c0:	8b 81       	ldd	r24, Y+3	; 0x03
    18c2:	80 83       	st	Z, r24
    18c4:	0d c0       	rjmp	.+26     	; 0x18e0 <MDIO_Error_State_SetPortDirection+0x8e>
			break;
		case MDIO_PORTC:
			DDRC=Copy_u8PortDirection;
    18c6:	e4 e3       	ldi	r30, 0x34	; 52
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	8b 81       	ldd	r24, Y+3	; 0x03
    18cc:	80 83       	st	Z, r24
    18ce:	08 c0       	rjmp	.+16     	; 0x18e0 <MDIO_Error_State_SetPortDirection+0x8e>
			break;
		case MDIO_PORTD:
			DDRD=Copy_u8PortDirection;
    18d0:	e1 e3       	ldi	r30, 0x31	; 49
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	8b 81       	ldd	r24, Y+3	; 0x03
    18d6:	80 83       	st	Z, r24
    18d8:	03 c0       	rjmp	.+6      	; 0x18e0 <MDIO_Error_State_SetPortDirection+0x8e>
			break;
		default:
			LOC_Error_State_ReturnState=NOK;
    18da:	19 82       	std	Y+1, r1	; 0x01
    18dc:	01 c0       	rjmp	.+2      	; 0x18e0 <MDIO_Error_State_SetPortDirection+0x8e>
			break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    18de:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
}
    18e2:	0f 90       	pop	r0
    18e4:	0f 90       	pop	r0
    18e6:	0f 90       	pop	r0
    18e8:	0f 90       	pop	r0
    18ea:	0f 90       	pop	r0
    18ec:	cf 91       	pop	r28
    18ee:	df 91       	pop	r29
    18f0:	08 95       	ret

000018f2 <MDIO_Error_State_SetPinValue>:

/*Set Pin Value Function */
Error_State MDIO_Error_State_SetPinValue(u8 Copy_u8PinNumber,u8 Copy_u8PortNumber,u8 Copy_u8PinValue)
{
    18f2:	df 93       	push	r29
    18f4:	cf 93       	push	r28
    18f6:	00 d0       	rcall	.+0      	; 0x18f8 <MDIO_Error_State_SetPinValue+0x6>
    18f8:	00 d0       	rcall	.+0      	; 0x18fa <MDIO_Error_State_SetPinValue+0x8>
    18fa:	00 d0       	rcall	.+0      	; 0x18fc <MDIO_Error_State_SetPinValue+0xa>
    18fc:	cd b7       	in	r28, 0x3d	; 61
    18fe:	de b7       	in	r29, 0x3e	; 62
    1900:	8a 83       	std	Y+2, r24	; 0x02
    1902:	6b 83       	std	Y+3, r22	; 0x03
    1904:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    1906:	81 e0       	ldi	r24, 0x01	; 1
    1908:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))
    190a:	8a 81       	ldd	r24, Y+2	; 0x02
    190c:	88 30       	cpi	r24, 0x08	; 8
    190e:	08 f0       	brcs	.+2      	; 0x1912 <MDIO_Error_State_SetPinValue+0x20>
    1910:	e8 c0       	rjmp	.+464    	; 0x1ae2 <MDIO_Error_State_SetPinValue+0x1f0>
	{
		switch(Copy_u8PortNumber)
    1912:	8b 81       	ldd	r24, Y+3	; 0x03
    1914:	28 2f       	mov	r18, r24
    1916:	30 e0       	ldi	r19, 0x00	; 0
    1918:	3e 83       	std	Y+6, r19	; 0x06
    191a:	2d 83       	std	Y+5, r18	; 0x05
    191c:	8d 81       	ldd	r24, Y+5	; 0x05
    191e:	9e 81       	ldd	r25, Y+6	; 0x06
    1920:	81 30       	cpi	r24, 0x01	; 1
    1922:	91 05       	cpc	r25, r1
    1924:	09 f4       	brne	.+2      	; 0x1928 <MDIO_Error_State_SetPinValue+0x36>
    1926:	48 c0       	rjmp	.+144    	; 0x19b8 <MDIO_Error_State_SetPinValue+0xc6>
    1928:	2d 81       	ldd	r18, Y+5	; 0x05
    192a:	3e 81       	ldd	r19, Y+6	; 0x06
    192c:	22 30       	cpi	r18, 0x02	; 2
    192e:	31 05       	cpc	r19, r1
    1930:	2c f4       	brge	.+10     	; 0x193c <MDIO_Error_State_SetPinValue+0x4a>
    1932:	8d 81       	ldd	r24, Y+5	; 0x05
    1934:	9e 81       	ldd	r25, Y+6	; 0x06
    1936:	00 97       	sbiw	r24, 0x00	; 0
    1938:	71 f0       	breq	.+28     	; 0x1956 <MDIO_Error_State_SetPinValue+0x64>
    193a:	d1 c0       	rjmp	.+418    	; 0x1ade <MDIO_Error_State_SetPinValue+0x1ec>
    193c:	2d 81       	ldd	r18, Y+5	; 0x05
    193e:	3e 81       	ldd	r19, Y+6	; 0x06
    1940:	22 30       	cpi	r18, 0x02	; 2
    1942:	31 05       	cpc	r19, r1
    1944:	09 f4       	brne	.+2      	; 0x1948 <MDIO_Error_State_SetPinValue+0x56>
    1946:	69 c0       	rjmp	.+210    	; 0x1a1a <MDIO_Error_State_SetPinValue+0x128>
    1948:	8d 81       	ldd	r24, Y+5	; 0x05
    194a:	9e 81       	ldd	r25, Y+6	; 0x06
    194c:	83 30       	cpi	r24, 0x03	; 3
    194e:	91 05       	cpc	r25, r1
    1950:	09 f4       	brne	.+2      	; 0x1954 <MDIO_Error_State_SetPinValue+0x62>
    1952:	94 c0       	rjmp	.+296    	; 0x1a7c <MDIO_Error_State_SetPinValue+0x18a>
    1954:	c4 c0       	rjmp	.+392    	; 0x1ade <MDIO_Error_State_SetPinValue+0x1ec>
		{
		case MDIO_PORTA:
			if(Copy_u8PinValue==PIN_HIGH)
    1956:	8c 81       	ldd	r24, Y+4	; 0x04
    1958:	81 30       	cpi	r24, 0x01	; 1
    195a:	a1 f4       	brne	.+40     	; 0x1984 <MDIO_Error_State_SetPinValue+0x92>
			{
				SET_BIT(PORTA,Copy_u8PinNumber);
    195c:	ab e3       	ldi	r26, 0x3B	; 59
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	eb e3       	ldi	r30, 0x3B	; 59
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	48 2f       	mov	r20, r24
    1968:	8a 81       	ldd	r24, Y+2	; 0x02
    196a:	28 2f       	mov	r18, r24
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	02 2e       	mov	r0, r18
    1974:	02 c0       	rjmp	.+4      	; 0x197a <MDIO_Error_State_SetPinValue+0x88>
    1976:	88 0f       	add	r24, r24
    1978:	99 1f       	adc	r25, r25
    197a:	0a 94       	dec	r0
    197c:	e2 f7       	brpl	.-8      	; 0x1976 <MDIO_Error_State_SetPinValue+0x84>
    197e:	84 2b       	or	r24, r20
    1980:	8c 93       	st	X, r24
    1982:	b0 c0       	rjmp	.+352    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else if(Copy_u8PinValue==PIN_LOW)
    1984:	8c 81       	ldd	r24, Y+4	; 0x04
    1986:	88 23       	and	r24, r24
    1988:	a9 f4       	brne	.+42     	; 0x19b4 <MDIO_Error_State_SetPinValue+0xc2>
			{
				CLR_BIT(PORTA,Copy_u8PinNumber);
    198a:	ab e3       	ldi	r26, 0x3B	; 59
    198c:	b0 e0       	ldi	r27, 0x00	; 0
    198e:	eb e3       	ldi	r30, 0x3B	; 59
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	48 2f       	mov	r20, r24
    1996:	8a 81       	ldd	r24, Y+2	; 0x02
    1998:	28 2f       	mov	r18, r24
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	90 e0       	ldi	r25, 0x00	; 0
    19a0:	02 2e       	mov	r0, r18
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <MDIO_Error_State_SetPinValue+0xb6>
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	0a 94       	dec	r0
    19aa:	e2 f7       	brpl	.-8      	; 0x19a4 <MDIO_Error_State_SetPinValue+0xb2>
    19ac:	80 95       	com	r24
    19ae:	84 23       	and	r24, r20
    19b0:	8c 93       	st	X, r24
    19b2:	98 c0       	rjmp	.+304    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    19b4:	19 82       	std	Y+1, r1	; 0x01
    19b6:	96 c0       	rjmp	.+300    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			break;
		case MDIO_PORTB:
			if(Copy_u8PinValue==PIN_HIGH)
    19b8:	8c 81       	ldd	r24, Y+4	; 0x04
    19ba:	81 30       	cpi	r24, 0x01	; 1
    19bc:	a1 f4       	brne	.+40     	; 0x19e6 <MDIO_Error_State_SetPinValue+0xf4>
			{
				SET_BIT(PORTB,Copy_u8PinNumber);
    19be:	a8 e3       	ldi	r26, 0x38	; 56
    19c0:	b0 e0       	ldi	r27, 0x00	; 0
    19c2:	e8 e3       	ldi	r30, 0x38	; 56
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	80 81       	ld	r24, Z
    19c8:	48 2f       	mov	r20, r24
    19ca:	8a 81       	ldd	r24, Y+2	; 0x02
    19cc:	28 2f       	mov	r18, r24
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	81 e0       	ldi	r24, 0x01	; 1
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	02 2e       	mov	r0, r18
    19d6:	02 c0       	rjmp	.+4      	; 0x19dc <MDIO_Error_State_SetPinValue+0xea>
    19d8:	88 0f       	add	r24, r24
    19da:	99 1f       	adc	r25, r25
    19dc:	0a 94       	dec	r0
    19de:	e2 f7       	brpl	.-8      	; 0x19d8 <MDIO_Error_State_SetPinValue+0xe6>
    19e0:	84 2b       	or	r24, r20
    19e2:	8c 93       	st	X, r24
    19e4:	7f c0       	rjmp	.+254    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else if(Copy_u8PinValue==PIN_LOW)
    19e6:	8c 81       	ldd	r24, Y+4	; 0x04
    19e8:	88 23       	and	r24, r24
    19ea:	a9 f4       	brne	.+42     	; 0x1a16 <MDIO_Error_State_SetPinValue+0x124>
			{
				CLR_BIT(PORTB,Copy_u8PinNumber);
    19ec:	a8 e3       	ldi	r26, 0x38	; 56
    19ee:	b0 e0       	ldi	r27, 0x00	; 0
    19f0:	e8 e3       	ldi	r30, 0x38	; 56
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	80 81       	ld	r24, Z
    19f6:	48 2f       	mov	r20, r24
    19f8:	8a 81       	ldd	r24, Y+2	; 0x02
    19fa:	28 2f       	mov	r18, r24
    19fc:	30 e0       	ldi	r19, 0x00	; 0
    19fe:	81 e0       	ldi	r24, 0x01	; 1
    1a00:	90 e0       	ldi	r25, 0x00	; 0
    1a02:	02 2e       	mov	r0, r18
    1a04:	02 c0       	rjmp	.+4      	; 0x1a0a <MDIO_Error_State_SetPinValue+0x118>
    1a06:	88 0f       	add	r24, r24
    1a08:	99 1f       	adc	r25, r25
    1a0a:	0a 94       	dec	r0
    1a0c:	e2 f7       	brpl	.-8      	; 0x1a06 <MDIO_Error_State_SetPinValue+0x114>
    1a0e:	80 95       	com	r24
    1a10:	84 23       	and	r24, r20
    1a12:	8c 93       	st	X, r24
    1a14:	67 c0       	rjmp	.+206    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    1a16:	19 82       	std	Y+1, r1	; 0x01
    1a18:	65 c0       	rjmp	.+202    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			break;
		case MDIO_PORTC:
			if(Copy_u8PinValue==PIN_HIGH)
    1a1a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a1c:	81 30       	cpi	r24, 0x01	; 1
    1a1e:	a1 f4       	brne	.+40     	; 0x1a48 <MDIO_Error_State_SetPinValue+0x156>
			{
				SET_BIT(PORTC,Copy_u8PinNumber);
    1a20:	a5 e3       	ldi	r26, 0x35	; 53
    1a22:	b0 e0       	ldi	r27, 0x00	; 0
    1a24:	e5 e3       	ldi	r30, 0x35	; 53
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	80 81       	ld	r24, Z
    1a2a:	48 2f       	mov	r20, r24
    1a2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a2e:	28 2f       	mov	r18, r24
    1a30:	30 e0       	ldi	r19, 0x00	; 0
    1a32:	81 e0       	ldi	r24, 0x01	; 1
    1a34:	90 e0       	ldi	r25, 0x00	; 0
    1a36:	02 2e       	mov	r0, r18
    1a38:	02 c0       	rjmp	.+4      	; 0x1a3e <MDIO_Error_State_SetPinValue+0x14c>
    1a3a:	88 0f       	add	r24, r24
    1a3c:	99 1f       	adc	r25, r25
    1a3e:	0a 94       	dec	r0
    1a40:	e2 f7       	brpl	.-8      	; 0x1a3a <MDIO_Error_State_SetPinValue+0x148>
    1a42:	84 2b       	or	r24, r20
    1a44:	8c 93       	st	X, r24
    1a46:	4e c0       	rjmp	.+156    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else if(Copy_u8PinValue==PIN_LOW)
    1a48:	8c 81       	ldd	r24, Y+4	; 0x04
    1a4a:	88 23       	and	r24, r24
    1a4c:	a9 f4       	brne	.+42     	; 0x1a78 <MDIO_Error_State_SetPinValue+0x186>
			{
				CLR_BIT(PORTC,Copy_u8PinNumber);
    1a4e:	a5 e3       	ldi	r26, 0x35	; 53
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	e5 e3       	ldi	r30, 0x35	; 53
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 81       	ld	r24, Z
    1a58:	48 2f       	mov	r20, r24
    1a5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5c:	28 2f       	mov	r18, r24
    1a5e:	30 e0       	ldi	r19, 0x00	; 0
    1a60:	81 e0       	ldi	r24, 0x01	; 1
    1a62:	90 e0       	ldi	r25, 0x00	; 0
    1a64:	02 2e       	mov	r0, r18
    1a66:	02 c0       	rjmp	.+4      	; 0x1a6c <MDIO_Error_State_SetPinValue+0x17a>
    1a68:	88 0f       	add	r24, r24
    1a6a:	99 1f       	adc	r25, r25
    1a6c:	0a 94       	dec	r0
    1a6e:	e2 f7       	brpl	.-8      	; 0x1a68 <MDIO_Error_State_SetPinValue+0x176>
    1a70:	80 95       	com	r24
    1a72:	84 23       	and	r24, r20
    1a74:	8c 93       	st	X, r24
    1a76:	36 c0       	rjmp	.+108    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    1a78:	19 82       	std	Y+1, r1	; 0x01
    1a7a:	34 c0       	rjmp	.+104    	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			break;	
		case MDIO_PORTD:
			if(Copy_u8PinValue==PIN_HIGH)
    1a7c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a7e:	81 30       	cpi	r24, 0x01	; 1
    1a80:	a1 f4       	brne	.+40     	; 0x1aaa <MDIO_Error_State_SetPinValue+0x1b8>
			{
				SET_BIT(PORTD,Copy_u8PinNumber);
    1a82:	a2 e3       	ldi	r26, 0x32	; 50
    1a84:	b0 e0       	ldi	r27, 0x00	; 0
    1a86:	e2 e3       	ldi	r30, 0x32	; 50
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	48 2f       	mov	r20, r24
    1a8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a90:	28 2f       	mov	r18, r24
    1a92:	30 e0       	ldi	r19, 0x00	; 0
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	02 2e       	mov	r0, r18
    1a9a:	02 c0       	rjmp	.+4      	; 0x1aa0 <MDIO_Error_State_SetPinValue+0x1ae>
    1a9c:	88 0f       	add	r24, r24
    1a9e:	99 1f       	adc	r25, r25
    1aa0:	0a 94       	dec	r0
    1aa2:	e2 f7       	brpl	.-8      	; 0x1a9c <MDIO_Error_State_SetPinValue+0x1aa>
    1aa4:	84 2b       	or	r24, r20
    1aa6:	8c 93       	st	X, r24
    1aa8:	1d c0       	rjmp	.+58     	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else if(Copy_u8PinValue==PIN_LOW)
    1aaa:	8c 81       	ldd	r24, Y+4	; 0x04
    1aac:	88 23       	and	r24, r24
    1aae:	a9 f4       	brne	.+42     	; 0x1ada <MDIO_Error_State_SetPinValue+0x1e8>
			{
				CLR_BIT(PORTD,Copy_u8PinNumber);
    1ab0:	a2 e3       	ldi	r26, 0x32	; 50
    1ab2:	b0 e0       	ldi	r27, 0x00	; 0
    1ab4:	e2 e3       	ldi	r30, 0x32	; 50
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	48 2f       	mov	r20, r24
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	28 2f       	mov	r18, r24
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	02 2e       	mov	r0, r18
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <MDIO_Error_State_SetPinValue+0x1dc>
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	0a 94       	dec	r0
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <MDIO_Error_State_SetPinValue+0x1d8>
    1ad2:	80 95       	com	r24
    1ad4:	84 23       	and	r24, r20
    1ad6:	8c 93       	st	X, r24
    1ad8:	05 c0       	rjmp	.+10     	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			else
			{
				LOC_Error_State_ReturnState=NOK;
    1ada:	19 82       	std	Y+1, r1	; 0x01
    1adc:	03 c0       	rjmp	.+6      	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			}
			break;
		default:
			LOC_Error_State_ReturnState=NOK;
    1ade:	19 82       	std	Y+1, r1	; 0x01
    1ae0:	01 c0       	rjmp	.+2      	; 0x1ae4 <MDIO_Error_State_SetPinValue+0x1f2>
			break;
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1ae2:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_Error_State_ReturnState;
    1ae4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ae6:	26 96       	adiw	r28, 0x06	; 6
    1ae8:	0f b6       	in	r0, 0x3f	; 63
    1aea:	f8 94       	cli
    1aec:	de bf       	out	0x3e, r29	; 62
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	cd bf       	out	0x3d, r28	; 61
    1af2:	cf 91       	pop	r28
    1af4:	df 91       	pop	r29
    1af6:	08 95       	ret

00001af8 <MDIO_Error_State_SetPortValue>:

/*Set Port Value Function */
Error_State MDIO_Error_State_SetPortValue(u8 Copy_u8PortNumber,u8 Copy_u8PortValue)
{
    1af8:	df 93       	push	r29
    1afa:	cf 93       	push	r28
    1afc:	00 d0       	rcall	.+0      	; 0x1afe <MDIO_Error_State_SetPortValue+0x6>
    1afe:	00 d0       	rcall	.+0      	; 0x1b00 <MDIO_Error_State_SetPortValue+0x8>
    1b00:	0f 92       	push	r0
    1b02:	cd b7       	in	r28, 0x3d	; 61
    1b04:	de b7       	in	r29, 0x3e	; 62
    1b06:	8a 83       	std	Y+2, r24	; 0x02
    1b08:	6b 83       	std	Y+3, r22	; 0x03
	Error_State LOC_Error_State_ReturnState=OK;
    1b0a:	81 e0       	ldi	r24, 0x01	; 1
    1b0c:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortNumber)
    1b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b10:	28 2f       	mov	r18, r24
    1b12:	30 e0       	ldi	r19, 0x00	; 0
    1b14:	3d 83       	std	Y+5, r19	; 0x05
    1b16:	2c 83       	std	Y+4, r18	; 0x04
    1b18:	8c 81       	ldd	r24, Y+4	; 0x04
    1b1a:	9d 81       	ldd	r25, Y+5	; 0x05
    1b1c:	81 30       	cpi	r24, 0x01	; 1
    1b1e:	91 05       	cpc	r25, r1
    1b20:	d1 f0       	breq	.+52     	; 0x1b56 <MDIO_Error_State_SetPortValue+0x5e>
    1b22:	2c 81       	ldd	r18, Y+4	; 0x04
    1b24:	3d 81       	ldd	r19, Y+5	; 0x05
    1b26:	22 30       	cpi	r18, 0x02	; 2
    1b28:	31 05       	cpc	r19, r1
    1b2a:	2c f4       	brge	.+10     	; 0x1b36 <MDIO_Error_State_SetPortValue+0x3e>
    1b2c:	8c 81       	ldd	r24, Y+4	; 0x04
    1b2e:	9d 81       	ldd	r25, Y+5	; 0x05
    1b30:	00 97       	sbiw	r24, 0x00	; 0
    1b32:	61 f0       	breq	.+24     	; 0x1b4c <MDIO_Error_State_SetPortValue+0x54>
    1b34:	1f c0       	rjmp	.+62     	; 0x1b74 <MDIO_Error_State_SetPortValue+0x7c>
    1b36:	2c 81       	ldd	r18, Y+4	; 0x04
    1b38:	3d 81       	ldd	r19, Y+5	; 0x05
    1b3a:	22 30       	cpi	r18, 0x02	; 2
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	81 f0       	breq	.+32     	; 0x1b60 <MDIO_Error_State_SetPortValue+0x68>
    1b40:	8c 81       	ldd	r24, Y+4	; 0x04
    1b42:	9d 81       	ldd	r25, Y+5	; 0x05
    1b44:	83 30       	cpi	r24, 0x03	; 3
    1b46:	91 05       	cpc	r25, r1
    1b48:	81 f0       	breq	.+32     	; 0x1b6a <MDIO_Error_State_SetPortValue+0x72>
    1b4a:	14 c0       	rjmp	.+40     	; 0x1b74 <MDIO_Error_State_SetPortValue+0x7c>
	{
	case MDIO_PORTA:
		PORTA=Copy_u8PortValue;
    1b4c:	eb e3       	ldi	r30, 0x3B	; 59
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	8b 81       	ldd	r24, Y+3	; 0x03
    1b52:	80 83       	st	Z, r24
    1b54:	10 c0       	rjmp	.+32     	; 0x1b76 <MDIO_Error_State_SetPortValue+0x7e>
		break;
	case MDIO_PORTB:
		PORTB=Copy_u8PortValue;
    1b56:	e8 e3       	ldi	r30, 0x38	; 56
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5c:	80 83       	st	Z, r24
    1b5e:	0b c0       	rjmp	.+22     	; 0x1b76 <MDIO_Error_State_SetPortValue+0x7e>
		break;
	case MDIO_PORTC:
		PORTC=Copy_u8PortValue;
    1b60:	e5 e3       	ldi	r30, 0x35	; 53
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	8b 81       	ldd	r24, Y+3	; 0x03
    1b66:	80 83       	st	Z, r24
    1b68:	06 c0       	rjmp	.+12     	; 0x1b76 <MDIO_Error_State_SetPortValue+0x7e>
		break;	
	case MDIO_PORTD:
		PORTD=Copy_u8PortValue;
    1b6a:	e2 e3       	ldi	r30, 0x32	; 50
    1b6c:	f0 e0       	ldi	r31, 0x00	; 0
    1b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b70:	80 83       	st	Z, r24
    1b72:	01 c0       	rjmp	.+2      	; 0x1b76 <MDIO_Error_State_SetPortValue+0x7e>
		break;	
	default:
		LOC_Error_State_ReturnState=NOK;
    1b74:	19 82       	std	Y+1, r1	; 0x01
		break;
	}
	return LOC_Error_State_ReturnState;
    1b76:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b78:	0f 90       	pop	r0
    1b7a:	0f 90       	pop	r0
    1b7c:	0f 90       	pop	r0
    1b7e:	0f 90       	pop	r0
    1b80:	0f 90       	pop	r0
    1b82:	cf 91       	pop	r28
    1b84:	df 91       	pop	r29
    1b86:	08 95       	ret

00001b88 <MDIO_Error_State_GetPinValue>:

/*Get Pin Value Function */
Error_State MDIO_Error_State_GetPinValue(u8 Copy_u8PinNumber,u8 Copy_u8PortNumber,u8* P_u8PinValue)
{
    1b88:	df 93       	push	r29
    1b8a:	cf 93       	push	r28
    1b8c:	cd b7       	in	r28, 0x3d	; 61
    1b8e:	de b7       	in	r29, 0x3e	; 62
    1b90:	27 97       	sbiw	r28, 0x07	; 7
    1b92:	0f b6       	in	r0, 0x3f	; 63
    1b94:	f8 94       	cli
    1b96:	de bf       	out	0x3e, r29	; 62
    1b98:	0f be       	out	0x3f, r0	; 63
    1b9a:	cd bf       	out	0x3d, r28	; 61
    1b9c:	8a 83       	std	Y+2, r24	; 0x02
    1b9e:	6b 83       	std	Y+3, r22	; 0x03
    1ba0:	5d 83       	std	Y+5, r21	; 0x05
    1ba2:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    1ba4:	81 e0       	ldi	r24, 0x01	; 1
    1ba6:	89 83       	std	Y+1, r24	; 0x01

	if(((Copy_u8PinNumber>=0)&&(Copy_u8PinNumber<8))&&(P_u8PinValue!=NULL_POINTER))
    1ba8:	8a 81       	ldd	r24, Y+2	; 0x02
    1baa:	88 30       	cpi	r24, 0x08	; 8
    1bac:	08 f0       	brcs	.+2      	; 0x1bb0 <MDIO_Error_State_GetPinValue+0x28>
    1bae:	79 c0       	rjmp	.+242    	; 0x1ca2 <MDIO_Error_State_GetPinValue+0x11a>
    1bb0:	8c 81       	ldd	r24, Y+4	; 0x04
    1bb2:	9d 81       	ldd	r25, Y+5	; 0x05
    1bb4:	81 30       	cpi	r24, 0x01	; 1
    1bb6:	91 05       	cpc	r25, r1
    1bb8:	09 f4       	brne	.+2      	; 0x1bbc <MDIO_Error_State_GetPinValue+0x34>
    1bba:	73 c0       	rjmp	.+230    	; 0x1ca2 <MDIO_Error_State_GetPinValue+0x11a>
	{
		switch(Copy_u8PortNumber)
    1bbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbe:	28 2f       	mov	r18, r24
    1bc0:	30 e0       	ldi	r19, 0x00	; 0
    1bc2:	3f 83       	std	Y+7, r19	; 0x07
    1bc4:	2e 83       	std	Y+6, r18	; 0x06
    1bc6:	4e 81       	ldd	r20, Y+6	; 0x06
    1bc8:	5f 81       	ldd	r21, Y+7	; 0x07
    1bca:	41 30       	cpi	r20, 0x01	; 1
    1bcc:	51 05       	cpc	r21, r1
    1bce:	59 f1       	breq	.+86     	; 0x1c26 <MDIO_Error_State_GetPinValue+0x9e>
    1bd0:	8e 81       	ldd	r24, Y+6	; 0x06
    1bd2:	9f 81       	ldd	r25, Y+7	; 0x07
    1bd4:	82 30       	cpi	r24, 0x02	; 2
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	34 f4       	brge	.+12     	; 0x1be6 <MDIO_Error_State_GetPinValue+0x5e>
    1bda:	2e 81       	ldd	r18, Y+6	; 0x06
    1bdc:	3f 81       	ldd	r19, Y+7	; 0x07
    1bde:	21 15       	cp	r18, r1
    1be0:	31 05       	cpc	r19, r1
    1be2:	69 f0       	breq	.+26     	; 0x1bfe <MDIO_Error_State_GetPinValue+0x76>
    1be4:	5c c0       	rjmp	.+184    	; 0x1c9e <MDIO_Error_State_GetPinValue+0x116>
    1be6:	4e 81       	ldd	r20, Y+6	; 0x06
    1be8:	5f 81       	ldd	r21, Y+7	; 0x07
    1bea:	42 30       	cpi	r20, 0x02	; 2
    1bec:	51 05       	cpc	r21, r1
    1bee:	79 f1       	breq	.+94     	; 0x1c4e <MDIO_Error_State_GetPinValue+0xc6>
    1bf0:	8e 81       	ldd	r24, Y+6	; 0x06
    1bf2:	9f 81       	ldd	r25, Y+7	; 0x07
    1bf4:	83 30       	cpi	r24, 0x03	; 3
    1bf6:	91 05       	cpc	r25, r1
    1bf8:	09 f4       	brne	.+2      	; 0x1bfc <MDIO_Error_State_GetPinValue+0x74>
    1bfa:	3d c0       	rjmp	.+122    	; 0x1c76 <MDIO_Error_State_GetPinValue+0xee>
    1bfc:	50 c0       	rjmp	.+160    	; 0x1c9e <MDIO_Error_State_GetPinValue+0x116>
		{
		case MDIO_PORTA:
			*P_u8PinValue=GET_BIT(PINA,Copy_u8PinNumber);
    1bfe:	e9 e3       	ldi	r30, 0x39	; 57
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	28 2f       	mov	r18, r24
    1c06:	30 e0       	ldi	r19, 0x00	; 0
    1c08:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0a:	88 2f       	mov	r24, r24
    1c0c:	90 e0       	ldi	r25, 0x00	; 0
    1c0e:	a9 01       	movw	r20, r18
    1c10:	02 c0       	rjmp	.+4      	; 0x1c16 <MDIO_Error_State_GetPinValue+0x8e>
    1c12:	55 95       	asr	r21
    1c14:	47 95       	ror	r20
    1c16:	8a 95       	dec	r24
    1c18:	e2 f7       	brpl	.-8      	; 0x1c12 <MDIO_Error_State_GetPinValue+0x8a>
    1c1a:	ca 01       	movw	r24, r20
    1c1c:	81 70       	andi	r24, 0x01	; 1
    1c1e:	ec 81       	ldd	r30, Y+4	; 0x04
    1c20:	fd 81       	ldd	r31, Y+5	; 0x05
    1c22:	80 83       	st	Z, r24
    1c24:	3f c0       	rjmp	.+126    	; 0x1ca4 <MDIO_Error_State_GetPinValue+0x11c>
			break;
		case MDIO_PORTB:
			*P_u8PinValue=GET_BIT(PINB,Copy_u8PinNumber);
    1c26:	e6 e3       	ldi	r30, 0x36	; 54
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	28 2f       	mov	r18, r24
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	8a 81       	ldd	r24, Y+2	; 0x02
    1c32:	88 2f       	mov	r24, r24
    1c34:	90 e0       	ldi	r25, 0x00	; 0
    1c36:	a9 01       	movw	r20, r18
    1c38:	02 c0       	rjmp	.+4      	; 0x1c3e <MDIO_Error_State_GetPinValue+0xb6>
    1c3a:	55 95       	asr	r21
    1c3c:	47 95       	ror	r20
    1c3e:	8a 95       	dec	r24
    1c40:	e2 f7       	brpl	.-8      	; 0x1c3a <MDIO_Error_State_GetPinValue+0xb2>
    1c42:	ca 01       	movw	r24, r20
    1c44:	81 70       	andi	r24, 0x01	; 1
    1c46:	ec 81       	ldd	r30, Y+4	; 0x04
    1c48:	fd 81       	ldd	r31, Y+5	; 0x05
    1c4a:	80 83       	st	Z, r24
    1c4c:	2b c0       	rjmp	.+86     	; 0x1ca4 <MDIO_Error_State_GetPinValue+0x11c>
			break;
		case MDIO_PORTC:
			*P_u8PinValue=GET_BIT(PINC,Copy_u8PinNumber);
    1c4e:	e3 e3       	ldi	r30, 0x33	; 51
    1c50:	f0 e0       	ldi	r31, 0x00	; 0
    1c52:	80 81       	ld	r24, Z
    1c54:	28 2f       	mov	r18, r24
    1c56:	30 e0       	ldi	r19, 0x00	; 0
    1c58:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5a:	88 2f       	mov	r24, r24
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	a9 01       	movw	r20, r18
    1c60:	02 c0       	rjmp	.+4      	; 0x1c66 <MDIO_Error_State_GetPinValue+0xde>
    1c62:	55 95       	asr	r21
    1c64:	47 95       	ror	r20
    1c66:	8a 95       	dec	r24
    1c68:	e2 f7       	brpl	.-8      	; 0x1c62 <MDIO_Error_State_GetPinValue+0xda>
    1c6a:	ca 01       	movw	r24, r20
    1c6c:	81 70       	andi	r24, 0x01	; 1
    1c6e:	ec 81       	ldd	r30, Y+4	; 0x04
    1c70:	fd 81       	ldd	r31, Y+5	; 0x05
    1c72:	80 83       	st	Z, r24
    1c74:	17 c0       	rjmp	.+46     	; 0x1ca4 <MDIO_Error_State_GetPinValue+0x11c>
			break;
		case MDIO_PORTD:
			*P_u8PinValue=GET_BIT(PIND,Copy_u8PinNumber);
    1c76:	e0 e3       	ldi	r30, 0x30	; 48
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	80 81       	ld	r24, Z
    1c7c:	28 2f       	mov	r18, r24
    1c7e:	30 e0       	ldi	r19, 0x00	; 0
    1c80:	8a 81       	ldd	r24, Y+2	; 0x02
    1c82:	88 2f       	mov	r24, r24
    1c84:	90 e0       	ldi	r25, 0x00	; 0
    1c86:	a9 01       	movw	r20, r18
    1c88:	02 c0       	rjmp	.+4      	; 0x1c8e <MDIO_Error_State_GetPinValue+0x106>
    1c8a:	55 95       	asr	r21
    1c8c:	47 95       	ror	r20
    1c8e:	8a 95       	dec	r24
    1c90:	e2 f7       	brpl	.-8      	; 0x1c8a <MDIO_Error_State_GetPinValue+0x102>
    1c92:	ca 01       	movw	r24, r20
    1c94:	81 70       	andi	r24, 0x01	; 1
    1c96:	ec 81       	ldd	r30, Y+4	; 0x04
    1c98:	fd 81       	ldd	r31, Y+5	; 0x05
    1c9a:	80 83       	st	Z, r24
    1c9c:	03 c0       	rjmp	.+6      	; 0x1ca4 <MDIO_Error_State_GetPinValue+0x11c>
			break;
		default:
			LOC_Error_State_ReturnState=NOK;
    1c9e:	19 82       	std	Y+1, r1	; 0x01
    1ca0:	01 c0       	rjmp	.+2      	; 0x1ca4 <MDIO_Error_State_GetPinValue+0x11c>
			break;		
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1ca2:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_Error_State_ReturnState;
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ca6:	27 96       	adiw	r28, 0x07	; 7
    1ca8:	0f b6       	in	r0, 0x3f	; 63
    1caa:	f8 94       	cli
    1cac:	de bf       	out	0x3e, r29	; 62
    1cae:	0f be       	out	0x3f, r0	; 63
    1cb0:	cd bf       	out	0x3d, r28	; 61
    1cb2:	cf 91       	pop	r28
    1cb4:	df 91       	pop	r29
    1cb6:	08 95       	ret

00001cb8 <MDIO_Error_State_SetNippleValue>:
/*Set Nipple Direction Function */

/*Set Nipple Values Function */
Error_State MDIO_Error_State_SetNippleValue(u8 Copy_u8PinStart,u8 Copy_u8PortNumber,u8 Copy_u8Value)
{
    1cb8:	df 93       	push	r29
    1cba:	cf 93       	push	r28
    1cbc:	00 d0       	rcall	.+0      	; 0x1cbe <MDIO_Error_State_SetNippleValue+0x6>
    1cbe:	00 d0       	rcall	.+0      	; 0x1cc0 <MDIO_Error_State_SetNippleValue+0x8>
    1cc0:	00 d0       	rcall	.+0      	; 0x1cc2 <MDIO_Error_State_SetNippleValue+0xa>
    1cc2:	cd b7       	in	r28, 0x3d	; 61
    1cc4:	de b7       	in	r29, 0x3e	; 62
    1cc6:	8a 83       	std	Y+2, r24	; 0x02
    1cc8:	6b 83       	std	Y+3, r22	; 0x03
    1cca:	4c 83       	std	Y+4, r20	; 0x04
	Error_State LOC_Error_State_ReturnState=OK;
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8PinStart<=4)
    1cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd2:	85 30       	cpi	r24, 0x05	; 5
    1cd4:	08 f0       	brcs	.+2      	; 0x1cd8 <MDIO_Error_State_SetNippleValue+0x20>
    1cd6:	97 c0       	rjmp	.+302    	; 0x1e06 <MDIO_Error_State_SetNippleValue+0x14e>
	{
		switch(Copy_u8PortNumber)
    1cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cda:	28 2f       	mov	r18, r24
    1cdc:	30 e0       	ldi	r19, 0x00	; 0
    1cde:	3e 83       	std	Y+6, r19	; 0x06
    1ce0:	2d 83       	std	Y+5, r18	; 0x05
    1ce2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ce4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ce6:	81 30       	cpi	r24, 0x01	; 1
    1ce8:	91 05       	cpc	r25, r1
    1cea:	a1 f1       	breq	.+104    	; 0x1d54 <MDIO_Error_State_SetNippleValue+0x9c>
    1cec:	2d 81       	ldd	r18, Y+5	; 0x05
    1cee:	3e 81       	ldd	r19, Y+6	; 0x06
    1cf0:	22 30       	cpi	r18, 0x02	; 2
    1cf2:	31 05       	cpc	r19, r1
    1cf4:	2c f4       	brge	.+10     	; 0x1d00 <MDIO_Error_State_SetNippleValue+0x48>
    1cf6:	8d 81       	ldd	r24, Y+5	; 0x05
    1cf8:	9e 81       	ldd	r25, Y+6	; 0x06
    1cfa:	00 97       	sbiw	r24, 0x00	; 0
    1cfc:	71 f0       	breq	.+28     	; 0x1d1a <MDIO_Error_State_SetNippleValue+0x62>
    1cfe:	81 c0       	rjmp	.+258    	; 0x1e02 <MDIO_Error_State_SetNippleValue+0x14a>
    1d00:	2d 81       	ldd	r18, Y+5	; 0x05
    1d02:	3e 81       	ldd	r19, Y+6	; 0x06
    1d04:	22 30       	cpi	r18, 0x02	; 2
    1d06:	31 05       	cpc	r19, r1
    1d08:	09 f4       	brne	.+2      	; 0x1d0c <MDIO_Error_State_SetNippleValue+0x54>
    1d0a:	41 c0       	rjmp	.+130    	; 0x1d8e <MDIO_Error_State_SetNippleValue+0xd6>
    1d0c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d0e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d10:	83 30       	cpi	r24, 0x03	; 3
    1d12:	91 05       	cpc	r25, r1
    1d14:	09 f4       	brne	.+2      	; 0x1d18 <MDIO_Error_State_SetNippleValue+0x60>
    1d16:	58 c0       	rjmp	.+176    	; 0x1dc8 <MDIO_Error_State_SetNippleValue+0x110>
    1d18:	74 c0       	rjmp	.+232    	; 0x1e02 <MDIO_Error_State_SetNippleValue+0x14a>
		case MDIO_PORTA:
		/*for(u8 i=Copy_u8PinStart;i<=7;i++)
		{
			CLR_BIT(PORTA,i);
		}*/
			PORTA&=(~(0x0F<<Copy_u8PinStart));
    1d1a:	ab e3       	ldi	r26, 0x3B	; 59
    1d1c:	b0 e0       	ldi	r27, 0x00	; 0
    1d1e:	eb e3       	ldi	r30, 0x3B	; 59
    1d20:	f0 e0       	ldi	r31, 0x00	; 0
    1d22:	80 81       	ld	r24, Z
    1d24:	48 2f       	mov	r20, r24
    1d26:	8a 81       	ldd	r24, Y+2	; 0x02
    1d28:	28 2f       	mov	r18, r24
    1d2a:	30 e0       	ldi	r19, 0x00	; 0
    1d2c:	8f e0       	ldi	r24, 0x0F	; 15
    1d2e:	90 e0       	ldi	r25, 0x00	; 0
    1d30:	02 2e       	mov	r0, r18
    1d32:	02 c0       	rjmp	.+4      	; 0x1d38 <MDIO_Error_State_SetNippleValue+0x80>
    1d34:	88 0f       	add	r24, r24
    1d36:	99 1f       	adc	r25, r25
    1d38:	0a 94       	dec	r0
    1d3a:	e2 f7       	brpl	.-8      	; 0x1d34 <MDIO_Error_State_SetNippleValue+0x7c>
    1d3c:	80 95       	com	r24
    1d3e:	84 23       	and	r24, r20
    1d40:	8c 93       	st	X, r24
			PORTA|=Copy_u8Value;
    1d42:	ab e3       	ldi	r26, 0x3B	; 59
    1d44:	b0 e0       	ldi	r27, 0x00	; 0
    1d46:	eb e3       	ldi	r30, 0x3B	; 59
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	90 81       	ld	r25, Z
    1d4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d4e:	89 2b       	or	r24, r25
    1d50:	8c 93       	st	X, r24
    1d52:	5a c0       	rjmp	.+180    	; 0x1e08 <MDIO_Error_State_SetNippleValue+0x150>
		case MDIO_PORTB:
			/*for(u8 i=Copy_u8PinStart;i<=Copy_u8PinEnd;i++)
		{
			CLR_BIT(PORTA,i);
		}*/
			PORTB&=(~(0x0F<<Copy_u8PinStart));
    1d54:	a8 e3       	ldi	r26, 0x38	; 56
    1d56:	b0 e0       	ldi	r27, 0x00	; 0
    1d58:	e8 e3       	ldi	r30, 0x38	; 56
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	48 2f       	mov	r20, r24
    1d60:	8a 81       	ldd	r24, Y+2	; 0x02
    1d62:	28 2f       	mov	r18, r24
    1d64:	30 e0       	ldi	r19, 0x00	; 0
    1d66:	8f e0       	ldi	r24, 0x0F	; 15
    1d68:	90 e0       	ldi	r25, 0x00	; 0
    1d6a:	02 2e       	mov	r0, r18
    1d6c:	02 c0       	rjmp	.+4      	; 0x1d72 <MDIO_Error_State_SetNippleValue+0xba>
    1d6e:	88 0f       	add	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	0a 94       	dec	r0
    1d74:	e2 f7       	brpl	.-8      	; 0x1d6e <MDIO_Error_State_SetNippleValue+0xb6>
    1d76:	80 95       	com	r24
    1d78:	84 23       	and	r24, r20
    1d7a:	8c 93       	st	X, r24
			PORTB|=Copy_u8Value;
    1d7c:	a8 e3       	ldi	r26, 0x38	; 56
    1d7e:	b0 e0       	ldi	r27, 0x00	; 0
    1d80:	e8 e3       	ldi	r30, 0x38	; 56
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	90 81       	ld	r25, Z
    1d86:	8c 81       	ldd	r24, Y+4	; 0x04
    1d88:	89 2b       	or	r24, r25
    1d8a:	8c 93       	st	X, r24
    1d8c:	3d c0       	rjmp	.+122    	; 0x1e08 <MDIO_Error_State_SetNippleValue+0x150>
		case MDIO_PORTC:
			/*for(u8 i=Copy_u8PinStart;i<=Copy_u8PinEnd;i++)
		{
			CLR_BIT(PORTA,i);
		}*/
			PORTC&=(~(0x0F<<Copy_u8PinStart));
    1d8e:	a5 e3       	ldi	r26, 0x35	; 53
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	e5 e3       	ldi	r30, 0x35	; 53
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	48 2f       	mov	r20, r24
    1d9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d9c:	28 2f       	mov	r18, r24
    1d9e:	30 e0       	ldi	r19, 0x00	; 0
    1da0:	8f e0       	ldi	r24, 0x0F	; 15
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	02 2e       	mov	r0, r18
    1da6:	02 c0       	rjmp	.+4      	; 0x1dac <MDIO_Error_State_SetNippleValue+0xf4>
    1da8:	88 0f       	add	r24, r24
    1daa:	99 1f       	adc	r25, r25
    1dac:	0a 94       	dec	r0
    1dae:	e2 f7       	brpl	.-8      	; 0x1da8 <MDIO_Error_State_SetNippleValue+0xf0>
    1db0:	80 95       	com	r24
    1db2:	84 23       	and	r24, r20
    1db4:	8c 93       	st	X, r24
			PORTC|=Copy_u8Value;
    1db6:	a5 e3       	ldi	r26, 0x35	; 53
    1db8:	b0 e0       	ldi	r27, 0x00	; 0
    1dba:	e5 e3       	ldi	r30, 0x35	; 53
    1dbc:	f0 e0       	ldi	r31, 0x00	; 0
    1dbe:	90 81       	ld	r25, Z
    1dc0:	8c 81       	ldd	r24, Y+4	; 0x04
    1dc2:	89 2b       	or	r24, r25
    1dc4:	8c 93       	st	X, r24
    1dc6:	20 c0       	rjmp	.+64     	; 0x1e08 <MDIO_Error_State_SetNippleValue+0x150>
		case MDIO_PORTD:
			/*for(u8 i=Copy_u8PinStart;i<=Copy_u8PinEnd;i++)
		{
			CLR_BIT(PORTA,i);
		}*/
			PORTD&=(~(0x0F<<Copy_u8PinStart));
    1dc8:	a2 e3       	ldi	r26, 0x32	; 50
    1dca:	b0 e0       	ldi	r27, 0x00	; 0
    1dcc:	e2 e3       	ldi	r30, 0x32	; 50
    1dce:	f0 e0       	ldi	r31, 0x00	; 0
    1dd0:	80 81       	ld	r24, Z
    1dd2:	48 2f       	mov	r20, r24
    1dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd6:	28 2f       	mov	r18, r24
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	8f e0       	ldi	r24, 0x0F	; 15
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	02 2e       	mov	r0, r18
    1de0:	02 c0       	rjmp	.+4      	; 0x1de6 <MDIO_Error_State_SetNippleValue+0x12e>
    1de2:	88 0f       	add	r24, r24
    1de4:	99 1f       	adc	r25, r25
    1de6:	0a 94       	dec	r0
    1de8:	e2 f7       	brpl	.-8      	; 0x1de2 <MDIO_Error_State_SetNippleValue+0x12a>
    1dea:	80 95       	com	r24
    1dec:	84 23       	and	r24, r20
    1dee:	8c 93       	st	X, r24
			PORTD|=Copy_u8Value;
    1df0:	a2 e3       	ldi	r26, 0x32	; 50
    1df2:	b0 e0       	ldi	r27, 0x00	; 0
    1df4:	e2 e3       	ldi	r30, 0x32	; 50
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	90 81       	ld	r25, Z
    1dfa:	8c 81       	ldd	r24, Y+4	; 0x04
    1dfc:	89 2b       	or	r24, r25
    1dfe:	8c 93       	st	X, r24
    1e00:	03 c0       	rjmp	.+6      	; 0x1e08 <MDIO_Error_State_SetNippleValue+0x150>
			break;
		default:
			LOC_Error_State_ReturnState=NOK;
    1e02:	19 82       	std	Y+1, r1	; 0x01
    1e04:	01 c0       	rjmp	.+2      	; 0x1e08 <MDIO_Error_State_SetNippleValue+0x150>
		}
	}
	else
	{
		LOC_Error_State_ReturnState=NOK;
    1e06:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_Error_State_ReturnState;
    1e08:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e0a:	26 96       	adiw	r28, 0x06	; 6
    1e0c:	0f b6       	in	r0, 0x3f	; 63
    1e0e:	f8 94       	cli
    1e10:	de bf       	out	0x3e, r29	; 62
    1e12:	0f be       	out	0x3f, r0	; 63
    1e14:	cd bf       	out	0x3d, r28	; 61
    1e16:	cf 91       	pop	r28
    1e18:	df 91       	pop	r29
    1e1a:	08 95       	ret

00001e1c <MADC_VidInit_WithEXTI>:
#include"MADC_Private.h"
#include"MADC_Config.h"

/*ADC Initialization*/
void MADC_VidInit_WithEXTI(void)
{
    1e1c:	df 93       	push	r29
    1e1e:	cf 93       	push	r28
    1e20:	cd b7       	in	r28, 0x3d	; 61
    1e22:	de b7       	in	r29, 0x3e	; 62
	/*Select Reference Voltage*/
#if MADC_SET_REFERENCEVOLATGE == MADC_AVCC_REFERENCEVOLATGE
	SET_BIT(ADMUX,6);
    1e24:	a7 e2       	ldi	r26, 0x27	; 39
    1e26:	b0 e0       	ldi	r27, 0x00	; 0
    1e28:	e7 e2       	ldi	r30, 0x27	; 39
    1e2a:	f0 e0       	ldi	r31, 0x00	; 0
    1e2c:	80 81       	ld	r24, Z
    1e2e:	80 64       	ori	r24, 0x40	; 64
    1e30:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,7);
    1e32:	a7 e2       	ldi	r26, 0x27	; 39
    1e34:	b0 e0       	ldi	r27, 0x00	; 0
    1e36:	e7 e2       	ldi	r30, 0x27	; 39
    1e38:	f0 e0       	ldi	r31, 0x00	; 0
    1e3a:	80 81       	ld	r24, Z
    1e3c:	8f 77       	andi	r24, 0x7F	; 127
    1e3e:	8c 93       	st	X, r24
	SET_BIT(ADMUX,7);
#else
#error"ADC Reference Voltage Option I s not valid.... "
#endif
	/*Set Prescaler*/
	ADCSRA&=MADC_BIT_MASKING_PRESCALER;
    1e40:	a6 e2       	ldi	r26, 0x26	; 38
    1e42:	b0 e0       	ldi	r27, 0x00	; 0
    1e44:	e6 e2       	ldi	r30, 0x26	; 38
    1e46:	f0 e0       	ldi	r31, 0x00	; 0
    1e48:	80 81       	ld	r24, Z
    1e4a:	88 7f       	andi	r24, 0xF8	; 248
    1e4c:	8c 93       	st	X, r24
	ADCSRA|=MADC_SET_PRESCALER;
    1e4e:	a6 e2       	ldi	r26, 0x26	; 38
    1e50:	b0 e0       	ldi	r27, 0x00	; 0
    1e52:	e6 e2       	ldi	r30, 0x26	; 38
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	80 81       	ld	r24, Z
    1e58:	83 60       	ori	r24, 0x03	; 3
    1e5a:	8c 93       	st	X, r24

#if MADC_SET_ADJUST == MADC_LEFT_ADJUST
	SET_BIT(ADMUX,5);
#elif MADC_SET_ADJUST == MADC_RIGHT_ADJUST
	CLR_BIT(ADMUX,5);
    1e5c:	a7 e2       	ldi	r26, 0x27	; 39
    1e5e:	b0 e0       	ldi	r27, 0x00	; 0
    1e60:	e7 e2       	ldi	r30, 0x27	; 39
    1e62:	f0 e0       	ldi	r31, 0x00	; 0
    1e64:	80 81       	ld	r24, Z
    1e66:	8f 7d       	andi	r24, 0xDF	; 223
    1e68:	8c 93       	st	X, r24
#else
#error"ADC Left adjust option is not valid...."
#endif

	/*		ADC Auto Trigger Enable		*/
	SET_BIT(ADCSRA,5);
    1e6a:	a6 e2       	ldi	r26, 0x26	; 38
    1e6c:	b0 e0       	ldi	r27, 0x00	; 0
    1e6e:	e6 e2       	ldi	r30, 0x26	; 38
    1e70:	f0 e0       	ldi	r31, 0x00	; 0
    1e72:	80 81       	ld	r24, Z
    1e74:	80 62       	ori	r24, 0x20	; 32
    1e76:	8c 93       	st	X, r24
	MEXTI0_VidInit();
    1e78:	0e 94 cf 09 	call	0x139e	; 0x139e <MEXTI0_VidInit>
	MGIE_VidEnable();
    1e7c:	0e 94 b3 09 	call	0x1366	; 0x1366 <MGIE_VidEnable>
	/*		ADC Auto Trigger Source		*/
	SFIOR&=MADC_BIT_MASKING_TRIGGER_SOURCE;
    1e80:	a0 e5       	ldi	r26, 0x50	; 80
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	e0 e5       	ldi	r30, 0x50	; 80
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	91 81       	ldd	r25, Z+1	; 0x01
    1e8c:	8f 71       	andi	r24, 0x1F	; 31
    1e8e:	90 70       	andi	r25, 0x00	; 0
    1e90:	11 96       	adiw	r26, 0x01	; 1
    1e92:	9c 93       	st	X, r25
    1e94:	8e 93       	st	-X, r24
	SFIOR|=MADC_SET_TRIGGER_SOURCE;
    1e96:	a0 e5       	ldi	r26, 0x50	; 80
    1e98:	b0 e0       	ldi	r27, 0x00	; 0
    1e9a:	e0 e5       	ldi	r30, 0x50	; 80
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	91 81       	ldd	r25, Z+1	; 0x01
    1ea2:	80 64       	ori	r24, 0x40	; 64
    1ea4:	11 96       	adiw	r26, 0x01	; 1
    1ea6:	9c 93       	st	X, r25
    1ea8:	8e 93       	st	-X, r24

	/*Enable To ADC*/
	SET_BIT(ADCSRA,7);
    1eaa:	a6 e2       	ldi	r26, 0x26	; 38
    1eac:	b0 e0       	ldi	r27, 0x00	; 0
    1eae:	e6 e2       	ldi	r30, 0x26	; 38
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	80 81       	ld	r24, Z
    1eb4:	80 68       	ori	r24, 0x80	; 128
    1eb6:	8c 93       	st	X, r24
}
    1eb8:	cf 91       	pop	r28
    1eba:	df 91       	pop	r29
    1ebc:	08 95       	ret

00001ebe <MADC_VidInit>:

void MADC_VidInit(void)
{
    1ebe:	df 93       	push	r29
    1ec0:	cf 93       	push	r28
    1ec2:	cd b7       	in	r28, 0x3d	; 61
    1ec4:	de b7       	in	r29, 0x3e	; 62
	/*Select Reference Voltage*/
#if MADC_SET_REFERENCEVOLATGE == MADC_AVCC_REFERENCEVOLATGE
	SET_BIT(ADMUX,6);
    1ec6:	a7 e2       	ldi	r26, 0x27	; 39
    1ec8:	b0 e0       	ldi	r27, 0x00	; 0
    1eca:	e7 e2       	ldi	r30, 0x27	; 39
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	80 81       	ld	r24, Z
    1ed0:	80 64       	ori	r24, 0x40	; 64
    1ed2:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,7);
    1ed4:	a7 e2       	ldi	r26, 0x27	; 39
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	e7 e2       	ldi	r30, 0x27	; 39
    1eda:	f0 e0       	ldi	r31, 0x00	; 0
    1edc:	80 81       	ld	r24, Z
    1ede:	8f 77       	andi	r24, 0x7F	; 127
    1ee0:	8c 93       	st	X, r24
	SET_BIT(ADMUX,7);
#else
#error"ADC Reference Voltage Option I s not valid.... "
#endif
	/*Set Prescaler*/
	ADCSRA&=MADC_BIT_MASKING_PRESCALER;
    1ee2:	a6 e2       	ldi	r26, 0x26	; 38
    1ee4:	b0 e0       	ldi	r27, 0x00	; 0
    1ee6:	e6 e2       	ldi	r30, 0x26	; 38
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	80 81       	ld	r24, Z
    1eec:	88 7f       	andi	r24, 0xF8	; 248
    1eee:	8c 93       	st	X, r24
	ADCSRA|=MADC_SET_PRESCALER;
    1ef0:	a6 e2       	ldi	r26, 0x26	; 38
    1ef2:	b0 e0       	ldi	r27, 0x00	; 0
    1ef4:	e6 e2       	ldi	r30, 0x26	; 38
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	80 81       	ld	r24, Z
    1efa:	83 60       	ori	r24, 0x03	; 3
    1efc:	8c 93       	st	X, r24

#if MADC_SET_ADJUST == MADC_LEFT_ADJUST
	SET_BIT(ADMUX,5);
#elif MADC_SET_ADJUST == MADC_RIGHT_ADJUST
	CLR_BIT(ADMUX,5);
    1efe:	a7 e2       	ldi	r26, 0x27	; 39
    1f00:	b0 e0       	ldi	r27, 0x00	; 0
    1f02:	e7 e2       	ldi	r30, 0x27	; 39
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	8f 7d       	andi	r24, 0xDF	; 223
    1f0a:	8c 93       	st	X, r24
#else
#error"ADC Left adjust option is not valid...."
#endif
	/*Enable To ADC*/
	SET_BIT(ADCSRA,7);
    1f0c:	a6 e2       	ldi	r26, 0x26	; 38
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	e6 e2       	ldi	r30, 0x26	; 38
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	80 68       	ori	r24, 0x80	; 128
    1f18:	8c 93       	st	X, r24
}
    1f1a:	cf 91       	pop	r28
    1f1c:	df 91       	pop	r29
    1f1e:	08 95       	ret

00001f20 <MADC_u16ADC_StartConversion>:
/*ADC Start Conversion-->Polling , Return ADC Value*/
u16 MADC_u16ADC_StartConversion(u8 Copy_u8Channel)
{
    1f20:	df 93       	push	r29
    1f22:	cf 93       	push	r28
    1f24:	0f 92       	push	r0
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
    1f2a:	89 83       	std	Y+1, r24	; 0x01
	/*Select Channel*/
	Copy_u8Channel&=MADC_BIT_MASKING_CHANNEL;
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	87 70       	andi	r24, 0x07	; 7
    1f30:	89 83       	std	Y+1, r24	; 0x01
	ADMUX&=MADC_BIT_MASKING_REG_CHANNEL;
    1f32:	a7 e2       	ldi	r26, 0x27	; 39
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	e7 e2       	ldi	r30, 0x27	; 39
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	80 7e       	andi	r24, 0xE0	; 224
    1f3e:	8c 93       	st	X, r24
	ADMUX|=Copy_u8Channel;
    1f40:	a7 e2       	ldi	r26, 0x27	; 39
    1f42:	b0 e0       	ldi	r27, 0x00	; 0
    1f44:	e7 e2       	ldi	r30, 0x27	; 39
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	90 81       	ld	r25, Z
    1f4a:	89 81       	ldd	r24, Y+1	; 0x01
    1f4c:	89 2b       	or	r24, r25
    1f4e:	8c 93       	st	X, r24
	/*send Start Conversion*/
	SET_BIT(ADCSRA,6);
    1f50:	a6 e2       	ldi	r26, 0x26	; 38
    1f52:	b0 e0       	ldi	r27, 0x00	; 0
    1f54:	e6 e2       	ldi	r30, 0x26	; 38
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	80 64       	ori	r24, 0x40	; 64
    1f5c:	8c 93       	st	X, r24
	/*Wait On ADC Conversion Completed Flag is set to one */
	while(GET_BIT(ADCSRA,4)==0);
    1f5e:	e6 e2       	ldi	r30, 0x26	; 38
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	80 81       	ld	r24, Z
    1f64:	82 95       	swap	r24
    1f66:	8f 70       	andi	r24, 0x0F	; 15
    1f68:	88 2f       	mov	r24, r24
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	81 70       	andi	r24, 0x01	; 1
    1f6e:	90 70       	andi	r25, 0x00	; 0
    1f70:	00 97       	sbiw	r24, 0x00	; 0
    1f72:	a9 f3       	breq	.-22     	; 0x1f5e <MADC_u16ADC_StartConversion+0x3e>

	return ADC;
    1f74:	e4 e2       	ldi	r30, 0x24	; 36
    1f76:	f0 e0       	ldi	r31, 0x00	; 0
    1f78:	80 81       	ld	r24, Z
    1f7a:	91 81       	ldd	r25, Z+1	; 0x01
}
    1f7c:	0f 90       	pop	r0
    1f7e:	cf 91       	pop	r28
    1f80:	df 91       	pop	r29
    1f82:	08 95       	ret

00001f84 <HLED_VidInit>:
#include"..\..\LIB\LSTD_TYPES.h"
#include"..\..\MCAL\MDIO\MDIO_Interface.h"
#include"HLED_Interface.h"

void HLED_VidInit(LED_t *Copy_Led)
{
    1f84:	df 93       	push	r29
    1f86:	cf 93       	push	r28
    1f88:	00 d0       	rcall	.+0      	; 0x1f8a <HLED_VidInit+0x6>
    1f8a:	cd b7       	in	r28, 0x3d	; 61
    1f8c:	de b7       	in	r29, 0x3e	; 62
    1f8e:	9a 83       	std	Y+2, r25	; 0x02
    1f90:	89 83       	std	Y+1, r24	; 0x01
	MDIO_Error_State_SetPinDirection(Copy_Led->Copy_u8Pin,Copy_Led->Copy_u8Port,PIN_OUTPUT);
    1f92:	e9 81       	ldd	r30, Y+1	; 0x01
    1f94:	fa 81       	ldd	r31, Y+2	; 0x02
    1f96:	81 81       	ldd	r24, Z+1	; 0x01
    1f98:	e9 81       	ldd	r30, Y+1	; 0x01
    1f9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1f9c:	90 81       	ld	r25, Z
    1f9e:	69 2f       	mov	r22, r25
    1fa0:	41 e0       	ldi	r20, 0x01	; 1
    1fa2:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
}
    1fa6:	0f 90       	pop	r0
    1fa8:	0f 90       	pop	r0
    1faa:	cf 91       	pop	r28
    1fac:	df 91       	pop	r29
    1fae:	08 95       	ret

00001fb0 <HLED_VidLed_On>:
void HLED_VidLed_On(LED_t *Copy_Led)
{
    1fb0:	df 93       	push	r29
    1fb2:	cf 93       	push	r28
    1fb4:	00 d0       	rcall	.+0      	; 0x1fb6 <HLED_VidLed_On+0x6>
    1fb6:	cd b7       	in	r28, 0x3d	; 61
    1fb8:	de b7       	in	r29, 0x3e	; 62
    1fba:	9a 83       	std	Y+2, r25	; 0x02
    1fbc:	89 83       	std	Y+1, r24	; 0x01
	MDIO_Error_State_SetPinValue(Copy_Led->Copy_u8Pin,Copy_Led->Copy_u8Port,PIN_HIGH);
    1fbe:	e9 81       	ldd	r30, Y+1	; 0x01
    1fc0:	fa 81       	ldd	r31, Y+2	; 0x02
    1fc2:	81 81       	ldd	r24, Z+1	; 0x01
    1fc4:	e9 81       	ldd	r30, Y+1	; 0x01
    1fc6:	fa 81       	ldd	r31, Y+2	; 0x02
    1fc8:	90 81       	ld	r25, Z
    1fca:	69 2f       	mov	r22, r25
    1fcc:	41 e0       	ldi	r20, 0x01	; 1
    1fce:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    1fd2:	0f 90       	pop	r0
    1fd4:	0f 90       	pop	r0
    1fd6:	cf 91       	pop	r28
    1fd8:	df 91       	pop	r29
    1fda:	08 95       	ret

00001fdc <HLED_VidLed_Off>:
void HLED_VidLed_Off(LED_t *Copy_Led)
{
    1fdc:	df 93       	push	r29
    1fde:	cf 93       	push	r28
    1fe0:	00 d0       	rcall	.+0      	; 0x1fe2 <HLED_VidLed_Off+0x6>
    1fe2:	cd b7       	in	r28, 0x3d	; 61
    1fe4:	de b7       	in	r29, 0x3e	; 62
    1fe6:	9a 83       	std	Y+2, r25	; 0x02
    1fe8:	89 83       	std	Y+1, r24	; 0x01
	MDIO_Error_State_SetPinValue(Copy_Led->Copy_u8Pin,Copy_Led->Copy_u8Port,PIN_LOW);
    1fea:	e9 81       	ldd	r30, Y+1	; 0x01
    1fec:	fa 81       	ldd	r31, Y+2	; 0x02
    1fee:	81 81       	ldd	r24, Z+1	; 0x01
    1ff0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ff2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ff4:	90 81       	ld	r25, Z
    1ff6:	69 2f       	mov	r22, r25
    1ff8:	40 e0       	ldi	r20, 0x00	; 0
    1ffa:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    1ffe:	0f 90       	pop	r0
    2000:	0f 90       	pop	r0
    2002:	cf 91       	pop	r28
    2004:	df 91       	pop	r29
    2006:	08 95       	ret

00002008 <HLED_VidLed_Toggle>:
void HLED_VidLed_Toggle(LED_t *Copy_Led)
{
    2008:	df 93       	push	r29
    200a:	cf 93       	push	r28
    200c:	00 d0       	rcall	.+0      	; 0x200e <HLED_VidLed_Toggle+0x6>
    200e:	cd b7       	in	r28, 0x3d	; 61
    2010:	de b7       	in	r29, 0x3e	; 62
    2012:	9a 83       	std	Y+2, r25	; 0x02
    2014:	89 83       	std	Y+1, r24	; 0x01
	/*Toggle Function*/
	static u8 Flag=0;
	if(Flag==0)
    2016:	80 91 96 00 	lds	r24, 0x0096
    201a:	88 23       	and	r24, r24
    201c:	71 f4       	brne	.+28     	; 0x203a <HLED_VidLed_Toggle+0x32>
	{
	MDIO_Error_State_SetPinValue(Copy_Led->Copy_u8Pin,Copy_Led->Copy_u8Port,PIN_HIGH);
    201e:	e9 81       	ldd	r30, Y+1	; 0x01
    2020:	fa 81       	ldd	r31, Y+2	; 0x02
    2022:	81 81       	ldd	r24, Z+1	; 0x01
    2024:	e9 81       	ldd	r30, Y+1	; 0x01
    2026:	fa 81       	ldd	r31, Y+2	; 0x02
    2028:	90 81       	ld	r25, Z
    202a:	69 2f       	mov	r22, r25
    202c:	41 e0       	ldi	r20, 0x01	; 1
    202e:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	Flag=1;
    2032:	81 e0       	ldi	r24, 0x01	; 1
    2034:	80 93 96 00 	sts	0x0096, r24
    2038:	0c c0       	rjmp	.+24     	; 0x2052 <HLED_VidLed_Toggle+0x4a>
	}
	else
	{
	MDIO_Error_State_SetPinValue(Copy_Led->Copy_u8Pin,Copy_Led->Copy_u8Port,PIN_LOW);
    203a:	e9 81       	ldd	r30, Y+1	; 0x01
    203c:	fa 81       	ldd	r31, Y+2	; 0x02
    203e:	81 81       	ldd	r24, Z+1	; 0x01
    2040:	e9 81       	ldd	r30, Y+1	; 0x01
    2042:	fa 81       	ldd	r31, Y+2	; 0x02
    2044:	90 81       	ld	r25, Z
    2046:	69 2f       	mov	r22, r25
    2048:	40 e0       	ldi	r20, 0x00	; 0
    204a:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	Flag=0;
    204e:	10 92 96 00 	sts	0x0096, r1
	}

}
    2052:	0f 90       	pop	r0
    2054:	0f 90       	pop	r0
    2056:	cf 91       	pop	r28
    2058:	df 91       	pop	r29
    205a:	08 95       	ret

0000205c <HKPD_VidInit>:
		'+'
		},
};
/*KPD INIT*/
void HKPD_VidInit(void)
{
    205c:	df 93       	push	r29
    205e:	cf 93       	push	r28
    2060:	cd b7       	in	r28, 0x3d	; 61
    2062:	de b7       	in	r29, 0x3e	; 62
	/* Set Row Pins as an Input */
	MDIO_Error_State_SetPinDirection(ROW_PIN0,ROW_PORT,PIN_INPUT);
    2064:	80 e0       	ldi	r24, 0x00	; 0
    2066:	61 e0       	ldi	r22, 0x01	; 1
    2068:	40 e0       	ldi	r20, 0x00	; 0
    206a:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(ROW_PIN1,ROW_PORT,PIN_INPUT);
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	61 e0       	ldi	r22, 0x01	; 1
    2072:	40 e0       	ldi	r20, 0x00	; 0
    2074:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(ROW_PIN2,ROW_PORT,PIN_INPUT);
    2078:	82 e0       	ldi	r24, 0x02	; 2
    207a:	61 e0       	ldi	r22, 0x01	; 1
    207c:	40 e0       	ldi	r20, 0x00	; 0
    207e:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(ROW_PIN3,ROW_PORT,PIN_INPUT);
    2082:	83 e0       	ldi	r24, 0x03	; 3
    2084:	61 e0       	ldi	r22, 0x01	; 1
    2086:	40 e0       	ldi	r20, 0x00	; 0
    2088:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	/* Set Column Pins as an Output */
	MDIO_Error_State_SetPinDirection(COL_PIN0,COL_PORT,PIN_OUTPUT);
    208c:	84 e0       	ldi	r24, 0x04	; 4
    208e:	61 e0       	ldi	r22, 0x01	; 1
    2090:	41 e0       	ldi	r20, 0x01	; 1
    2092:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(COL_PIN1,COL_PORT,PIN_OUTPUT);
    2096:	85 e0       	ldi	r24, 0x05	; 5
    2098:	61 e0       	ldi	r22, 0x01	; 1
    209a:	41 e0       	ldi	r20, 0x01	; 1
    209c:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(COL_PIN2,COL_PORT,PIN_OUTPUT);
    20a0:	86 e0       	ldi	r24, 0x06	; 6
    20a2:	61 e0       	ldi	r22, 0x01	; 1
    20a4:	41 e0       	ldi	r20, 0x01	; 1
    20a6:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(COL_PIN3,COL_PORT,PIN_OUTPUT);
    20aa:	87 e0       	ldi	r24, 0x07	; 7
    20ac:	61 e0       	ldi	r22, 0x01	; 1
    20ae:	41 e0       	ldi	r20, 0x01	; 1
    20b0:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	/* Active Pull Up Resistor For Row Pins */
	MDIO_Error_State_SetPinValue(ROW_PIN0,ROW_PORT,PIN_HIGH);
    20b4:	80 e0       	ldi	r24, 0x00	; 0
    20b6:	61 e0       	ldi	r22, 0x01	; 1
    20b8:	41 e0       	ldi	r20, 0x01	; 1
    20ba:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(ROW_PIN1,ROW_PORT,PIN_HIGH);
    20be:	81 e0       	ldi	r24, 0x01	; 1
    20c0:	61 e0       	ldi	r22, 0x01	; 1
    20c2:	41 e0       	ldi	r20, 0x01	; 1
    20c4:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(ROW_PIN2,ROW_PORT,PIN_HIGH);
    20c8:	82 e0       	ldi	r24, 0x02	; 2
    20ca:	61 e0       	ldi	r22, 0x01	; 1
    20cc:	41 e0       	ldi	r20, 0x01	; 1
    20ce:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(ROW_PIN3,ROW_PORT,PIN_HIGH);
    20d2:	83 e0       	ldi	r24, 0x03	; 3
    20d4:	61 e0       	ldi	r22, 0x01	; 1
    20d6:	41 e0       	ldi	r20, 0x01	; 1
    20d8:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/* Initialize 4 Column Pins By Ones */
	MDIO_Error_State_SetPinValue(COL_PIN0,COL_PORT,PIN_HIGH);
    20dc:	84 e0       	ldi	r24, 0x04	; 4
    20de:	61 e0       	ldi	r22, 0x01	; 1
    20e0:	41 e0       	ldi	r20, 0x01	; 1
    20e2:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(COL_PIN1,COL_PORT,PIN_HIGH);
    20e6:	85 e0       	ldi	r24, 0x05	; 5
    20e8:	61 e0       	ldi	r22, 0x01	; 1
    20ea:	41 e0       	ldi	r20, 0x01	; 1
    20ec:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(COL_PIN2,COL_PORT,PIN_HIGH);
    20f0:	86 e0       	ldi	r24, 0x06	; 6
    20f2:	61 e0       	ldi	r22, 0x01	; 1
    20f4:	41 e0       	ldi	r20, 0x01	; 1
    20f6:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	MDIO_Error_State_SetPinValue(COL_PIN3,COL_PORT,PIN_HIGH);
    20fa:	87 e0       	ldi	r24, 0x07	; 7
    20fc:	61 e0       	ldi	r22, 0x01	; 1
    20fe:	41 e0       	ldi	r20, 0x01	; 1
    2100:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    2104:	cf 91       	pop	r28
    2106:	df 91       	pop	r29
    2108:	08 95       	ret

0000210a <HKPD_U8GetKeyPressed>:
/*KPD Get pressed*/
u8 HKPD_U8GetKeyPressed(void)
{
    210a:	df 93       	push	r29
    210c:	cf 93       	push	r28
    210e:	cd b7       	in	r28, 0x3d	; 61
    2110:	de b7       	in	r29, 0x3e	; 62
    2112:	62 97       	sbiw	r28, 0x12	; 18
    2114:	0f b6       	in	r0, 0x3f	; 63
    2116:	f8 94       	cli
    2118:	de bf       	out	0x3e, r29	; 62
    211a:	0f be       	out	0x3f, r0	; 63
    211c:	cd bf       	out	0x3d, r28	; 61
	u8 LOC_U8RowCount;
	u8 LOC_U8ColCount;
	/*Initialize the switch status to NOT PRESSED*/
	u8 LOC_U8ReturnValue=NOT_PRESSED;
    211e:	8f ef       	ldi	r24, 0xFF	; 255
    2120:	8f 87       	std	Y+15, r24	; 0x0f
	u8 LOC_U8PinState;
	/*Looping on columns of the keypad*/
	for(LOC_U8ColCount=COL_INIT;LOC_U8ColCount<COL_END;LOC_U8ColCount++)
    2122:	84 e0       	ldi	r24, 0x04	; 4
    2124:	88 8b       	std	Y+16, r24	; 0x10
    2126:	b5 c0       	rjmp	.+362    	; 0x2292 <HKPD_U8GetKeyPressed+0x188>
	{
		/*Active the Column */
		MDIO_Error_State_SetPinValue(LOC_U8ColCount,COL_PORT,PIN_LOW);
    2128:	88 89       	ldd	r24, Y+16	; 0x10
    212a:	61 e0       	ldi	r22, 0x01	; 1
    212c:	40 e0       	ldi	r20, 0x00	; 0
    212e:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
		/*Loop to read the all row pins*/
		for(LOC_U8RowCount=ROW_INIT;LOC_U8RowCount<ROW_END;LOC_U8RowCount++)
    2132:	19 8a       	std	Y+17, r1	; 0x11
    2134:	a2 c0       	rjmp	.+324    	; 0x227a <HKPD_U8GetKeyPressed+0x170>
		{
			/*check the status of the switch*/
			MDIO_Error_State_GetPinValue(LOC_U8RowCount,ROW_PORT,&LOC_U8PinState);
    2136:	9e 01       	movw	r18, r28
    2138:	2e 5e       	subi	r18, 0xEE	; 238
    213a:	3f 4f       	sbci	r19, 0xFF	; 255
    213c:	89 89       	ldd	r24, Y+17	; 0x11
    213e:	61 e0       	ldi	r22, 0x01	; 1
    2140:	a9 01       	movw	r20, r18
    2142:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <MDIO_Error_State_GetPinValue>
			if(LOC_U8PinState==0)
    2146:	8a 89       	ldd	r24, Y+18	; 0x12
    2148:	88 23       	and	r24, r24
    214a:	09 f0       	breq	.+2      	; 0x214e <HKPD_U8GetKeyPressed+0x44>
    214c:	93 c0       	rjmp	.+294    	; 0x2274 <HKPD_U8GetKeyPressed+0x16a>
			{
				/*Get the Value of the current pressed switch*/
				LOC_U8ReturnValue=KPD_u8SwitchVal[LOC_U8ColCount-COL_INIT][LOC_U8RowCount-ROW_INIT];
    214e:	88 89       	ldd	r24, Y+16	; 0x10
    2150:	88 2f       	mov	r24, r24
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	ac 01       	movw	r20, r24
    2156:	44 50       	subi	r20, 0x04	; 4
    2158:	50 40       	sbci	r21, 0x00	; 0
    215a:	89 89       	ldd	r24, Y+17	; 0x11
    215c:	28 2f       	mov	r18, r24
    215e:	30 e0       	ldi	r19, 0x00	; 0
    2160:	ca 01       	movw	r24, r20
    2162:	88 0f       	add	r24, r24
    2164:	99 1f       	adc	r25, r25
    2166:	88 0f       	add	r24, r24
    2168:	99 1f       	adc	r25, r25
    216a:	82 0f       	add	r24, r18
    216c:	93 1f       	adc	r25, r19
    216e:	fc 01       	movw	r30, r24
    2170:	e9 58       	subi	r30, 0x89	; 137
    2172:	ff 4f       	sbci	r31, 0xFF	; 255
    2174:	80 81       	ld	r24, Z
    2176:	8f 87       	std	Y+15, r24	; 0x0f
    2178:	08 c0       	rjmp	.+16     	; 0x218a <HKPD_U8GetKeyPressed+0x80>
				/*wait until the switch is released(Single Press)*/
				while(LOC_U8PinState==0)
				{
					MDIO_Error_State_GetPinValue(LOC_U8RowCount,ROW_PORT,&LOC_U8PinState);
    217a:	9e 01       	movw	r18, r28
    217c:	2e 5e       	subi	r18, 0xEE	; 238
    217e:	3f 4f       	sbci	r19, 0xFF	; 255
    2180:	89 89       	ldd	r24, Y+17	; 0x11
    2182:	61 e0       	ldi	r22, 0x01	; 1
    2184:	a9 01       	movw	r20, r18
    2186:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <MDIO_Error_State_GetPinValue>
			if(LOC_U8PinState==0)
			{
				/*Get the Value of the current pressed switch*/
				LOC_U8ReturnValue=KPD_u8SwitchVal[LOC_U8ColCount-COL_INIT][LOC_U8RowCount-ROW_INIT];
				/*wait until the switch is released(Single Press)*/
				while(LOC_U8PinState==0)
    218a:	8a 89       	ldd	r24, Y+18	; 0x12
    218c:	88 23       	and	r24, r24
    218e:	a9 f3       	breq	.-22     	; 0x217a <HKPD_U8GetKeyPressed+0x70>
    2190:	80 e0       	ldi	r24, 0x00	; 0
    2192:	90 e0       	ldi	r25, 0x00	; 0
    2194:	a0 e2       	ldi	r26, 0x20	; 32
    2196:	b1 e4       	ldi	r27, 0x41	; 65
    2198:	8b 87       	std	Y+11, r24	; 0x0b
    219a:	9c 87       	std	Y+12, r25	; 0x0c
    219c:	ad 87       	std	Y+13, r26	; 0x0d
    219e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    21a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    21a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    21a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    21a8:	20 e0       	ldi	r18, 0x00	; 0
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	4a e7       	ldi	r20, 0x7A	; 122
    21ae:	53 e4       	ldi	r21, 0x43	; 67
    21b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21b4:	dc 01       	movw	r26, r24
    21b6:	cb 01       	movw	r24, r22
    21b8:	8f 83       	std	Y+7, r24	; 0x07
    21ba:	98 87       	std	Y+8, r25	; 0x08
    21bc:	a9 87       	std	Y+9, r26	; 0x09
    21be:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21c0:	6f 81       	ldd	r22, Y+7	; 0x07
    21c2:	78 85       	ldd	r23, Y+8	; 0x08
    21c4:	89 85       	ldd	r24, Y+9	; 0x09
    21c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    21c8:	20 e0       	ldi	r18, 0x00	; 0
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	40 e8       	ldi	r20, 0x80	; 128
    21ce:	5f e3       	ldi	r21, 0x3F	; 63
    21d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21d4:	88 23       	and	r24, r24
    21d6:	2c f4       	brge	.+10     	; 0x21e2 <HKPD_U8GetKeyPressed+0xd8>
		__ticks = 1;
    21d8:	81 e0       	ldi	r24, 0x01	; 1
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	9e 83       	std	Y+6, r25	; 0x06
    21de:	8d 83       	std	Y+5, r24	; 0x05
    21e0:	3f c0       	rjmp	.+126    	; 0x2260 <HKPD_U8GetKeyPressed+0x156>
	else if (__tmp > 65535)
    21e2:	6f 81       	ldd	r22, Y+7	; 0x07
    21e4:	78 85       	ldd	r23, Y+8	; 0x08
    21e6:	89 85       	ldd	r24, Y+9	; 0x09
    21e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    21ea:	20 e0       	ldi	r18, 0x00	; 0
    21ec:	3f ef       	ldi	r19, 0xFF	; 255
    21ee:	4f e7       	ldi	r20, 0x7F	; 127
    21f0:	57 e4       	ldi	r21, 0x47	; 71
    21f2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21f6:	18 16       	cp	r1, r24
    21f8:	4c f5       	brge	.+82     	; 0x224c <HKPD_U8GetKeyPressed+0x142>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21fa:	6b 85       	ldd	r22, Y+11	; 0x0b
    21fc:	7c 85       	ldd	r23, Y+12	; 0x0c
    21fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2200:	9e 85       	ldd	r25, Y+14	; 0x0e
    2202:	20 e0       	ldi	r18, 0x00	; 0
    2204:	30 e0       	ldi	r19, 0x00	; 0
    2206:	40 e2       	ldi	r20, 0x20	; 32
    2208:	51 e4       	ldi	r21, 0x41	; 65
    220a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    220e:	dc 01       	movw	r26, r24
    2210:	cb 01       	movw	r24, r22
    2212:	bc 01       	movw	r22, r24
    2214:	cd 01       	movw	r24, r26
    2216:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    221a:	dc 01       	movw	r26, r24
    221c:	cb 01       	movw	r24, r22
    221e:	9e 83       	std	Y+6, r25	; 0x06
    2220:	8d 83       	std	Y+5, r24	; 0x05
    2222:	0f c0       	rjmp	.+30     	; 0x2242 <HKPD_U8GetKeyPressed+0x138>
    2224:	89 e1       	ldi	r24, 0x19	; 25
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	9c 83       	std	Y+4, r25	; 0x04
    222a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    222c:	8b 81       	ldd	r24, Y+3	; 0x03
    222e:	9c 81       	ldd	r25, Y+4	; 0x04
    2230:	01 97       	sbiw	r24, 0x01	; 1
    2232:	f1 f7       	brne	.-4      	; 0x2230 <HKPD_U8GetKeyPressed+0x126>
    2234:	9c 83       	std	Y+4, r25	; 0x04
    2236:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2238:	8d 81       	ldd	r24, Y+5	; 0x05
    223a:	9e 81       	ldd	r25, Y+6	; 0x06
    223c:	01 97       	sbiw	r24, 0x01	; 1
    223e:	9e 83       	std	Y+6, r25	; 0x06
    2240:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2242:	8d 81       	ldd	r24, Y+5	; 0x05
    2244:	9e 81       	ldd	r25, Y+6	; 0x06
    2246:	00 97       	sbiw	r24, 0x00	; 0
    2248:	69 f7       	brne	.-38     	; 0x2224 <HKPD_U8GetKeyPressed+0x11a>
    224a:	14 c0       	rjmp	.+40     	; 0x2274 <HKPD_U8GetKeyPressed+0x16a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    224c:	6f 81       	ldd	r22, Y+7	; 0x07
    224e:	78 85       	ldd	r23, Y+8	; 0x08
    2250:	89 85       	ldd	r24, Y+9	; 0x09
    2252:	9a 85       	ldd	r25, Y+10	; 0x0a
    2254:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2258:	dc 01       	movw	r26, r24
    225a:	cb 01       	movw	r24, r22
    225c:	9e 83       	std	Y+6, r25	; 0x06
    225e:	8d 83       	std	Y+5, r24	; 0x05
    2260:	8d 81       	ldd	r24, Y+5	; 0x05
    2262:	9e 81       	ldd	r25, Y+6	; 0x06
    2264:	9a 83       	std	Y+2, r25	; 0x02
    2266:	89 83       	std	Y+1, r24	; 0x01
    2268:	89 81       	ldd	r24, Y+1	; 0x01
    226a:	9a 81       	ldd	r25, Y+2	; 0x02
    226c:	01 97       	sbiw	r24, 0x01	; 1
    226e:	f1 f7       	brne	.-4      	; 0x226c <HKPD_U8GetKeyPressed+0x162>
    2270:	9a 83       	std	Y+2, r25	; 0x02
    2272:	89 83       	std	Y+1, r24	; 0x01
	for(LOC_U8ColCount=COL_INIT;LOC_U8ColCount<COL_END;LOC_U8ColCount++)
	{
		/*Active the Column */
		MDIO_Error_State_SetPinValue(LOC_U8ColCount,COL_PORT,PIN_LOW);
		/*Loop to read the all row pins*/
		for(LOC_U8RowCount=ROW_INIT;LOC_U8RowCount<ROW_END;LOC_U8RowCount++)
    2274:	89 89       	ldd	r24, Y+17	; 0x11
    2276:	8f 5f       	subi	r24, 0xFF	; 255
    2278:	89 8b       	std	Y+17, r24	; 0x11
    227a:	89 89       	ldd	r24, Y+17	; 0x11
    227c:	84 30       	cpi	r24, 0x04	; 4
    227e:	08 f4       	brcc	.+2      	; 0x2282 <HKPD_U8GetKeyPressed+0x178>
    2280:	5a cf       	rjmp	.-332    	; 0x2136 <HKPD_U8GetKeyPressed+0x2c>
			{
				/*Do Nothing*/
			}
		}
		/*Deactivate the Column*/
		MDIO_Error_State_SetPinValue(LOC_U8ColCount,COL_PORT,PIN_HIGH);
    2282:	88 89       	ldd	r24, Y+16	; 0x10
    2284:	61 e0       	ldi	r22, 0x01	; 1
    2286:	41 e0       	ldi	r20, 0x01	; 1
    2288:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	u8 LOC_U8ColCount;
	/*Initialize the switch status to NOT PRESSED*/
	u8 LOC_U8ReturnValue=NOT_PRESSED;
	u8 LOC_U8PinState;
	/*Looping on columns of the keypad*/
	for(LOC_U8ColCount=COL_INIT;LOC_U8ColCount<COL_END;LOC_U8ColCount++)
    228c:	88 89       	ldd	r24, Y+16	; 0x10
    228e:	8f 5f       	subi	r24, 0xFF	; 255
    2290:	88 8b       	std	Y+16, r24	; 0x10
    2292:	88 89       	ldd	r24, Y+16	; 0x10
    2294:	88 30       	cpi	r24, 0x08	; 8
    2296:	08 f4       	brcc	.+2      	; 0x229a <HKPD_U8GetKeyPressed+0x190>
    2298:	47 cf       	rjmp	.-370    	; 0x2128 <HKPD_U8GetKeyPressed+0x1e>
			}
		}
		/*Deactivate the Column*/
		MDIO_Error_State_SetPinValue(LOC_U8ColCount,COL_PORT,PIN_HIGH);
	}
	return LOC_U8ReturnValue;
    229a:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    229c:	62 96       	adiw	r28, 0x12	; 18
    229e:	0f b6       	in	r0, 0x3f	; 63
    22a0:	f8 94       	cli
    22a2:	de bf       	out	0x3e, r29	; 62
    22a4:	0f be       	out	0x3f, r0	; 63
    22a6:	cd bf       	out	0x3d, r28	; 61
    22a8:	cf 91       	pop	r28
    22aa:	df 91       	pop	r29
    22ac:	08 95       	ret

000022ae <HCLCD_VidWriteCommand_8Bits>:
#include"HCLCD_Interface.h"

#include"util/delay.h"

void HCLCD_VidWriteCommand_8Bits(u8 Copy_u8Command)
{
    22ae:	df 93       	push	r29
    22b0:	cf 93       	push	r28
    22b2:	cd b7       	in	r28, 0x3d	; 61
    22b4:	de b7       	in	r29, 0x3e	; 62
    22b6:	6d 97       	sbiw	r28, 0x1d	; 29
    22b8:	0f b6       	in	r0, 0x3f	; 63
    22ba:	f8 94       	cli
    22bc:	de bf       	out	0x3e, r29	; 62
    22be:	0f be       	out	0x3f, r0	; 63
    22c0:	cd bf       	out	0x3d, r28	; 61
    22c2:	8d 8f       	std	Y+29, r24	; 0x1d
	/*select Command register--> Write zero on Rs pin*/
	MDIO_Error_State_SetPinValue(RS,CONTROL_PORT,PIN_LOW);
    22c4:	80 e0       	ldi	r24, 0x00	; 0
    22c6:	62 e0       	ldi	r22, 0x02	; 2
    22c8:	40 e0       	ldi	r20, 0x00	; 0
    22ca:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/*select Write mode--> Write zero on RW pin*/
	MDIO_Error_State_SetPinValue(RW,CONTROL_PORT,PIN_LOW);
    22ce:	81 e0       	ldi	r24, 0x01	; 1
    22d0:	62 e0       	ldi	r22, 0x02	; 2
    22d2:	40 e0       	ldi	r20, 0x00	; 0
    22d4:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/*Send Command ON port Data*/
	MDIO_Error_State_SetPortValue(DATA_PORT,Copy_u8Command);
    22d8:	83 e0       	ldi	r24, 0x03	; 3
    22da:	6d 8d       	ldd	r22, Y+29	; 0x1d
    22dc:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <MDIO_Error_State_SetPortValue>
	/*Send Enable*/
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_HIGH);
    22e0:	82 e0       	ldi	r24, 0x02	; 2
    22e2:	62 e0       	ldi	r22, 0x02	; 2
    22e4:	41 e0       	ldi	r20, 0x01	; 1
    22e6:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
    22ea:	80 e0       	ldi	r24, 0x00	; 0
    22ec:	90 e0       	ldi	r25, 0x00	; 0
    22ee:	a0 e0       	ldi	r26, 0x00	; 0
    22f0:	b0 e4       	ldi	r27, 0x40	; 64
    22f2:	89 8f       	std	Y+25, r24	; 0x19
    22f4:	9a 8f       	std	Y+26, r25	; 0x1a
    22f6:	ab 8f       	std	Y+27, r26	; 0x1b
    22f8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22fa:	69 8d       	ldd	r22, Y+25	; 0x19
    22fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    22fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2300:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2302:	20 e0       	ldi	r18, 0x00	; 0
    2304:	30 e0       	ldi	r19, 0x00	; 0
    2306:	4a e7       	ldi	r20, 0x7A	; 122
    2308:	53 e4       	ldi	r21, 0x43	; 67
    230a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    230e:	dc 01       	movw	r26, r24
    2310:	cb 01       	movw	r24, r22
    2312:	8d 8b       	std	Y+21, r24	; 0x15
    2314:	9e 8b       	std	Y+22, r25	; 0x16
    2316:	af 8b       	std	Y+23, r26	; 0x17
    2318:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    231a:	6d 89       	ldd	r22, Y+21	; 0x15
    231c:	7e 89       	ldd	r23, Y+22	; 0x16
    231e:	8f 89       	ldd	r24, Y+23	; 0x17
    2320:	98 8d       	ldd	r25, Y+24	; 0x18
    2322:	20 e0       	ldi	r18, 0x00	; 0
    2324:	30 e0       	ldi	r19, 0x00	; 0
    2326:	40 e8       	ldi	r20, 0x80	; 128
    2328:	5f e3       	ldi	r21, 0x3F	; 63
    232a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    232e:	88 23       	and	r24, r24
    2330:	2c f4       	brge	.+10     	; 0x233c <HCLCD_VidWriteCommand_8Bits+0x8e>
		__ticks = 1;
    2332:	81 e0       	ldi	r24, 0x01	; 1
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	9c 8b       	std	Y+20, r25	; 0x14
    2338:	8b 8b       	std	Y+19, r24	; 0x13
    233a:	3f c0       	rjmp	.+126    	; 0x23ba <HCLCD_VidWriteCommand_8Bits+0x10c>
	else if (__tmp > 65535)
    233c:	6d 89       	ldd	r22, Y+21	; 0x15
    233e:	7e 89       	ldd	r23, Y+22	; 0x16
    2340:	8f 89       	ldd	r24, Y+23	; 0x17
    2342:	98 8d       	ldd	r25, Y+24	; 0x18
    2344:	20 e0       	ldi	r18, 0x00	; 0
    2346:	3f ef       	ldi	r19, 0xFF	; 255
    2348:	4f e7       	ldi	r20, 0x7F	; 127
    234a:	57 e4       	ldi	r21, 0x47	; 71
    234c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2350:	18 16       	cp	r1, r24
    2352:	4c f5       	brge	.+82     	; 0x23a6 <HCLCD_VidWriteCommand_8Bits+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2354:	69 8d       	ldd	r22, Y+25	; 0x19
    2356:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2358:	8b 8d       	ldd	r24, Y+27	; 0x1b
    235a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    235c:	20 e0       	ldi	r18, 0x00	; 0
    235e:	30 e0       	ldi	r19, 0x00	; 0
    2360:	40 e2       	ldi	r20, 0x20	; 32
    2362:	51 e4       	ldi	r21, 0x41	; 65
    2364:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2368:	dc 01       	movw	r26, r24
    236a:	cb 01       	movw	r24, r22
    236c:	bc 01       	movw	r22, r24
    236e:	cd 01       	movw	r24, r26
    2370:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2374:	dc 01       	movw	r26, r24
    2376:	cb 01       	movw	r24, r22
    2378:	9c 8b       	std	Y+20, r25	; 0x14
    237a:	8b 8b       	std	Y+19, r24	; 0x13
    237c:	0f c0       	rjmp	.+30     	; 0x239c <HCLCD_VidWriteCommand_8Bits+0xee>
    237e:	89 e1       	ldi	r24, 0x19	; 25
    2380:	90 e0       	ldi	r25, 0x00	; 0
    2382:	9a 8b       	std	Y+18, r25	; 0x12
    2384:	89 8b       	std	Y+17, r24	; 0x11
    2386:	89 89       	ldd	r24, Y+17	; 0x11
    2388:	9a 89       	ldd	r25, Y+18	; 0x12
    238a:	01 97       	sbiw	r24, 0x01	; 1
    238c:	f1 f7       	brne	.-4      	; 0x238a <HCLCD_VidWriteCommand_8Bits+0xdc>
    238e:	9a 8b       	std	Y+18, r25	; 0x12
    2390:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2392:	8b 89       	ldd	r24, Y+19	; 0x13
    2394:	9c 89       	ldd	r25, Y+20	; 0x14
    2396:	01 97       	sbiw	r24, 0x01	; 1
    2398:	9c 8b       	std	Y+20, r25	; 0x14
    239a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    239c:	8b 89       	ldd	r24, Y+19	; 0x13
    239e:	9c 89       	ldd	r25, Y+20	; 0x14
    23a0:	00 97       	sbiw	r24, 0x00	; 0
    23a2:	69 f7       	brne	.-38     	; 0x237e <HCLCD_VidWriteCommand_8Bits+0xd0>
    23a4:	14 c0       	rjmp	.+40     	; 0x23ce <HCLCD_VidWriteCommand_8Bits+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23a6:	6d 89       	ldd	r22, Y+21	; 0x15
    23a8:	7e 89       	ldd	r23, Y+22	; 0x16
    23aa:	8f 89       	ldd	r24, Y+23	; 0x17
    23ac:	98 8d       	ldd	r25, Y+24	; 0x18
    23ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23b2:	dc 01       	movw	r26, r24
    23b4:	cb 01       	movw	r24, r22
    23b6:	9c 8b       	std	Y+20, r25	; 0x14
    23b8:	8b 8b       	std	Y+19, r24	; 0x13
    23ba:	8b 89       	ldd	r24, Y+19	; 0x13
    23bc:	9c 89       	ldd	r25, Y+20	; 0x14
    23be:	98 8b       	std	Y+16, r25	; 0x10
    23c0:	8f 87       	std	Y+15, r24	; 0x0f
    23c2:	8f 85       	ldd	r24, Y+15	; 0x0f
    23c4:	98 89       	ldd	r25, Y+16	; 0x10
    23c6:	01 97       	sbiw	r24, 0x01	; 1
    23c8:	f1 f7       	brne	.-4      	; 0x23c6 <HCLCD_VidWriteCommand_8Bits+0x118>
    23ca:	98 8b       	std	Y+16, r25	; 0x10
    23cc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_LOW);
    23ce:	82 e0       	ldi	r24, 0x02	; 2
    23d0:	62 e0       	ldi	r22, 0x02	; 2
    23d2:	40 e0       	ldi	r20, 0x00	; 0
    23d4:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
    23d8:	80 e0       	ldi	r24, 0x00	; 0
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	a0 e0       	ldi	r26, 0x00	; 0
    23de:	b0 e4       	ldi	r27, 0x40	; 64
    23e0:	8b 87       	std	Y+11, r24	; 0x0b
    23e2:	9c 87       	std	Y+12, r25	; 0x0c
    23e4:	ad 87       	std	Y+13, r26	; 0x0d
    23e6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    23ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    23ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    23ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    23f0:	20 e0       	ldi	r18, 0x00	; 0
    23f2:	30 e0       	ldi	r19, 0x00	; 0
    23f4:	4a e7       	ldi	r20, 0x7A	; 122
    23f6:	53 e4       	ldi	r21, 0x43	; 67
    23f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23fc:	dc 01       	movw	r26, r24
    23fe:	cb 01       	movw	r24, r22
    2400:	8f 83       	std	Y+7, r24	; 0x07
    2402:	98 87       	std	Y+8, r25	; 0x08
    2404:	a9 87       	std	Y+9, r26	; 0x09
    2406:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2408:	6f 81       	ldd	r22, Y+7	; 0x07
    240a:	78 85       	ldd	r23, Y+8	; 0x08
    240c:	89 85       	ldd	r24, Y+9	; 0x09
    240e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2410:	20 e0       	ldi	r18, 0x00	; 0
    2412:	30 e0       	ldi	r19, 0x00	; 0
    2414:	40 e8       	ldi	r20, 0x80	; 128
    2416:	5f e3       	ldi	r21, 0x3F	; 63
    2418:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    241c:	88 23       	and	r24, r24
    241e:	2c f4       	brge	.+10     	; 0x242a <HCLCD_VidWriteCommand_8Bits+0x17c>
		__ticks = 1;
    2420:	81 e0       	ldi	r24, 0x01	; 1
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	9e 83       	std	Y+6, r25	; 0x06
    2426:	8d 83       	std	Y+5, r24	; 0x05
    2428:	3f c0       	rjmp	.+126    	; 0x24a8 <HCLCD_VidWriteCommand_8Bits+0x1fa>
	else if (__tmp > 65535)
    242a:	6f 81       	ldd	r22, Y+7	; 0x07
    242c:	78 85       	ldd	r23, Y+8	; 0x08
    242e:	89 85       	ldd	r24, Y+9	; 0x09
    2430:	9a 85       	ldd	r25, Y+10	; 0x0a
    2432:	20 e0       	ldi	r18, 0x00	; 0
    2434:	3f ef       	ldi	r19, 0xFF	; 255
    2436:	4f e7       	ldi	r20, 0x7F	; 127
    2438:	57 e4       	ldi	r21, 0x47	; 71
    243a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    243e:	18 16       	cp	r1, r24
    2440:	4c f5       	brge	.+82     	; 0x2494 <HCLCD_VidWriteCommand_8Bits+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2442:	6b 85       	ldd	r22, Y+11	; 0x0b
    2444:	7c 85       	ldd	r23, Y+12	; 0x0c
    2446:	8d 85       	ldd	r24, Y+13	; 0x0d
    2448:	9e 85       	ldd	r25, Y+14	; 0x0e
    244a:	20 e0       	ldi	r18, 0x00	; 0
    244c:	30 e0       	ldi	r19, 0x00	; 0
    244e:	40 e2       	ldi	r20, 0x20	; 32
    2450:	51 e4       	ldi	r21, 0x41	; 65
    2452:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2456:	dc 01       	movw	r26, r24
    2458:	cb 01       	movw	r24, r22
    245a:	bc 01       	movw	r22, r24
    245c:	cd 01       	movw	r24, r26
    245e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2462:	dc 01       	movw	r26, r24
    2464:	cb 01       	movw	r24, r22
    2466:	9e 83       	std	Y+6, r25	; 0x06
    2468:	8d 83       	std	Y+5, r24	; 0x05
    246a:	0f c0       	rjmp	.+30     	; 0x248a <HCLCD_VidWriteCommand_8Bits+0x1dc>
    246c:	89 e1       	ldi	r24, 0x19	; 25
    246e:	90 e0       	ldi	r25, 0x00	; 0
    2470:	9c 83       	std	Y+4, r25	; 0x04
    2472:	8b 83       	std	Y+3, r24	; 0x03
    2474:	8b 81       	ldd	r24, Y+3	; 0x03
    2476:	9c 81       	ldd	r25, Y+4	; 0x04
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	f1 f7       	brne	.-4      	; 0x2478 <HCLCD_VidWriteCommand_8Bits+0x1ca>
    247c:	9c 83       	std	Y+4, r25	; 0x04
    247e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2480:	8d 81       	ldd	r24, Y+5	; 0x05
    2482:	9e 81       	ldd	r25, Y+6	; 0x06
    2484:	01 97       	sbiw	r24, 0x01	; 1
    2486:	9e 83       	std	Y+6, r25	; 0x06
    2488:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    248a:	8d 81       	ldd	r24, Y+5	; 0x05
    248c:	9e 81       	ldd	r25, Y+6	; 0x06
    248e:	00 97       	sbiw	r24, 0x00	; 0
    2490:	69 f7       	brne	.-38     	; 0x246c <HCLCD_VidWriteCommand_8Bits+0x1be>
    2492:	14 c0       	rjmp	.+40     	; 0x24bc <HCLCD_VidWriteCommand_8Bits+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2494:	6f 81       	ldd	r22, Y+7	; 0x07
    2496:	78 85       	ldd	r23, Y+8	; 0x08
    2498:	89 85       	ldd	r24, Y+9	; 0x09
    249a:	9a 85       	ldd	r25, Y+10	; 0x0a
    249c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24a0:	dc 01       	movw	r26, r24
    24a2:	cb 01       	movw	r24, r22
    24a4:	9e 83       	std	Y+6, r25	; 0x06
    24a6:	8d 83       	std	Y+5, r24	; 0x05
    24a8:	8d 81       	ldd	r24, Y+5	; 0x05
    24aa:	9e 81       	ldd	r25, Y+6	; 0x06
    24ac:	9a 83       	std	Y+2, r25	; 0x02
    24ae:	89 83       	std	Y+1, r24	; 0x01
    24b0:	89 81       	ldd	r24, Y+1	; 0x01
    24b2:	9a 81       	ldd	r25, Y+2	; 0x02
    24b4:	01 97       	sbiw	r24, 0x01	; 1
    24b6:	f1 f7       	brne	.-4      	; 0x24b4 <HCLCD_VidWriteCommand_8Bits+0x206>
    24b8:	9a 83       	std	Y+2, r25	; 0x02
    24ba:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_HIGH);	
    24bc:	82 e0       	ldi	r24, 0x02	; 2
    24be:	62 e0       	ldi	r22, 0x02	; 2
    24c0:	41 e0       	ldi	r20, 0x01	; 1
    24c2:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    24c6:	6d 96       	adiw	r28, 0x1d	; 29
    24c8:	0f b6       	in	r0, 0x3f	; 63
    24ca:	f8 94       	cli
    24cc:	de bf       	out	0x3e, r29	; 62
    24ce:	0f be       	out	0x3f, r0	; 63
    24d0:	cd bf       	out	0x3d, r28	; 61
    24d2:	cf 91       	pop	r28
    24d4:	df 91       	pop	r29
    24d6:	08 95       	ret

000024d8 <HCLCD_Vid8Bits_Init>:

void HCLCD_Vid8Bits_Init(void)
{
    24d8:	df 93       	push	r29
    24da:	cf 93       	push	r28
    24dc:	cd b7       	in	r28, 0x3d	; 61
    24de:	de b7       	in	r29, 0x3e	; 62
    24e0:	e8 97       	sbiw	r28, 0x38	; 56
    24e2:	0f b6       	in	r0, 0x3f	; 63
    24e4:	f8 94       	cli
    24e6:	de bf       	out	0x3e, r29	; 62
    24e8:	0f be       	out	0x3f, r0	; 63
    24ea:	cd bf       	out	0x3d, r28	; 61
	/*LCD Data and control port intialization*/
	MDIO_Error_State_SetPortDirection(DATA_PORT,PORT_OUTPUT);
    24ec:	83 e0       	ldi	r24, 0x03	; 3
    24ee:	6f ef       	ldi	r22, 0xFF	; 255
    24f0:	0e 94 29 0c 	call	0x1852	; 0x1852 <MDIO_Error_State_SetPortDirection>
	MDIO_Error_State_SetPinDirection(RS,CONTROL_PORT,PIN_OUTPUT);
    24f4:	80 e0       	ldi	r24, 0x00	; 0
    24f6:	62 e0       	ldi	r22, 0x02	; 2
    24f8:	41 e0       	ldi	r20, 0x01	; 1
    24fa:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(RW,CONTROL_PORT,PIN_OUTPUT);
    24fe:	81 e0       	ldi	r24, 0x01	; 1
    2500:	62 e0       	ldi	r22, 0x02	; 2
    2502:	41 e0       	ldi	r20, 0x01	; 1
    2504:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	MDIO_Error_State_SetPinDirection(E,CONTROL_PORT,PIN_OUTPUT);
    2508:	82 e0       	ldi	r24, 0x02	; 2
    250a:	62 e0       	ldi	r22, 0x02	; 2
    250c:	41 e0       	ldi	r20, 0x01	; 1
    250e:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
    2512:	80 e0       	ldi	r24, 0x00	; 0
    2514:	90 e0       	ldi	r25, 0x00	; 0
    2516:	a0 ef       	ldi	r26, 0xF0	; 240
    2518:	b1 e4       	ldi	r27, 0x41	; 65
    251a:	8d ab       	std	Y+53, r24	; 0x35
    251c:	9e ab       	std	Y+54, r25	; 0x36
    251e:	af ab       	std	Y+55, r26	; 0x37
    2520:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2522:	6d a9       	ldd	r22, Y+53	; 0x35
    2524:	7e a9       	ldd	r23, Y+54	; 0x36
    2526:	8f a9       	ldd	r24, Y+55	; 0x37
    2528:	98 ad       	ldd	r25, Y+56	; 0x38
    252a:	20 e0       	ldi	r18, 0x00	; 0
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	4a e7       	ldi	r20, 0x7A	; 122
    2530:	53 e4       	ldi	r21, 0x43	; 67
    2532:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2536:	dc 01       	movw	r26, r24
    2538:	cb 01       	movw	r24, r22
    253a:	89 ab       	std	Y+49, r24	; 0x31
    253c:	9a ab       	std	Y+50, r25	; 0x32
    253e:	ab ab       	std	Y+51, r26	; 0x33
    2540:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2542:	69 a9       	ldd	r22, Y+49	; 0x31
    2544:	7a a9       	ldd	r23, Y+50	; 0x32
    2546:	8b a9       	ldd	r24, Y+51	; 0x33
    2548:	9c a9       	ldd	r25, Y+52	; 0x34
    254a:	20 e0       	ldi	r18, 0x00	; 0
    254c:	30 e0       	ldi	r19, 0x00	; 0
    254e:	40 e8       	ldi	r20, 0x80	; 128
    2550:	5f e3       	ldi	r21, 0x3F	; 63
    2552:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2556:	88 23       	and	r24, r24
    2558:	2c f4       	brge	.+10     	; 0x2564 <HCLCD_Vid8Bits_Init+0x8c>
		__ticks = 1;
    255a:	81 e0       	ldi	r24, 0x01	; 1
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	98 ab       	std	Y+48, r25	; 0x30
    2560:	8f a7       	std	Y+47, r24	; 0x2f
    2562:	3f c0       	rjmp	.+126    	; 0x25e2 <HCLCD_Vid8Bits_Init+0x10a>
	else if (__tmp > 65535)
    2564:	69 a9       	ldd	r22, Y+49	; 0x31
    2566:	7a a9       	ldd	r23, Y+50	; 0x32
    2568:	8b a9       	ldd	r24, Y+51	; 0x33
    256a:	9c a9       	ldd	r25, Y+52	; 0x34
    256c:	20 e0       	ldi	r18, 0x00	; 0
    256e:	3f ef       	ldi	r19, 0xFF	; 255
    2570:	4f e7       	ldi	r20, 0x7F	; 127
    2572:	57 e4       	ldi	r21, 0x47	; 71
    2574:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2578:	18 16       	cp	r1, r24
    257a:	4c f5       	brge	.+82     	; 0x25ce <HCLCD_Vid8Bits_Init+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    257c:	6d a9       	ldd	r22, Y+53	; 0x35
    257e:	7e a9       	ldd	r23, Y+54	; 0x36
    2580:	8f a9       	ldd	r24, Y+55	; 0x37
    2582:	98 ad       	ldd	r25, Y+56	; 0x38
    2584:	20 e0       	ldi	r18, 0x00	; 0
    2586:	30 e0       	ldi	r19, 0x00	; 0
    2588:	40 e2       	ldi	r20, 0x20	; 32
    258a:	51 e4       	ldi	r21, 0x41	; 65
    258c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2590:	dc 01       	movw	r26, r24
    2592:	cb 01       	movw	r24, r22
    2594:	bc 01       	movw	r22, r24
    2596:	cd 01       	movw	r24, r26
    2598:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    259c:	dc 01       	movw	r26, r24
    259e:	cb 01       	movw	r24, r22
    25a0:	98 ab       	std	Y+48, r25	; 0x30
    25a2:	8f a7       	std	Y+47, r24	; 0x2f
    25a4:	0f c0       	rjmp	.+30     	; 0x25c4 <HCLCD_Vid8Bits_Init+0xec>
    25a6:	89 e1       	ldi	r24, 0x19	; 25
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	9e a7       	std	Y+46, r25	; 0x2e
    25ac:	8d a7       	std	Y+45, r24	; 0x2d
    25ae:	8d a5       	ldd	r24, Y+45	; 0x2d
    25b0:	9e a5       	ldd	r25, Y+46	; 0x2e
    25b2:	01 97       	sbiw	r24, 0x01	; 1
    25b4:	f1 f7       	brne	.-4      	; 0x25b2 <HCLCD_Vid8Bits_Init+0xda>
    25b6:	9e a7       	std	Y+46, r25	; 0x2e
    25b8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25ba:	8f a5       	ldd	r24, Y+47	; 0x2f
    25bc:	98 a9       	ldd	r25, Y+48	; 0x30
    25be:	01 97       	sbiw	r24, 0x01	; 1
    25c0:	98 ab       	std	Y+48, r25	; 0x30
    25c2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    25c6:	98 a9       	ldd	r25, Y+48	; 0x30
    25c8:	00 97       	sbiw	r24, 0x00	; 0
    25ca:	69 f7       	brne	.-38     	; 0x25a6 <HCLCD_Vid8Bits_Init+0xce>
    25cc:	14 c0       	rjmp	.+40     	; 0x25f6 <HCLCD_Vid8Bits_Init+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25ce:	69 a9       	ldd	r22, Y+49	; 0x31
    25d0:	7a a9       	ldd	r23, Y+50	; 0x32
    25d2:	8b a9       	ldd	r24, Y+51	; 0x33
    25d4:	9c a9       	ldd	r25, Y+52	; 0x34
    25d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25da:	dc 01       	movw	r26, r24
    25dc:	cb 01       	movw	r24, r22
    25de:	98 ab       	std	Y+48, r25	; 0x30
    25e0:	8f a7       	std	Y+47, r24	; 0x2f
    25e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    25e4:	98 a9       	ldd	r25, Y+48	; 0x30
    25e6:	9c a7       	std	Y+44, r25	; 0x2c
    25e8:	8b a7       	std	Y+43, r24	; 0x2b
    25ea:	8b a5       	ldd	r24, Y+43	; 0x2b
    25ec:	9c a5       	ldd	r25, Y+44	; 0x2c
    25ee:	01 97       	sbiw	r24, 0x01	; 1
    25f0:	f1 f7       	brne	.-4      	; 0x25ee <HCLCD_Vid8Bits_Init+0x116>
    25f2:	9c a7       	std	Y+44, r25	; 0x2c
    25f4:	8b a7       	std	Y+43, r24	; 0x2b

	/*wait to 30ms*/
	_delay_ms(30);
	/*send function set command*/
	HCLCD_VidWriteCommand_8Bits(HCLCD_FUNCTION_SET);
    25f6:	88 e3       	ldi	r24, 0x38	; 56
    25f8:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
    25fc:	80 e0       	ldi	r24, 0x00	; 0
    25fe:	90 e0       	ldi	r25, 0x00	; 0
    2600:	a0 e8       	ldi	r26, 0x80	; 128
    2602:	bf e3       	ldi	r27, 0x3F	; 63
    2604:	8f a3       	std	Y+39, r24	; 0x27
    2606:	98 a7       	std	Y+40, r25	; 0x28
    2608:	a9 a7       	std	Y+41, r26	; 0x29
    260a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    260c:	6f a1       	ldd	r22, Y+39	; 0x27
    260e:	78 a5       	ldd	r23, Y+40	; 0x28
    2610:	89 a5       	ldd	r24, Y+41	; 0x29
    2612:	9a a5       	ldd	r25, Y+42	; 0x2a
    2614:	20 e0       	ldi	r18, 0x00	; 0
    2616:	30 e0       	ldi	r19, 0x00	; 0
    2618:	4a e7       	ldi	r20, 0x7A	; 122
    261a:	53 e4       	ldi	r21, 0x43	; 67
    261c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2620:	dc 01       	movw	r26, r24
    2622:	cb 01       	movw	r24, r22
    2624:	8b a3       	std	Y+35, r24	; 0x23
    2626:	9c a3       	std	Y+36, r25	; 0x24
    2628:	ad a3       	std	Y+37, r26	; 0x25
    262a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    262c:	6b a1       	ldd	r22, Y+35	; 0x23
    262e:	7c a1       	ldd	r23, Y+36	; 0x24
    2630:	8d a1       	ldd	r24, Y+37	; 0x25
    2632:	9e a1       	ldd	r25, Y+38	; 0x26
    2634:	20 e0       	ldi	r18, 0x00	; 0
    2636:	30 e0       	ldi	r19, 0x00	; 0
    2638:	40 e8       	ldi	r20, 0x80	; 128
    263a:	5f e3       	ldi	r21, 0x3F	; 63
    263c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2640:	88 23       	and	r24, r24
    2642:	2c f4       	brge	.+10     	; 0x264e <HCLCD_Vid8Bits_Init+0x176>
		__ticks = 1;
    2644:	81 e0       	ldi	r24, 0x01	; 1
    2646:	90 e0       	ldi	r25, 0x00	; 0
    2648:	9a a3       	std	Y+34, r25	; 0x22
    264a:	89 a3       	std	Y+33, r24	; 0x21
    264c:	3f c0       	rjmp	.+126    	; 0x26cc <HCLCD_Vid8Bits_Init+0x1f4>
	else if (__tmp > 65535)
    264e:	6b a1       	ldd	r22, Y+35	; 0x23
    2650:	7c a1       	ldd	r23, Y+36	; 0x24
    2652:	8d a1       	ldd	r24, Y+37	; 0x25
    2654:	9e a1       	ldd	r25, Y+38	; 0x26
    2656:	20 e0       	ldi	r18, 0x00	; 0
    2658:	3f ef       	ldi	r19, 0xFF	; 255
    265a:	4f e7       	ldi	r20, 0x7F	; 127
    265c:	57 e4       	ldi	r21, 0x47	; 71
    265e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2662:	18 16       	cp	r1, r24
    2664:	4c f5       	brge	.+82     	; 0x26b8 <HCLCD_Vid8Bits_Init+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2666:	6f a1       	ldd	r22, Y+39	; 0x27
    2668:	78 a5       	ldd	r23, Y+40	; 0x28
    266a:	89 a5       	ldd	r24, Y+41	; 0x29
    266c:	9a a5       	ldd	r25, Y+42	; 0x2a
    266e:	20 e0       	ldi	r18, 0x00	; 0
    2670:	30 e0       	ldi	r19, 0x00	; 0
    2672:	40 e2       	ldi	r20, 0x20	; 32
    2674:	51 e4       	ldi	r21, 0x41	; 65
    2676:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    267a:	dc 01       	movw	r26, r24
    267c:	cb 01       	movw	r24, r22
    267e:	bc 01       	movw	r22, r24
    2680:	cd 01       	movw	r24, r26
    2682:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2686:	dc 01       	movw	r26, r24
    2688:	cb 01       	movw	r24, r22
    268a:	9a a3       	std	Y+34, r25	; 0x22
    268c:	89 a3       	std	Y+33, r24	; 0x21
    268e:	0f c0       	rjmp	.+30     	; 0x26ae <HCLCD_Vid8Bits_Init+0x1d6>
    2690:	89 e1       	ldi	r24, 0x19	; 25
    2692:	90 e0       	ldi	r25, 0x00	; 0
    2694:	98 a3       	std	Y+32, r25	; 0x20
    2696:	8f 8f       	std	Y+31, r24	; 0x1f
    2698:	8f 8d       	ldd	r24, Y+31	; 0x1f
    269a:	98 a1       	ldd	r25, Y+32	; 0x20
    269c:	01 97       	sbiw	r24, 0x01	; 1
    269e:	f1 f7       	brne	.-4      	; 0x269c <HCLCD_Vid8Bits_Init+0x1c4>
    26a0:	98 a3       	std	Y+32, r25	; 0x20
    26a2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26a4:	89 a1       	ldd	r24, Y+33	; 0x21
    26a6:	9a a1       	ldd	r25, Y+34	; 0x22
    26a8:	01 97       	sbiw	r24, 0x01	; 1
    26aa:	9a a3       	std	Y+34, r25	; 0x22
    26ac:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26ae:	89 a1       	ldd	r24, Y+33	; 0x21
    26b0:	9a a1       	ldd	r25, Y+34	; 0x22
    26b2:	00 97       	sbiw	r24, 0x00	; 0
    26b4:	69 f7       	brne	.-38     	; 0x2690 <HCLCD_Vid8Bits_Init+0x1b8>
    26b6:	14 c0       	rjmp	.+40     	; 0x26e0 <HCLCD_Vid8Bits_Init+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26b8:	6b a1       	ldd	r22, Y+35	; 0x23
    26ba:	7c a1       	ldd	r23, Y+36	; 0x24
    26bc:	8d a1       	ldd	r24, Y+37	; 0x25
    26be:	9e a1       	ldd	r25, Y+38	; 0x26
    26c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26c4:	dc 01       	movw	r26, r24
    26c6:	cb 01       	movw	r24, r22
    26c8:	9a a3       	std	Y+34, r25	; 0x22
    26ca:	89 a3       	std	Y+33, r24	; 0x21
    26cc:	89 a1       	ldd	r24, Y+33	; 0x21
    26ce:	9a a1       	ldd	r25, Y+34	; 0x22
    26d0:	9e 8f       	std	Y+30, r25	; 0x1e
    26d2:	8d 8f       	std	Y+29, r24	; 0x1d
    26d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    26d6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    26d8:	01 97       	sbiw	r24, 0x01	; 1
    26da:	f1 f7       	brne	.-4      	; 0x26d8 <HCLCD_Vid8Bits_Init+0x200>
    26dc:	9e 8f       	std	Y+30, r25	; 0x1e
    26de:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	/*send Display on/off  command*/
	HCLCD_VidWriteCommand_8Bits(HCLCD_DISPLAY_ON_OFF);
    26e0:	8f e0       	ldi	r24, 0x0F	; 15
    26e2:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
    26e6:	80 e0       	ldi	r24, 0x00	; 0
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	a0 e8       	ldi	r26, 0x80	; 128
    26ec:	bf e3       	ldi	r27, 0x3F	; 63
    26ee:	89 8f       	std	Y+25, r24	; 0x19
    26f0:	9a 8f       	std	Y+26, r25	; 0x1a
    26f2:	ab 8f       	std	Y+27, r26	; 0x1b
    26f4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26f6:	69 8d       	ldd	r22, Y+25	; 0x19
    26f8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    26fa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    26fc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    26fe:	20 e0       	ldi	r18, 0x00	; 0
    2700:	30 e0       	ldi	r19, 0x00	; 0
    2702:	4a e7       	ldi	r20, 0x7A	; 122
    2704:	53 e4       	ldi	r21, 0x43	; 67
    2706:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    270a:	dc 01       	movw	r26, r24
    270c:	cb 01       	movw	r24, r22
    270e:	8d 8b       	std	Y+21, r24	; 0x15
    2710:	9e 8b       	std	Y+22, r25	; 0x16
    2712:	af 8b       	std	Y+23, r26	; 0x17
    2714:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2716:	6d 89       	ldd	r22, Y+21	; 0x15
    2718:	7e 89       	ldd	r23, Y+22	; 0x16
    271a:	8f 89       	ldd	r24, Y+23	; 0x17
    271c:	98 8d       	ldd	r25, Y+24	; 0x18
    271e:	20 e0       	ldi	r18, 0x00	; 0
    2720:	30 e0       	ldi	r19, 0x00	; 0
    2722:	40 e8       	ldi	r20, 0x80	; 128
    2724:	5f e3       	ldi	r21, 0x3F	; 63
    2726:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    272a:	88 23       	and	r24, r24
    272c:	2c f4       	brge	.+10     	; 0x2738 <HCLCD_Vid8Bits_Init+0x260>
		__ticks = 1;
    272e:	81 e0       	ldi	r24, 0x01	; 1
    2730:	90 e0       	ldi	r25, 0x00	; 0
    2732:	9c 8b       	std	Y+20, r25	; 0x14
    2734:	8b 8b       	std	Y+19, r24	; 0x13
    2736:	3f c0       	rjmp	.+126    	; 0x27b6 <HCLCD_Vid8Bits_Init+0x2de>
	else if (__tmp > 65535)
    2738:	6d 89       	ldd	r22, Y+21	; 0x15
    273a:	7e 89       	ldd	r23, Y+22	; 0x16
    273c:	8f 89       	ldd	r24, Y+23	; 0x17
    273e:	98 8d       	ldd	r25, Y+24	; 0x18
    2740:	20 e0       	ldi	r18, 0x00	; 0
    2742:	3f ef       	ldi	r19, 0xFF	; 255
    2744:	4f e7       	ldi	r20, 0x7F	; 127
    2746:	57 e4       	ldi	r21, 0x47	; 71
    2748:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    274c:	18 16       	cp	r1, r24
    274e:	4c f5       	brge	.+82     	; 0x27a2 <HCLCD_Vid8Bits_Init+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2750:	69 8d       	ldd	r22, Y+25	; 0x19
    2752:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2754:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2756:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2758:	20 e0       	ldi	r18, 0x00	; 0
    275a:	30 e0       	ldi	r19, 0x00	; 0
    275c:	40 e2       	ldi	r20, 0x20	; 32
    275e:	51 e4       	ldi	r21, 0x41	; 65
    2760:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2764:	dc 01       	movw	r26, r24
    2766:	cb 01       	movw	r24, r22
    2768:	bc 01       	movw	r22, r24
    276a:	cd 01       	movw	r24, r26
    276c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2770:	dc 01       	movw	r26, r24
    2772:	cb 01       	movw	r24, r22
    2774:	9c 8b       	std	Y+20, r25	; 0x14
    2776:	8b 8b       	std	Y+19, r24	; 0x13
    2778:	0f c0       	rjmp	.+30     	; 0x2798 <HCLCD_Vid8Bits_Init+0x2c0>
    277a:	89 e1       	ldi	r24, 0x19	; 25
    277c:	90 e0       	ldi	r25, 0x00	; 0
    277e:	9a 8b       	std	Y+18, r25	; 0x12
    2780:	89 8b       	std	Y+17, r24	; 0x11
    2782:	89 89       	ldd	r24, Y+17	; 0x11
    2784:	9a 89       	ldd	r25, Y+18	; 0x12
    2786:	01 97       	sbiw	r24, 0x01	; 1
    2788:	f1 f7       	brne	.-4      	; 0x2786 <HCLCD_Vid8Bits_Init+0x2ae>
    278a:	9a 8b       	std	Y+18, r25	; 0x12
    278c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    278e:	8b 89       	ldd	r24, Y+19	; 0x13
    2790:	9c 89       	ldd	r25, Y+20	; 0x14
    2792:	01 97       	sbiw	r24, 0x01	; 1
    2794:	9c 8b       	std	Y+20, r25	; 0x14
    2796:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2798:	8b 89       	ldd	r24, Y+19	; 0x13
    279a:	9c 89       	ldd	r25, Y+20	; 0x14
    279c:	00 97       	sbiw	r24, 0x00	; 0
    279e:	69 f7       	brne	.-38     	; 0x277a <HCLCD_Vid8Bits_Init+0x2a2>
    27a0:	14 c0       	rjmp	.+40     	; 0x27ca <HCLCD_Vid8Bits_Init+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27a2:	6d 89       	ldd	r22, Y+21	; 0x15
    27a4:	7e 89       	ldd	r23, Y+22	; 0x16
    27a6:	8f 89       	ldd	r24, Y+23	; 0x17
    27a8:	98 8d       	ldd	r25, Y+24	; 0x18
    27aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ae:	dc 01       	movw	r26, r24
    27b0:	cb 01       	movw	r24, r22
    27b2:	9c 8b       	std	Y+20, r25	; 0x14
    27b4:	8b 8b       	std	Y+19, r24	; 0x13
    27b6:	8b 89       	ldd	r24, Y+19	; 0x13
    27b8:	9c 89       	ldd	r25, Y+20	; 0x14
    27ba:	98 8b       	std	Y+16, r25	; 0x10
    27bc:	8f 87       	std	Y+15, r24	; 0x0f
    27be:	8f 85       	ldd	r24, Y+15	; 0x0f
    27c0:	98 89       	ldd	r25, Y+16	; 0x10
    27c2:	01 97       	sbiw	r24, 0x01	; 1
    27c4:	f1 f7       	brne	.-4      	; 0x27c2 <HCLCD_Vid8Bits_Init+0x2ea>
    27c6:	98 8b       	std	Y+16, r25	; 0x10
    27c8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	/*send Display Clear  command*/
	HCLCD_VidWriteCommand_8Bits(DISPLAY_CLEAR);
    27ca:	81 e0       	ldi	r24, 0x01	; 1
    27cc:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
    27d0:	80 e0       	ldi	r24, 0x00	; 0
    27d2:	90 e0       	ldi	r25, 0x00	; 0
    27d4:	a0 e0       	ldi	r26, 0x00	; 0
    27d6:	b0 e4       	ldi	r27, 0x40	; 64
    27d8:	8b 87       	std	Y+11, r24	; 0x0b
    27da:	9c 87       	std	Y+12, r25	; 0x0c
    27dc:	ad 87       	std	Y+13, r26	; 0x0d
    27de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    27e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    27e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    27e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    27e8:	20 e0       	ldi	r18, 0x00	; 0
    27ea:	30 e0       	ldi	r19, 0x00	; 0
    27ec:	4a e7       	ldi	r20, 0x7A	; 122
    27ee:	53 e4       	ldi	r21, 0x43	; 67
    27f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27f4:	dc 01       	movw	r26, r24
    27f6:	cb 01       	movw	r24, r22
    27f8:	8f 83       	std	Y+7, r24	; 0x07
    27fa:	98 87       	std	Y+8, r25	; 0x08
    27fc:	a9 87       	std	Y+9, r26	; 0x09
    27fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2800:	6f 81       	ldd	r22, Y+7	; 0x07
    2802:	78 85       	ldd	r23, Y+8	; 0x08
    2804:	89 85       	ldd	r24, Y+9	; 0x09
    2806:	9a 85       	ldd	r25, Y+10	; 0x0a
    2808:	20 e0       	ldi	r18, 0x00	; 0
    280a:	30 e0       	ldi	r19, 0x00	; 0
    280c:	40 e8       	ldi	r20, 0x80	; 128
    280e:	5f e3       	ldi	r21, 0x3F	; 63
    2810:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2814:	88 23       	and	r24, r24
    2816:	2c f4       	brge	.+10     	; 0x2822 <HCLCD_Vid8Bits_Init+0x34a>
		__ticks = 1;
    2818:	81 e0       	ldi	r24, 0x01	; 1
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	9e 83       	std	Y+6, r25	; 0x06
    281e:	8d 83       	std	Y+5, r24	; 0x05
    2820:	3f c0       	rjmp	.+126    	; 0x28a0 <HCLCD_Vid8Bits_Init+0x3c8>
	else if (__tmp > 65535)
    2822:	6f 81       	ldd	r22, Y+7	; 0x07
    2824:	78 85       	ldd	r23, Y+8	; 0x08
    2826:	89 85       	ldd	r24, Y+9	; 0x09
    2828:	9a 85       	ldd	r25, Y+10	; 0x0a
    282a:	20 e0       	ldi	r18, 0x00	; 0
    282c:	3f ef       	ldi	r19, 0xFF	; 255
    282e:	4f e7       	ldi	r20, 0x7F	; 127
    2830:	57 e4       	ldi	r21, 0x47	; 71
    2832:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2836:	18 16       	cp	r1, r24
    2838:	4c f5       	brge	.+82     	; 0x288c <HCLCD_Vid8Bits_Init+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    283a:	6b 85       	ldd	r22, Y+11	; 0x0b
    283c:	7c 85       	ldd	r23, Y+12	; 0x0c
    283e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2840:	9e 85       	ldd	r25, Y+14	; 0x0e
    2842:	20 e0       	ldi	r18, 0x00	; 0
    2844:	30 e0       	ldi	r19, 0x00	; 0
    2846:	40 e2       	ldi	r20, 0x20	; 32
    2848:	51 e4       	ldi	r21, 0x41	; 65
    284a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    284e:	dc 01       	movw	r26, r24
    2850:	cb 01       	movw	r24, r22
    2852:	bc 01       	movw	r22, r24
    2854:	cd 01       	movw	r24, r26
    2856:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    285a:	dc 01       	movw	r26, r24
    285c:	cb 01       	movw	r24, r22
    285e:	9e 83       	std	Y+6, r25	; 0x06
    2860:	8d 83       	std	Y+5, r24	; 0x05
    2862:	0f c0       	rjmp	.+30     	; 0x2882 <HCLCD_Vid8Bits_Init+0x3aa>
    2864:	89 e1       	ldi	r24, 0x19	; 25
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	9c 83       	std	Y+4, r25	; 0x04
    286a:	8b 83       	std	Y+3, r24	; 0x03
    286c:	8b 81       	ldd	r24, Y+3	; 0x03
    286e:	9c 81       	ldd	r25, Y+4	; 0x04
    2870:	01 97       	sbiw	r24, 0x01	; 1
    2872:	f1 f7       	brne	.-4      	; 0x2870 <HCLCD_Vid8Bits_Init+0x398>
    2874:	9c 83       	std	Y+4, r25	; 0x04
    2876:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2878:	8d 81       	ldd	r24, Y+5	; 0x05
    287a:	9e 81       	ldd	r25, Y+6	; 0x06
    287c:	01 97       	sbiw	r24, 0x01	; 1
    287e:	9e 83       	std	Y+6, r25	; 0x06
    2880:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2882:	8d 81       	ldd	r24, Y+5	; 0x05
    2884:	9e 81       	ldd	r25, Y+6	; 0x06
    2886:	00 97       	sbiw	r24, 0x00	; 0
    2888:	69 f7       	brne	.-38     	; 0x2864 <HCLCD_Vid8Bits_Init+0x38c>
    288a:	14 c0       	rjmp	.+40     	; 0x28b4 <HCLCD_Vid8Bits_Init+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    288c:	6f 81       	ldd	r22, Y+7	; 0x07
    288e:	78 85       	ldd	r23, Y+8	; 0x08
    2890:	89 85       	ldd	r24, Y+9	; 0x09
    2892:	9a 85       	ldd	r25, Y+10	; 0x0a
    2894:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2898:	dc 01       	movw	r26, r24
    289a:	cb 01       	movw	r24, r22
    289c:	9e 83       	std	Y+6, r25	; 0x06
    289e:	8d 83       	std	Y+5, r24	; 0x05
    28a0:	8d 81       	ldd	r24, Y+5	; 0x05
    28a2:	9e 81       	ldd	r25, Y+6	; 0x06
    28a4:	9a 83       	std	Y+2, r25	; 0x02
    28a6:	89 83       	std	Y+1, r24	; 0x01
    28a8:	89 81       	ldd	r24, Y+1	; 0x01
    28aa:	9a 81       	ldd	r25, Y+2	; 0x02
    28ac:	01 97       	sbiw	r24, 0x01	; 1
    28ae:	f1 f7       	brne	.-4      	; 0x28ac <HCLCD_Vid8Bits_Init+0x3d4>
    28b0:	9a 83       	std	Y+2, r25	; 0x02
    28b2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	/*send Entry Mode  set command*/
	HCLCD_VidWriteCommand_8Bits(HCLCD_ENTRY_MODE_SET);
    28b4:	86 e0       	ldi	r24, 0x06	; 6
    28b6:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
}
    28ba:	e8 96       	adiw	r28, 0x38	; 56
    28bc:	0f b6       	in	r0, 0x3f	; 63
    28be:	f8 94       	cli
    28c0:	de bf       	out	0x3e, r29	; 62
    28c2:	0f be       	out	0x3f, r0	; 63
    28c4:	cd bf       	out	0x3d, r28	; 61
    28c6:	cf 91       	pop	r28
    28c8:	df 91       	pop	r29
    28ca:	08 95       	ret

000028cc <HCLCD_VidWriteChar_8Bits>:
void HCLCD_VidWriteChar_8Bits(u8 Copy_u8Data)
{
    28cc:	df 93       	push	r29
    28ce:	cf 93       	push	r28
    28d0:	cd b7       	in	r28, 0x3d	; 61
    28d2:	de b7       	in	r29, 0x3e	; 62
    28d4:	6d 97       	sbiw	r28, 0x1d	; 29
    28d6:	0f b6       	in	r0, 0x3f	; 63
    28d8:	f8 94       	cli
    28da:	de bf       	out	0x3e, r29	; 62
    28dc:	0f be       	out	0x3f, r0	; 63
    28de:	cd bf       	out	0x3d, r28	; 61
    28e0:	8d 8f       	std	Y+29, r24	; 0x1d
	/*select Data register--> Write one on Rs pin*/
	MDIO_Error_State_SetPinValue(RS,CONTROL_PORT,PIN_HIGH);
    28e2:	80 e0       	ldi	r24, 0x00	; 0
    28e4:	62 e0       	ldi	r22, 0x02	; 2
    28e6:	41 e0       	ldi	r20, 0x01	; 1
    28e8:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/*select Write mode--> Write zero on RW pin*/
	MDIO_Error_State_SetPinValue(RW,CONTROL_PORT,PIN_LOW);
    28ec:	81 e0       	ldi	r24, 0x01	; 1
    28ee:	62 e0       	ldi	r22, 0x02	; 2
    28f0:	40 e0       	ldi	r20, 0x00	; 0
    28f2:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/*Send Command ON port Data*/
	MDIO_Error_State_SetPortValue(DATA_PORT,Copy_u8Data);
    28f6:	83 e0       	ldi	r24, 0x03	; 3
    28f8:	6d 8d       	ldd	r22, Y+29	; 0x1d
    28fa:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <MDIO_Error_State_SetPortValue>
	/*Send Enable*/
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_HIGH);
    28fe:	82 e0       	ldi	r24, 0x02	; 2
    2900:	62 e0       	ldi	r22, 0x02	; 2
    2902:	41 e0       	ldi	r20, 0x01	; 1
    2904:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
    2908:	80 e0       	ldi	r24, 0x00	; 0
    290a:	90 e0       	ldi	r25, 0x00	; 0
    290c:	a0 e0       	ldi	r26, 0x00	; 0
    290e:	b0 e4       	ldi	r27, 0x40	; 64
    2910:	89 8f       	std	Y+25, r24	; 0x19
    2912:	9a 8f       	std	Y+26, r25	; 0x1a
    2914:	ab 8f       	std	Y+27, r26	; 0x1b
    2916:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2918:	69 8d       	ldd	r22, Y+25	; 0x19
    291a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    291c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    291e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2920:	20 e0       	ldi	r18, 0x00	; 0
    2922:	30 e0       	ldi	r19, 0x00	; 0
    2924:	4a e7       	ldi	r20, 0x7A	; 122
    2926:	53 e4       	ldi	r21, 0x43	; 67
    2928:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    292c:	dc 01       	movw	r26, r24
    292e:	cb 01       	movw	r24, r22
    2930:	8d 8b       	std	Y+21, r24	; 0x15
    2932:	9e 8b       	std	Y+22, r25	; 0x16
    2934:	af 8b       	std	Y+23, r26	; 0x17
    2936:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2938:	6d 89       	ldd	r22, Y+21	; 0x15
    293a:	7e 89       	ldd	r23, Y+22	; 0x16
    293c:	8f 89       	ldd	r24, Y+23	; 0x17
    293e:	98 8d       	ldd	r25, Y+24	; 0x18
    2940:	20 e0       	ldi	r18, 0x00	; 0
    2942:	30 e0       	ldi	r19, 0x00	; 0
    2944:	40 e8       	ldi	r20, 0x80	; 128
    2946:	5f e3       	ldi	r21, 0x3F	; 63
    2948:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    294c:	88 23       	and	r24, r24
    294e:	2c f4       	brge	.+10     	; 0x295a <HCLCD_VidWriteChar_8Bits+0x8e>
		__ticks = 1;
    2950:	81 e0       	ldi	r24, 0x01	; 1
    2952:	90 e0       	ldi	r25, 0x00	; 0
    2954:	9c 8b       	std	Y+20, r25	; 0x14
    2956:	8b 8b       	std	Y+19, r24	; 0x13
    2958:	3f c0       	rjmp	.+126    	; 0x29d8 <HCLCD_VidWriteChar_8Bits+0x10c>
	else if (__tmp > 65535)
    295a:	6d 89       	ldd	r22, Y+21	; 0x15
    295c:	7e 89       	ldd	r23, Y+22	; 0x16
    295e:	8f 89       	ldd	r24, Y+23	; 0x17
    2960:	98 8d       	ldd	r25, Y+24	; 0x18
    2962:	20 e0       	ldi	r18, 0x00	; 0
    2964:	3f ef       	ldi	r19, 0xFF	; 255
    2966:	4f e7       	ldi	r20, 0x7F	; 127
    2968:	57 e4       	ldi	r21, 0x47	; 71
    296a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    296e:	18 16       	cp	r1, r24
    2970:	4c f5       	brge	.+82     	; 0x29c4 <HCLCD_VidWriteChar_8Bits+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2972:	69 8d       	ldd	r22, Y+25	; 0x19
    2974:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2976:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2978:	9c 8d       	ldd	r25, Y+28	; 0x1c
    297a:	20 e0       	ldi	r18, 0x00	; 0
    297c:	30 e0       	ldi	r19, 0x00	; 0
    297e:	40 e2       	ldi	r20, 0x20	; 32
    2980:	51 e4       	ldi	r21, 0x41	; 65
    2982:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2986:	dc 01       	movw	r26, r24
    2988:	cb 01       	movw	r24, r22
    298a:	bc 01       	movw	r22, r24
    298c:	cd 01       	movw	r24, r26
    298e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2992:	dc 01       	movw	r26, r24
    2994:	cb 01       	movw	r24, r22
    2996:	9c 8b       	std	Y+20, r25	; 0x14
    2998:	8b 8b       	std	Y+19, r24	; 0x13
    299a:	0f c0       	rjmp	.+30     	; 0x29ba <HCLCD_VidWriteChar_8Bits+0xee>
    299c:	89 e1       	ldi	r24, 0x19	; 25
    299e:	90 e0       	ldi	r25, 0x00	; 0
    29a0:	9a 8b       	std	Y+18, r25	; 0x12
    29a2:	89 8b       	std	Y+17, r24	; 0x11
    29a4:	89 89       	ldd	r24, Y+17	; 0x11
    29a6:	9a 89       	ldd	r25, Y+18	; 0x12
    29a8:	01 97       	sbiw	r24, 0x01	; 1
    29aa:	f1 f7       	brne	.-4      	; 0x29a8 <HCLCD_VidWriteChar_8Bits+0xdc>
    29ac:	9a 8b       	std	Y+18, r25	; 0x12
    29ae:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29b0:	8b 89       	ldd	r24, Y+19	; 0x13
    29b2:	9c 89       	ldd	r25, Y+20	; 0x14
    29b4:	01 97       	sbiw	r24, 0x01	; 1
    29b6:	9c 8b       	std	Y+20, r25	; 0x14
    29b8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29ba:	8b 89       	ldd	r24, Y+19	; 0x13
    29bc:	9c 89       	ldd	r25, Y+20	; 0x14
    29be:	00 97       	sbiw	r24, 0x00	; 0
    29c0:	69 f7       	brne	.-38     	; 0x299c <HCLCD_VidWriteChar_8Bits+0xd0>
    29c2:	14 c0       	rjmp	.+40     	; 0x29ec <HCLCD_VidWriteChar_8Bits+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29c4:	6d 89       	ldd	r22, Y+21	; 0x15
    29c6:	7e 89       	ldd	r23, Y+22	; 0x16
    29c8:	8f 89       	ldd	r24, Y+23	; 0x17
    29ca:	98 8d       	ldd	r25, Y+24	; 0x18
    29cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29d0:	dc 01       	movw	r26, r24
    29d2:	cb 01       	movw	r24, r22
    29d4:	9c 8b       	std	Y+20, r25	; 0x14
    29d6:	8b 8b       	std	Y+19, r24	; 0x13
    29d8:	8b 89       	ldd	r24, Y+19	; 0x13
    29da:	9c 89       	ldd	r25, Y+20	; 0x14
    29dc:	98 8b       	std	Y+16, r25	; 0x10
    29de:	8f 87       	std	Y+15, r24	; 0x0f
    29e0:	8f 85       	ldd	r24, Y+15	; 0x0f
    29e2:	98 89       	ldd	r25, Y+16	; 0x10
    29e4:	01 97       	sbiw	r24, 0x01	; 1
    29e6:	f1 f7       	brne	.-4      	; 0x29e4 <HCLCD_VidWriteChar_8Bits+0x118>
    29e8:	98 8b       	std	Y+16, r25	; 0x10
    29ea:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_LOW);
    29ec:	82 e0       	ldi	r24, 0x02	; 2
    29ee:	62 e0       	ldi	r22, 0x02	; 2
    29f0:	40 e0       	ldi	r20, 0x00	; 0
    29f2:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
    29f6:	80 e0       	ldi	r24, 0x00	; 0
    29f8:	90 e0       	ldi	r25, 0x00	; 0
    29fa:	a0 e0       	ldi	r26, 0x00	; 0
    29fc:	b0 e4       	ldi	r27, 0x40	; 64
    29fe:	8b 87       	std	Y+11, r24	; 0x0b
    2a00:	9c 87       	std	Y+12, r25	; 0x0c
    2a02:	ad 87       	std	Y+13, r26	; 0x0d
    2a04:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a06:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a08:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a0e:	20 e0       	ldi	r18, 0x00	; 0
    2a10:	30 e0       	ldi	r19, 0x00	; 0
    2a12:	4a e7       	ldi	r20, 0x7A	; 122
    2a14:	53 e4       	ldi	r21, 0x43	; 67
    2a16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a1a:	dc 01       	movw	r26, r24
    2a1c:	cb 01       	movw	r24, r22
    2a1e:	8f 83       	std	Y+7, r24	; 0x07
    2a20:	98 87       	std	Y+8, r25	; 0x08
    2a22:	a9 87       	std	Y+9, r26	; 0x09
    2a24:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a26:	6f 81       	ldd	r22, Y+7	; 0x07
    2a28:	78 85       	ldd	r23, Y+8	; 0x08
    2a2a:	89 85       	ldd	r24, Y+9	; 0x09
    2a2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a2e:	20 e0       	ldi	r18, 0x00	; 0
    2a30:	30 e0       	ldi	r19, 0x00	; 0
    2a32:	40 e8       	ldi	r20, 0x80	; 128
    2a34:	5f e3       	ldi	r21, 0x3F	; 63
    2a36:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a3a:	88 23       	and	r24, r24
    2a3c:	2c f4       	brge	.+10     	; 0x2a48 <HCLCD_VidWriteChar_8Bits+0x17c>
		__ticks = 1;
    2a3e:	81 e0       	ldi	r24, 0x01	; 1
    2a40:	90 e0       	ldi	r25, 0x00	; 0
    2a42:	9e 83       	std	Y+6, r25	; 0x06
    2a44:	8d 83       	std	Y+5, r24	; 0x05
    2a46:	3f c0       	rjmp	.+126    	; 0x2ac6 <HCLCD_VidWriteChar_8Bits+0x1fa>
	else if (__tmp > 65535)
    2a48:	6f 81       	ldd	r22, Y+7	; 0x07
    2a4a:	78 85       	ldd	r23, Y+8	; 0x08
    2a4c:	89 85       	ldd	r24, Y+9	; 0x09
    2a4e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a50:	20 e0       	ldi	r18, 0x00	; 0
    2a52:	3f ef       	ldi	r19, 0xFF	; 255
    2a54:	4f e7       	ldi	r20, 0x7F	; 127
    2a56:	57 e4       	ldi	r21, 0x47	; 71
    2a58:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a5c:	18 16       	cp	r1, r24
    2a5e:	4c f5       	brge	.+82     	; 0x2ab2 <HCLCD_VidWriteChar_8Bits+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a60:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a62:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a64:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a66:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a68:	20 e0       	ldi	r18, 0x00	; 0
    2a6a:	30 e0       	ldi	r19, 0x00	; 0
    2a6c:	40 e2       	ldi	r20, 0x20	; 32
    2a6e:	51 e4       	ldi	r21, 0x41	; 65
    2a70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a74:	dc 01       	movw	r26, r24
    2a76:	cb 01       	movw	r24, r22
    2a78:	bc 01       	movw	r22, r24
    2a7a:	cd 01       	movw	r24, r26
    2a7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a80:	dc 01       	movw	r26, r24
    2a82:	cb 01       	movw	r24, r22
    2a84:	9e 83       	std	Y+6, r25	; 0x06
    2a86:	8d 83       	std	Y+5, r24	; 0x05
    2a88:	0f c0       	rjmp	.+30     	; 0x2aa8 <HCLCD_VidWriteChar_8Bits+0x1dc>
    2a8a:	89 e1       	ldi	r24, 0x19	; 25
    2a8c:	90 e0       	ldi	r25, 0x00	; 0
    2a8e:	9c 83       	std	Y+4, r25	; 0x04
    2a90:	8b 83       	std	Y+3, r24	; 0x03
    2a92:	8b 81       	ldd	r24, Y+3	; 0x03
    2a94:	9c 81       	ldd	r25, Y+4	; 0x04
    2a96:	01 97       	sbiw	r24, 0x01	; 1
    2a98:	f1 f7       	brne	.-4      	; 0x2a96 <HCLCD_VidWriteChar_8Bits+0x1ca>
    2a9a:	9c 83       	std	Y+4, r25	; 0x04
    2a9c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a9e:	8d 81       	ldd	r24, Y+5	; 0x05
    2aa0:	9e 81       	ldd	r25, Y+6	; 0x06
    2aa2:	01 97       	sbiw	r24, 0x01	; 1
    2aa4:	9e 83       	std	Y+6, r25	; 0x06
    2aa6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2aa8:	8d 81       	ldd	r24, Y+5	; 0x05
    2aaa:	9e 81       	ldd	r25, Y+6	; 0x06
    2aac:	00 97       	sbiw	r24, 0x00	; 0
    2aae:	69 f7       	brne	.-38     	; 0x2a8a <HCLCD_VidWriteChar_8Bits+0x1be>
    2ab0:	14 c0       	rjmp	.+40     	; 0x2ada <HCLCD_VidWriteChar_8Bits+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ab2:	6f 81       	ldd	r22, Y+7	; 0x07
    2ab4:	78 85       	ldd	r23, Y+8	; 0x08
    2ab6:	89 85       	ldd	r24, Y+9	; 0x09
    2ab8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2abe:	dc 01       	movw	r26, r24
    2ac0:	cb 01       	movw	r24, r22
    2ac2:	9e 83       	std	Y+6, r25	; 0x06
    2ac4:	8d 83       	std	Y+5, r24	; 0x05
    2ac6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ac8:	9e 81       	ldd	r25, Y+6	; 0x06
    2aca:	9a 83       	std	Y+2, r25	; 0x02
    2acc:	89 83       	std	Y+1, r24	; 0x01
    2ace:	89 81       	ldd	r24, Y+1	; 0x01
    2ad0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ad2:	01 97       	sbiw	r24, 0x01	; 1
    2ad4:	f1 f7       	brne	.-4      	; 0x2ad2 <HCLCD_VidWriteChar_8Bits+0x206>
    2ad6:	9a 83       	std	Y+2, r25	; 0x02
    2ad8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_HIGH);	
    2ada:	82 e0       	ldi	r24, 0x02	; 2
    2adc:	62 e0       	ldi	r22, 0x02	; 2
    2ade:	41 e0       	ldi	r20, 0x01	; 1
    2ae0:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    2ae4:	6d 96       	adiw	r28, 0x1d	; 29
    2ae6:	0f b6       	in	r0, 0x3f	; 63
    2ae8:	f8 94       	cli
    2aea:	de bf       	out	0x3e, r29	; 62
    2aec:	0f be       	out	0x3f, r0	; 63
    2aee:	cd bf       	out	0x3d, r28	; 61
    2af0:	cf 91       	pop	r28
    2af2:	df 91       	pop	r29
    2af4:	08 95       	ret

00002af6 <HCLCD_VidWriteString_8Bits>:

void HCLCD_VidWriteString_8Bits(u8* PCopy_u8String)
{
    2af6:	df 93       	push	r29
    2af8:	cf 93       	push	r28
    2afa:	00 d0       	rcall	.+0      	; 0x2afc <HCLCD_VidWriteString_8Bits+0x6>
    2afc:	0f 92       	push	r0
    2afe:	cd b7       	in	r28, 0x3d	; 61
    2b00:	de b7       	in	r29, 0x3e	; 62
    2b02:	9b 83       	std	Y+3, r25	; 0x03
    2b04:	8a 83       	std	Y+2, r24	; 0x02
	u8 Loc_u8Count=0;
    2b06:	19 82       	std	Y+1, r1	; 0x01
    2b08:	0e c0       	rjmp	.+28     	; 0x2b26 <HCLCD_VidWriteString_8Bits+0x30>
	while(PCopy_u8String[Loc_u8Count]!=NULL)
	{
		HCLCD_VidWriteChar_8Bits(PCopy_u8String[Loc_u8Count]);
    2b0a:	89 81       	ldd	r24, Y+1	; 0x01
    2b0c:	28 2f       	mov	r18, r24
    2b0e:	30 e0       	ldi	r19, 0x00	; 0
    2b10:	8a 81       	ldd	r24, Y+2	; 0x02
    2b12:	9b 81       	ldd	r25, Y+3	; 0x03
    2b14:	fc 01       	movw	r30, r24
    2b16:	e2 0f       	add	r30, r18
    2b18:	f3 1f       	adc	r31, r19
    2b1a:	80 81       	ld	r24, Z
    2b1c:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
		Loc_u8Count++;
    2b20:	89 81       	ldd	r24, Y+1	; 0x01
    2b22:	8f 5f       	subi	r24, 0xFF	; 255
    2b24:	89 83       	std	Y+1, r24	; 0x01
}

void HCLCD_VidWriteString_8Bits(u8* PCopy_u8String)
{
	u8 Loc_u8Count=0;
	while(PCopy_u8String[Loc_u8Count]!=NULL)
    2b26:	89 81       	ldd	r24, Y+1	; 0x01
    2b28:	28 2f       	mov	r18, r24
    2b2a:	30 e0       	ldi	r19, 0x00	; 0
    2b2c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b2e:	9b 81       	ldd	r25, Y+3	; 0x03
    2b30:	fc 01       	movw	r30, r24
    2b32:	e2 0f       	add	r30, r18
    2b34:	f3 1f       	adc	r31, r19
    2b36:	80 81       	ld	r24, Z
    2b38:	88 23       	and	r24, r24
    2b3a:	39 f7       	brne	.-50     	; 0x2b0a <HCLCD_VidWriteString_8Bits+0x14>
	{
		HCLCD_VidWriteChar_8Bits(PCopy_u8String[Loc_u8Count]);
		Loc_u8Count++;
	}
}
    2b3c:	0f 90       	pop	r0
    2b3e:	0f 90       	pop	r0
    2b40:	0f 90       	pop	r0
    2b42:	cf 91       	pop	r28
    2b44:	df 91       	pop	r29
    2b46:	08 95       	ret

00002b48 <HCLCD_VidWriteNumber_8Bits>:
void HCLCD_VidWriteNumber_8Bits(u32 Copy_u8Number)
{
    2b48:	0f 93       	push	r16
    2b4a:	1f 93       	push	r17
    2b4c:	df 93       	push	r29
    2b4e:	cf 93       	push	r28
    2b50:	cd b7       	in	r28, 0x3d	; 61
    2b52:	de b7       	in	r29, 0x3e	; 62
    2b54:	60 97       	sbiw	r28, 0x10	; 16
    2b56:	0f b6       	in	r0, 0x3f	; 63
    2b58:	f8 94       	cli
    2b5a:	de bf       	out	0x3e, r29	; 62
    2b5c:	0f be       	out	0x3f, r0	; 63
    2b5e:	cd bf       	out	0x3d, r28	; 61
    2b60:	6d 87       	std	Y+13, r22	; 0x0d
    2b62:	7e 87       	std	Y+14, r23	; 0x0e
    2b64:	8f 87       	std	Y+15, r24	; 0x0f
    2b66:	98 8b       	std	Y+16, r25	; 0x10
	u8 ARR_Digits[10];
	u8 LOC_Count=0;
    2b68:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_u8Number>0)
    2b6a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b6c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b6e:	af 85       	ldd	r26, Y+15	; 0x0f
    2b70:	b8 89       	ldd	r27, Y+16	; 0x10
    2b72:	00 97       	sbiw	r24, 0x00	; 0
    2b74:	a1 05       	cpc	r26, r1
    2b76:	b1 05       	cpc	r27, r1
    2b78:	09 f4       	brne	.+2      	; 0x2b7c <HCLCD_VidWriteNumber_8Bits+0x34>
    2b7a:	4f c0       	rjmp	.+158    	; 0x2c1a <HCLCD_VidWriteNumber_8Bits+0xd2>
    2b7c:	2d c0       	rjmp	.+90     	; 0x2bd8 <HCLCD_VidWriteNumber_8Bits+0x90>
	{
		while(Copy_u8Number!=0)
		{
			ARR_Digits[LOC_Count]=Copy_u8Number%10;
    2b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b80:	08 2f       	mov	r16, r24
    2b82:	10 e0       	ldi	r17, 0x00	; 0
    2b84:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b86:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b88:	af 85       	ldd	r26, Y+15	; 0x0f
    2b8a:	b8 89       	ldd	r27, Y+16	; 0x10
    2b8c:	2a e0       	ldi	r18, 0x0A	; 10
    2b8e:	30 e0       	ldi	r19, 0x00	; 0
    2b90:	40 e0       	ldi	r20, 0x00	; 0
    2b92:	50 e0       	ldi	r21, 0x00	; 0
    2b94:	bc 01       	movw	r22, r24
    2b96:	cd 01       	movw	r24, r26
    2b98:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    2b9c:	dc 01       	movw	r26, r24
    2b9e:	cb 01       	movw	r24, r22
    2ba0:	28 2f       	mov	r18, r24
    2ba2:	ce 01       	movw	r24, r28
    2ba4:	03 96       	adiw	r24, 0x03	; 3
    2ba6:	fc 01       	movw	r30, r24
    2ba8:	e0 0f       	add	r30, r16
    2baa:	f1 1f       	adc	r31, r17
    2bac:	20 83       	st	Z, r18
			Copy_u8Number/=10;
    2bae:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bb2:	af 85       	ldd	r26, Y+15	; 0x0f
    2bb4:	b8 89       	ldd	r27, Y+16	; 0x10
    2bb6:	2a e0       	ldi	r18, 0x0A	; 10
    2bb8:	30 e0       	ldi	r19, 0x00	; 0
    2bba:	40 e0       	ldi	r20, 0x00	; 0
    2bbc:	50 e0       	ldi	r21, 0x00	; 0
    2bbe:	bc 01       	movw	r22, r24
    2bc0:	cd 01       	movw	r24, r26
    2bc2:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    2bc6:	da 01       	movw	r26, r20
    2bc8:	c9 01       	movw	r24, r18
    2bca:	8d 87       	std	Y+13, r24	; 0x0d
    2bcc:	9e 87       	std	Y+14, r25	; 0x0e
    2bce:	af 87       	std	Y+15, r26	; 0x0f
    2bd0:	b8 8b       	std	Y+16, r27	; 0x10
			LOC_Count++;
    2bd2:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd4:	8f 5f       	subi	r24, 0xFF	; 255
    2bd6:	8a 83       	std	Y+2, r24	; 0x02
{
	u8 ARR_Digits[10];
	u8 LOC_Count=0;
	if(Copy_u8Number>0)
	{
		while(Copy_u8Number!=0)
    2bd8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bda:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bdc:	af 85       	ldd	r26, Y+15	; 0x0f
    2bde:	b8 89       	ldd	r27, Y+16	; 0x10
    2be0:	00 97       	sbiw	r24, 0x00	; 0
    2be2:	a1 05       	cpc	r26, r1
    2be4:	b1 05       	cpc	r27, r1
    2be6:	59 f6       	brne	.-106    	; 0x2b7e <HCLCD_VidWriteNumber_8Bits+0x36>
		{
			ARR_Digits[LOC_Count]=Copy_u8Number%10;
			Copy_u8Number/=10;
			LOC_Count++;
		}
		for(s8 i=LOC_Count-1;i>=0;i--)
    2be8:	8a 81       	ldd	r24, Y+2	; 0x02
    2bea:	81 50       	subi	r24, 0x01	; 1
    2bec:	89 83       	std	Y+1, r24	; 0x01
    2bee:	11 c0       	rjmp	.+34     	; 0x2c12 <HCLCD_VidWriteNumber_8Bits+0xca>
		{
			HCLCD_VidWriteChar_8Bits(ARR_Digits[i]+'0');
    2bf0:	89 81       	ldd	r24, Y+1	; 0x01
    2bf2:	28 2f       	mov	r18, r24
    2bf4:	33 27       	eor	r19, r19
    2bf6:	27 fd       	sbrc	r18, 7
    2bf8:	30 95       	com	r19
    2bfa:	ce 01       	movw	r24, r28
    2bfc:	03 96       	adiw	r24, 0x03	; 3
    2bfe:	fc 01       	movw	r30, r24
    2c00:	e2 0f       	add	r30, r18
    2c02:	f3 1f       	adc	r31, r19
    2c04:	80 81       	ld	r24, Z
    2c06:	80 5d       	subi	r24, 0xD0	; 208
    2c08:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
		{
			ARR_Digits[LOC_Count]=Copy_u8Number%10;
			Copy_u8Number/=10;
			LOC_Count++;
		}
		for(s8 i=LOC_Count-1;i>=0;i--)
    2c0c:	89 81       	ldd	r24, Y+1	; 0x01
    2c0e:	81 50       	subi	r24, 0x01	; 1
    2c10:	89 83       	std	Y+1, r24	; 0x01
    2c12:	89 81       	ldd	r24, Y+1	; 0x01
    2c14:	88 23       	and	r24, r24
    2c16:	64 f7       	brge	.-40     	; 0x2bf0 <HCLCD_VidWriteNumber_8Bits+0xa8>
    2c18:	03 c0       	rjmp	.+6      	; 0x2c20 <HCLCD_VidWriteNumber_8Bits+0xd8>
			HCLCD_VidWriteChar_8Bits(ARR_Digits[i]+'0');
		}
	}
	else
	{
		HCLCD_VidWriteChar_8Bits('0');
    2c1a:	80 e3       	ldi	r24, 0x30	; 48
    2c1c:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	}
}
    2c20:	60 96       	adiw	r28, 0x10	; 16
    2c22:	0f b6       	in	r0, 0x3f	; 63
    2c24:	f8 94       	cli
    2c26:	de bf       	out	0x3e, r29	; 62
    2c28:	0f be       	out	0x3f, r0	; 63
    2c2a:	cd bf       	out	0x3d, r28	; 61
    2c2c:	cf 91       	pop	r28
    2c2e:	df 91       	pop	r29
    2c30:	1f 91       	pop	r17
    2c32:	0f 91       	pop	r16
    2c34:	08 95       	ret

00002c36 <HCLCD_VidSetPosition>:
void HCLCD_VidSetPosition(u8 Copy_u8LineNumber , u8 Copy_u8PositionNumber)
{
    2c36:	df 93       	push	r29
    2c38:	cf 93       	push	r28
    2c3a:	00 d0       	rcall	.+0      	; 0x2c3c <HCLCD_VidSetPosition+0x6>
    2c3c:	cd b7       	in	r28, 0x3d	; 61
    2c3e:	de b7       	in	r29, 0x3e	; 62
    2c40:	89 83       	std	Y+1, r24	; 0x01
    2c42:	6a 83       	std	Y+2, r22	; 0x02
	if((Copy_u8LineNumber==HCLCD_LINE1)&&((Copy_u8PositionNumber>=0)&&(Copy_u8PositionNumber<16)))
    2c44:	89 81       	ldd	r24, Y+1	; 0x01
    2c46:	81 30       	cpi	r24, 0x01	; 1
    2c48:	41 f4       	brne	.+16     	; 0x2c5a <HCLCD_VidSetPosition+0x24>
    2c4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c4c:	80 31       	cpi	r24, 0x10	; 16
    2c4e:	28 f4       	brcc	.+10     	; 0x2c5a <HCLCD_VidSetPosition+0x24>
	{
		HCLCD_VidWriteCommand_8Bits((LINE1_OFFSET_ADDRESS+Copy_u8PositionNumber));
    2c50:	8a 81       	ldd	r24, Y+2	; 0x02
    2c52:	80 58       	subi	r24, 0x80	; 128
    2c54:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
    2c58:	0a c0       	rjmp	.+20     	; 0x2c6e <HCLCD_VidSetPosition+0x38>
	}
	else if((Copy_u8LineNumber==HCLCD_LINE2)&&((Copy_u8PositionNumber>=0)&&(Copy_u8PositionNumber<16)))
    2c5a:	89 81       	ldd	r24, Y+1	; 0x01
    2c5c:	82 30       	cpi	r24, 0x02	; 2
    2c5e:	39 f4       	brne	.+14     	; 0x2c6e <HCLCD_VidSetPosition+0x38>
    2c60:	8a 81       	ldd	r24, Y+2	; 0x02
    2c62:	80 31       	cpi	r24, 0x10	; 16
    2c64:	20 f4       	brcc	.+8      	; 0x2c6e <HCLCD_VidSetPosition+0x38>
	{
		HCLCD_VidWriteCommand_8Bits((LINE2_OFFSET_ADDRESS+Copy_u8PositionNumber));
    2c66:	8a 81       	ldd	r24, Y+2	; 0x02
    2c68:	80 54       	subi	r24, 0x40	; 64
    2c6a:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
	}
	else
	{
		/*Do Nothing*/
	}
}
    2c6e:	0f 90       	pop	r0
    2c70:	0f 90       	pop	r0
    2c72:	cf 91       	pop	r28
    2c74:	df 91       	pop	r29
    2c76:	08 95       	ret

00002c78 <HCLCD_VidWriteCommand_4Bits>:

void HCLCD_VidWriteCommand_4Bits(u8 Copy_u8Command)
{
    2c78:	df 93       	push	r29
    2c7a:	cf 93       	push	r28
    2c7c:	cd b7       	in	r28, 0x3d	; 61
    2c7e:	de b7       	in	r29, 0x3e	; 62
    2c80:	60 97       	sbiw	r28, 0x10	; 16
    2c82:	0f b6       	in	r0, 0x3f	; 63
    2c84:	f8 94       	cli
    2c86:	de bf       	out	0x3e, r29	; 62
    2c88:	0f be       	out	0x3f, r0	; 63
    2c8a:	cd bf       	out	0x3d, r28	; 61
    2c8c:	88 8b       	std	Y+16, r24	; 0x10
	u8 LOC_u8CopyCommand;
	/*select Command register--> Write zero on Rs pin*/
	MDIO_Error_State_SetPinValue(RS,CONTROL_PORT,PIN_LOW);
    2c8e:	80 e0       	ldi	r24, 0x00	; 0
    2c90:	62 e0       	ldi	r22, 0x02	; 2
    2c92:	40 e0       	ldi	r20, 0x00	; 0
    2c94:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/*select Write mode--> Write zero on RW pin*/
	//MDIO_Error_State_SetPinValue(RW,CONTROL_PORT,PIN_LOW);
	/*Send  Command*/
	LOC_u8CopyCommand=(Copy_u8Command&0x0F)<<HCLCD_PINSTART;
    2c98:	88 89       	ldd	r24, Y+16	; 0x10
    2c9a:	8f 70       	andi	r24, 0x0F	; 15
    2c9c:	88 0f       	add	r24, r24
    2c9e:	88 0f       	add	r24, r24
    2ca0:	88 0f       	add	r24, r24
    2ca2:	8f 87       	std	Y+15, r24	; 0x0f
	MDIO_Error_State_SetNippleValue(HCLCD_PINSTART,DATA_PORT,LOC_u8CopyCommand);
    2ca4:	83 e0       	ldi	r24, 0x03	; 3
    2ca6:	63 e0       	ldi	r22, 0x03	; 3
    2ca8:	4f 85       	ldd	r20, Y+15	; 0x0f
    2caa:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <MDIO_Error_State_SetNippleValue>
	/*Send Enable*/
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_HIGH);
    2cae:	82 e0       	ldi	r24, 0x02	; 2
    2cb0:	62 e0       	ldi	r22, 0x02	; 2
    2cb2:	41 e0       	ldi	r20, 0x01	; 1
    2cb4:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
    2cb8:	80 e0       	ldi	r24, 0x00	; 0
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	a0 e0       	ldi	r26, 0x00	; 0
    2cbe:	b0 e4       	ldi	r27, 0x40	; 64
    2cc0:	8b 87       	std	Y+11, r24	; 0x0b
    2cc2:	9c 87       	std	Y+12, r25	; 0x0c
    2cc4:	ad 87       	std	Y+13, r26	; 0x0d
    2cc6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2cc8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cca:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ccc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cce:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cd0:	20 e0       	ldi	r18, 0x00	; 0
    2cd2:	30 e0       	ldi	r19, 0x00	; 0
    2cd4:	4a e7       	ldi	r20, 0x7A	; 122
    2cd6:	53 e4       	ldi	r21, 0x43	; 67
    2cd8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cdc:	dc 01       	movw	r26, r24
    2cde:	cb 01       	movw	r24, r22
    2ce0:	8f 83       	std	Y+7, r24	; 0x07
    2ce2:	98 87       	std	Y+8, r25	; 0x08
    2ce4:	a9 87       	std	Y+9, r26	; 0x09
    2ce6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ce8:	6f 81       	ldd	r22, Y+7	; 0x07
    2cea:	78 85       	ldd	r23, Y+8	; 0x08
    2cec:	89 85       	ldd	r24, Y+9	; 0x09
    2cee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cf0:	20 e0       	ldi	r18, 0x00	; 0
    2cf2:	30 e0       	ldi	r19, 0x00	; 0
    2cf4:	40 e8       	ldi	r20, 0x80	; 128
    2cf6:	5f e3       	ldi	r21, 0x3F	; 63
    2cf8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2cfc:	88 23       	and	r24, r24
    2cfe:	2c f4       	brge	.+10     	; 0x2d0a <HCLCD_VidWriteCommand_4Bits+0x92>
		__ticks = 1;
    2d00:	81 e0       	ldi	r24, 0x01	; 1
    2d02:	90 e0       	ldi	r25, 0x00	; 0
    2d04:	9e 83       	std	Y+6, r25	; 0x06
    2d06:	8d 83       	std	Y+5, r24	; 0x05
    2d08:	3f c0       	rjmp	.+126    	; 0x2d88 <HCLCD_VidWriteCommand_4Bits+0x110>
	else if (__tmp > 65535)
    2d0a:	6f 81       	ldd	r22, Y+7	; 0x07
    2d0c:	78 85       	ldd	r23, Y+8	; 0x08
    2d0e:	89 85       	ldd	r24, Y+9	; 0x09
    2d10:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d12:	20 e0       	ldi	r18, 0x00	; 0
    2d14:	3f ef       	ldi	r19, 0xFF	; 255
    2d16:	4f e7       	ldi	r20, 0x7F	; 127
    2d18:	57 e4       	ldi	r21, 0x47	; 71
    2d1a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2d1e:	18 16       	cp	r1, r24
    2d20:	4c f5       	brge	.+82     	; 0x2d74 <HCLCD_VidWriteCommand_4Bits+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d22:	6b 85       	ldd	r22, Y+11	; 0x0b
    2d24:	7c 85       	ldd	r23, Y+12	; 0x0c
    2d26:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d28:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d2a:	20 e0       	ldi	r18, 0x00	; 0
    2d2c:	30 e0       	ldi	r19, 0x00	; 0
    2d2e:	40 e2       	ldi	r20, 0x20	; 32
    2d30:	51 e4       	ldi	r21, 0x41	; 65
    2d32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d36:	dc 01       	movw	r26, r24
    2d38:	cb 01       	movw	r24, r22
    2d3a:	bc 01       	movw	r22, r24
    2d3c:	cd 01       	movw	r24, r26
    2d3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d42:	dc 01       	movw	r26, r24
    2d44:	cb 01       	movw	r24, r22
    2d46:	9e 83       	std	Y+6, r25	; 0x06
    2d48:	8d 83       	std	Y+5, r24	; 0x05
    2d4a:	0f c0       	rjmp	.+30     	; 0x2d6a <HCLCD_VidWriteCommand_4Bits+0xf2>
    2d4c:	89 e1       	ldi	r24, 0x19	; 25
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	9c 83       	std	Y+4, r25	; 0x04
    2d52:	8b 83       	std	Y+3, r24	; 0x03
    2d54:	8b 81       	ldd	r24, Y+3	; 0x03
    2d56:	9c 81       	ldd	r25, Y+4	; 0x04
    2d58:	01 97       	sbiw	r24, 0x01	; 1
    2d5a:	f1 f7       	brne	.-4      	; 0x2d58 <HCLCD_VidWriteCommand_4Bits+0xe0>
    2d5c:	9c 83       	std	Y+4, r25	; 0x04
    2d5e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d60:	8d 81       	ldd	r24, Y+5	; 0x05
    2d62:	9e 81       	ldd	r25, Y+6	; 0x06
    2d64:	01 97       	sbiw	r24, 0x01	; 1
    2d66:	9e 83       	std	Y+6, r25	; 0x06
    2d68:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d6a:	8d 81       	ldd	r24, Y+5	; 0x05
    2d6c:	9e 81       	ldd	r25, Y+6	; 0x06
    2d6e:	00 97       	sbiw	r24, 0x00	; 0
    2d70:	69 f7       	brne	.-38     	; 0x2d4c <HCLCD_VidWriteCommand_4Bits+0xd4>
    2d72:	14 c0       	rjmp	.+40     	; 0x2d9c <HCLCD_VidWriteCommand_4Bits+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d74:	6f 81       	ldd	r22, Y+7	; 0x07
    2d76:	78 85       	ldd	r23, Y+8	; 0x08
    2d78:	89 85       	ldd	r24, Y+9	; 0x09
    2d7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d80:	dc 01       	movw	r26, r24
    2d82:	cb 01       	movw	r24, r22
    2d84:	9e 83       	std	Y+6, r25	; 0x06
    2d86:	8d 83       	std	Y+5, r24	; 0x05
    2d88:	8d 81       	ldd	r24, Y+5	; 0x05
    2d8a:	9e 81       	ldd	r25, Y+6	; 0x06
    2d8c:	9a 83       	std	Y+2, r25	; 0x02
    2d8e:	89 83       	std	Y+1, r24	; 0x01
    2d90:	89 81       	ldd	r24, Y+1	; 0x01
    2d92:	9a 81       	ldd	r25, Y+2	; 0x02
    2d94:	01 97       	sbiw	r24, 0x01	; 1
    2d96:	f1 f7       	brne	.-4      	; 0x2d94 <HCLCD_VidWriteCommand_4Bits+0x11c>
    2d98:	9a 83       	std	Y+2, r25	; 0x02
    2d9a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_LOW);
    2d9c:	82 e0       	ldi	r24, 0x02	; 2
    2d9e:	62 e0       	ldi	r22, 0x02	; 2
    2da0:	40 e0       	ldi	r20, 0x00	; 0
    2da2:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    2da6:	60 96       	adiw	r28, 0x10	; 16
    2da8:	0f b6       	in	r0, 0x3f	; 63
    2daa:	f8 94       	cli
    2dac:	de bf       	out	0x3e, r29	; 62
    2dae:	0f be       	out	0x3f, r0	; 63
    2db0:	cd bf       	out	0x3d, r28	; 61
    2db2:	cf 91       	pop	r28
    2db4:	df 91       	pop	r29
    2db6:	08 95       	ret

00002db8 <HCLCD_Vid4Bits_Init>:
void HCLCD_Vid4Bits_Init(void)
{
    2db8:	df 93       	push	r29
    2dba:	cf 93       	push	r28
    2dbc:	cd b7       	in	r28, 0x3d	; 61
    2dbe:	de b7       	in	r29, 0x3e	; 62
    2dc0:	e9 97       	sbiw	r28, 0x39	; 57
    2dc2:	0f b6       	in	r0, 0x3f	; 63
    2dc4:	f8 94       	cli
    2dc6:	de bf       	out	0x3e, r29	; 62
    2dc8:	0f be       	out	0x3f, r0	; 63
    2dca:	cd bf       	out	0x3d, r28	; 61
	s8 LOC_u8PinCount;
	/*LCD Data and control port initialization*/
	for(LOC_u8PinCount=HCLCD_PINEND;LOC_u8PinCount>=HCLCD_PINSTART;LOC_u8PinCount--)
    2dcc:	86 e0       	ldi	r24, 0x06	; 6
    2dce:	89 af       	std	Y+57, r24	; 0x39
    2dd0:	08 c0       	rjmp	.+16     	; 0x2de2 <HCLCD_Vid4Bits_Init+0x2a>
	{
	MDIO_Error_State_SetPinDirection(LOC_u8PinCount,DATA_PORT,PIN_OUTPUT);
    2dd2:	89 ad       	ldd	r24, Y+57	; 0x39
    2dd4:	63 e0       	ldi	r22, 0x03	; 3
    2dd6:	41 e0       	ldi	r20, 0x01	; 1
    2dd8:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
}
void HCLCD_Vid4Bits_Init(void)
{
	s8 LOC_u8PinCount;
	/*LCD Data and control port initialization*/
	for(LOC_u8PinCount=HCLCD_PINEND;LOC_u8PinCount>=HCLCD_PINSTART;LOC_u8PinCount--)
    2ddc:	89 ad       	ldd	r24, Y+57	; 0x39
    2dde:	81 50       	subi	r24, 0x01	; 1
    2de0:	89 af       	std	Y+57, r24	; 0x39
    2de2:	89 ad       	ldd	r24, Y+57	; 0x39
    2de4:	83 30       	cpi	r24, 0x03	; 3
    2de6:	ac f7       	brge	.-22     	; 0x2dd2 <HCLCD_Vid4Bits_Init+0x1a>
	{
	MDIO_Error_State_SetPinDirection(LOC_u8PinCount,DATA_PORT,PIN_OUTPUT);
	}
	MDIO_Error_State_SetPinDirection(RS,CONTROL_PORT,PIN_OUTPUT);
    2de8:	80 e0       	ldi	r24, 0x00	; 0
    2dea:	62 e0       	ldi	r22, 0x02	; 2
    2dec:	41 e0       	ldi	r20, 0x01	; 1
    2dee:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
	//MDIO_Error_State_SetPinDirection(RW,CONTROL_PORT,PIN_OUTPUT);
	MDIO_Error_State_SetPinDirection(E,CONTROL_PORT,PIN_OUTPUT);
    2df2:	82 e0       	ldi	r24, 0x02	; 2
    2df4:	62 e0       	ldi	r22, 0x02	; 2
    2df6:	41 e0       	ldi	r20, 0x01	; 1
    2df8:	0e 94 26 0b 	call	0x164c	; 0x164c <MDIO_Error_State_SetPinDirection>
    2dfc:	80 e0       	ldi	r24, 0x00	; 0
    2dfe:	90 e0       	ldi	r25, 0x00	; 0
    2e00:	a0 ef       	ldi	r26, 0xF0	; 240
    2e02:	b1 e4       	ldi	r27, 0x41	; 65
    2e04:	8d ab       	std	Y+53, r24	; 0x35
    2e06:	9e ab       	std	Y+54, r25	; 0x36
    2e08:	af ab       	std	Y+55, r26	; 0x37
    2e0a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e0c:	6d a9       	ldd	r22, Y+53	; 0x35
    2e0e:	7e a9       	ldd	r23, Y+54	; 0x36
    2e10:	8f a9       	ldd	r24, Y+55	; 0x37
    2e12:	98 ad       	ldd	r25, Y+56	; 0x38
    2e14:	20 e0       	ldi	r18, 0x00	; 0
    2e16:	30 e0       	ldi	r19, 0x00	; 0
    2e18:	4a e7       	ldi	r20, 0x7A	; 122
    2e1a:	53 e4       	ldi	r21, 0x43	; 67
    2e1c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e20:	dc 01       	movw	r26, r24
    2e22:	cb 01       	movw	r24, r22
    2e24:	89 ab       	std	Y+49, r24	; 0x31
    2e26:	9a ab       	std	Y+50, r25	; 0x32
    2e28:	ab ab       	std	Y+51, r26	; 0x33
    2e2a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2e2c:	69 a9       	ldd	r22, Y+49	; 0x31
    2e2e:	7a a9       	ldd	r23, Y+50	; 0x32
    2e30:	8b a9       	ldd	r24, Y+51	; 0x33
    2e32:	9c a9       	ldd	r25, Y+52	; 0x34
    2e34:	20 e0       	ldi	r18, 0x00	; 0
    2e36:	30 e0       	ldi	r19, 0x00	; 0
    2e38:	40 e8       	ldi	r20, 0x80	; 128
    2e3a:	5f e3       	ldi	r21, 0x3F	; 63
    2e3c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e40:	88 23       	and	r24, r24
    2e42:	2c f4       	brge	.+10     	; 0x2e4e <HCLCD_Vid4Bits_Init+0x96>
		__ticks = 1;
    2e44:	81 e0       	ldi	r24, 0x01	; 1
    2e46:	90 e0       	ldi	r25, 0x00	; 0
    2e48:	98 ab       	std	Y+48, r25	; 0x30
    2e4a:	8f a7       	std	Y+47, r24	; 0x2f
    2e4c:	3f c0       	rjmp	.+126    	; 0x2ecc <HCLCD_Vid4Bits_Init+0x114>
	else if (__tmp > 65535)
    2e4e:	69 a9       	ldd	r22, Y+49	; 0x31
    2e50:	7a a9       	ldd	r23, Y+50	; 0x32
    2e52:	8b a9       	ldd	r24, Y+51	; 0x33
    2e54:	9c a9       	ldd	r25, Y+52	; 0x34
    2e56:	20 e0       	ldi	r18, 0x00	; 0
    2e58:	3f ef       	ldi	r19, 0xFF	; 255
    2e5a:	4f e7       	ldi	r20, 0x7F	; 127
    2e5c:	57 e4       	ldi	r21, 0x47	; 71
    2e5e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e62:	18 16       	cp	r1, r24
    2e64:	4c f5       	brge	.+82     	; 0x2eb8 <HCLCD_Vid4Bits_Init+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e66:	6d a9       	ldd	r22, Y+53	; 0x35
    2e68:	7e a9       	ldd	r23, Y+54	; 0x36
    2e6a:	8f a9       	ldd	r24, Y+55	; 0x37
    2e6c:	98 ad       	ldd	r25, Y+56	; 0x38
    2e6e:	20 e0       	ldi	r18, 0x00	; 0
    2e70:	30 e0       	ldi	r19, 0x00	; 0
    2e72:	40 e2       	ldi	r20, 0x20	; 32
    2e74:	51 e4       	ldi	r21, 0x41	; 65
    2e76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e7a:	dc 01       	movw	r26, r24
    2e7c:	cb 01       	movw	r24, r22
    2e7e:	bc 01       	movw	r22, r24
    2e80:	cd 01       	movw	r24, r26
    2e82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e86:	dc 01       	movw	r26, r24
    2e88:	cb 01       	movw	r24, r22
    2e8a:	98 ab       	std	Y+48, r25	; 0x30
    2e8c:	8f a7       	std	Y+47, r24	; 0x2f
    2e8e:	0f c0       	rjmp	.+30     	; 0x2eae <HCLCD_Vid4Bits_Init+0xf6>
    2e90:	89 e1       	ldi	r24, 0x19	; 25
    2e92:	90 e0       	ldi	r25, 0x00	; 0
    2e94:	9e a7       	std	Y+46, r25	; 0x2e
    2e96:	8d a7       	std	Y+45, r24	; 0x2d
    2e98:	8d a5       	ldd	r24, Y+45	; 0x2d
    2e9a:	9e a5       	ldd	r25, Y+46	; 0x2e
    2e9c:	01 97       	sbiw	r24, 0x01	; 1
    2e9e:	f1 f7       	brne	.-4      	; 0x2e9c <HCLCD_Vid4Bits_Init+0xe4>
    2ea0:	9e a7       	std	Y+46, r25	; 0x2e
    2ea2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ea4:	8f a5       	ldd	r24, Y+47	; 0x2f
    2ea6:	98 a9       	ldd	r25, Y+48	; 0x30
    2ea8:	01 97       	sbiw	r24, 0x01	; 1
    2eaa:	98 ab       	std	Y+48, r25	; 0x30
    2eac:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2eae:	8f a5       	ldd	r24, Y+47	; 0x2f
    2eb0:	98 a9       	ldd	r25, Y+48	; 0x30
    2eb2:	00 97       	sbiw	r24, 0x00	; 0
    2eb4:	69 f7       	brne	.-38     	; 0x2e90 <HCLCD_Vid4Bits_Init+0xd8>
    2eb6:	14 c0       	rjmp	.+40     	; 0x2ee0 <HCLCD_Vid4Bits_Init+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2eb8:	69 a9       	ldd	r22, Y+49	; 0x31
    2eba:	7a a9       	ldd	r23, Y+50	; 0x32
    2ebc:	8b a9       	ldd	r24, Y+51	; 0x33
    2ebe:	9c a9       	ldd	r25, Y+52	; 0x34
    2ec0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ec4:	dc 01       	movw	r26, r24
    2ec6:	cb 01       	movw	r24, r22
    2ec8:	98 ab       	std	Y+48, r25	; 0x30
    2eca:	8f a7       	std	Y+47, r24	; 0x2f
    2ecc:	8f a5       	ldd	r24, Y+47	; 0x2f
    2ece:	98 a9       	ldd	r25, Y+48	; 0x30
    2ed0:	9c a7       	std	Y+44, r25	; 0x2c
    2ed2:	8b a7       	std	Y+43, r24	; 0x2b
    2ed4:	8b a5       	ldd	r24, Y+43	; 0x2b
    2ed6:	9c a5       	ldd	r25, Y+44	; 0x2c
    2ed8:	01 97       	sbiw	r24, 0x01	; 1
    2eda:	f1 f7       	brne	.-4      	; 0x2ed8 <HCLCD_Vid4Bits_Init+0x120>
    2edc:	9c a7       	std	Y+44, r25	; 0x2c
    2ede:	8b a7       	std	Y+43, r24	; 0x2b
	/*wait to 30ms*/
	_delay_ms(30);
	/*send function set command*/
	HCLCD_VidWriteCommand_4Bits(HCLCD_FUNCTION_SET>>4);
    2ee0:	83 e0       	ldi	r24, 0x03	; 3
    2ee2:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
	HCLCD_VidWriteCommand_4Bits(HCLCD_FUNCTION_SET>>4);
    2ee6:	83 e0       	ldi	r24, 0x03	; 3
    2ee8:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
	HCLCD_VidWriteCommand_4Bits(HCLCD_FUNCTION_SET);
    2eec:	88 e3       	ldi	r24, 0x38	; 56
    2eee:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
    2ef2:	80 e0       	ldi	r24, 0x00	; 0
    2ef4:	90 e0       	ldi	r25, 0x00	; 0
    2ef6:	a0 e8       	ldi	r26, 0x80	; 128
    2ef8:	bf e3       	ldi	r27, 0x3F	; 63
    2efa:	8f a3       	std	Y+39, r24	; 0x27
    2efc:	98 a7       	std	Y+40, r25	; 0x28
    2efe:	a9 a7       	std	Y+41, r26	; 0x29
    2f00:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f02:	6f a1       	ldd	r22, Y+39	; 0x27
    2f04:	78 a5       	ldd	r23, Y+40	; 0x28
    2f06:	89 a5       	ldd	r24, Y+41	; 0x29
    2f08:	9a a5       	ldd	r25, Y+42	; 0x2a
    2f0a:	20 e0       	ldi	r18, 0x00	; 0
    2f0c:	30 e0       	ldi	r19, 0x00	; 0
    2f0e:	4a e7       	ldi	r20, 0x7A	; 122
    2f10:	53 e4       	ldi	r21, 0x43	; 67
    2f12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f16:	dc 01       	movw	r26, r24
    2f18:	cb 01       	movw	r24, r22
    2f1a:	8b a3       	std	Y+35, r24	; 0x23
    2f1c:	9c a3       	std	Y+36, r25	; 0x24
    2f1e:	ad a3       	std	Y+37, r26	; 0x25
    2f20:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2f22:	6b a1       	ldd	r22, Y+35	; 0x23
    2f24:	7c a1       	ldd	r23, Y+36	; 0x24
    2f26:	8d a1       	ldd	r24, Y+37	; 0x25
    2f28:	9e a1       	ldd	r25, Y+38	; 0x26
    2f2a:	20 e0       	ldi	r18, 0x00	; 0
    2f2c:	30 e0       	ldi	r19, 0x00	; 0
    2f2e:	40 e8       	ldi	r20, 0x80	; 128
    2f30:	5f e3       	ldi	r21, 0x3F	; 63
    2f32:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2f36:	88 23       	and	r24, r24
    2f38:	2c f4       	brge	.+10     	; 0x2f44 <HCLCD_Vid4Bits_Init+0x18c>
		__ticks = 1;
    2f3a:	81 e0       	ldi	r24, 0x01	; 1
    2f3c:	90 e0       	ldi	r25, 0x00	; 0
    2f3e:	9a a3       	std	Y+34, r25	; 0x22
    2f40:	89 a3       	std	Y+33, r24	; 0x21
    2f42:	3f c0       	rjmp	.+126    	; 0x2fc2 <HCLCD_Vid4Bits_Init+0x20a>
	else if (__tmp > 65535)
    2f44:	6b a1       	ldd	r22, Y+35	; 0x23
    2f46:	7c a1       	ldd	r23, Y+36	; 0x24
    2f48:	8d a1       	ldd	r24, Y+37	; 0x25
    2f4a:	9e a1       	ldd	r25, Y+38	; 0x26
    2f4c:	20 e0       	ldi	r18, 0x00	; 0
    2f4e:	3f ef       	ldi	r19, 0xFF	; 255
    2f50:	4f e7       	ldi	r20, 0x7F	; 127
    2f52:	57 e4       	ldi	r21, 0x47	; 71
    2f54:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2f58:	18 16       	cp	r1, r24
    2f5a:	4c f5       	brge	.+82     	; 0x2fae <HCLCD_Vid4Bits_Init+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f5c:	6f a1       	ldd	r22, Y+39	; 0x27
    2f5e:	78 a5       	ldd	r23, Y+40	; 0x28
    2f60:	89 a5       	ldd	r24, Y+41	; 0x29
    2f62:	9a a5       	ldd	r25, Y+42	; 0x2a
    2f64:	20 e0       	ldi	r18, 0x00	; 0
    2f66:	30 e0       	ldi	r19, 0x00	; 0
    2f68:	40 e2       	ldi	r20, 0x20	; 32
    2f6a:	51 e4       	ldi	r21, 0x41	; 65
    2f6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f70:	dc 01       	movw	r26, r24
    2f72:	cb 01       	movw	r24, r22
    2f74:	bc 01       	movw	r22, r24
    2f76:	cd 01       	movw	r24, r26
    2f78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f7c:	dc 01       	movw	r26, r24
    2f7e:	cb 01       	movw	r24, r22
    2f80:	9a a3       	std	Y+34, r25	; 0x22
    2f82:	89 a3       	std	Y+33, r24	; 0x21
    2f84:	0f c0       	rjmp	.+30     	; 0x2fa4 <HCLCD_Vid4Bits_Init+0x1ec>
    2f86:	89 e1       	ldi	r24, 0x19	; 25
    2f88:	90 e0       	ldi	r25, 0x00	; 0
    2f8a:	98 a3       	std	Y+32, r25	; 0x20
    2f8c:	8f 8f       	std	Y+31, r24	; 0x1f
    2f8e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2f90:	98 a1       	ldd	r25, Y+32	; 0x20
    2f92:	01 97       	sbiw	r24, 0x01	; 1
    2f94:	f1 f7       	brne	.-4      	; 0x2f92 <HCLCD_Vid4Bits_Init+0x1da>
    2f96:	98 a3       	std	Y+32, r25	; 0x20
    2f98:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f9a:	89 a1       	ldd	r24, Y+33	; 0x21
    2f9c:	9a a1       	ldd	r25, Y+34	; 0x22
    2f9e:	01 97       	sbiw	r24, 0x01	; 1
    2fa0:	9a a3       	std	Y+34, r25	; 0x22
    2fa2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2fa4:	89 a1       	ldd	r24, Y+33	; 0x21
    2fa6:	9a a1       	ldd	r25, Y+34	; 0x22
    2fa8:	00 97       	sbiw	r24, 0x00	; 0
    2faa:	69 f7       	brne	.-38     	; 0x2f86 <HCLCD_Vid4Bits_Init+0x1ce>
    2fac:	14 c0       	rjmp	.+40     	; 0x2fd6 <HCLCD_Vid4Bits_Init+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2fae:	6b a1       	ldd	r22, Y+35	; 0x23
    2fb0:	7c a1       	ldd	r23, Y+36	; 0x24
    2fb2:	8d a1       	ldd	r24, Y+37	; 0x25
    2fb4:	9e a1       	ldd	r25, Y+38	; 0x26
    2fb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fba:	dc 01       	movw	r26, r24
    2fbc:	cb 01       	movw	r24, r22
    2fbe:	9a a3       	std	Y+34, r25	; 0x22
    2fc0:	89 a3       	std	Y+33, r24	; 0x21
    2fc2:	89 a1       	ldd	r24, Y+33	; 0x21
    2fc4:	9a a1       	ldd	r25, Y+34	; 0x22
    2fc6:	9e 8f       	std	Y+30, r25	; 0x1e
    2fc8:	8d 8f       	std	Y+29, r24	; 0x1d
    2fca:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2fcc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2fce:	01 97       	sbiw	r24, 0x01	; 1
    2fd0:	f1 f7       	brne	.-4      	; 0x2fce <HCLCD_Vid4Bits_Init+0x216>
    2fd2:	9e 8f       	std	Y+30, r25	; 0x1e
    2fd4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	/*send Display on/off  command*/
	HCLCD_VidWriteCommand_4Bits(HCLCD_DISPLAY_ON_OFF>>4);
    2fd6:	80 e0       	ldi	r24, 0x00	; 0
    2fd8:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
	HCLCD_VidWriteCommand_4Bits(HCLCD_DISPLAY_ON_OFF);
    2fdc:	8f e0       	ldi	r24, 0x0F	; 15
    2fde:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
    2fe2:	80 e0       	ldi	r24, 0x00	; 0
    2fe4:	90 e0       	ldi	r25, 0x00	; 0
    2fe6:	a0 e8       	ldi	r26, 0x80	; 128
    2fe8:	bf e3       	ldi	r27, 0x3F	; 63
    2fea:	89 8f       	std	Y+25, r24	; 0x19
    2fec:	9a 8f       	std	Y+26, r25	; 0x1a
    2fee:	ab 8f       	std	Y+27, r26	; 0x1b
    2ff0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ff2:	69 8d       	ldd	r22, Y+25	; 0x19
    2ff4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ff6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ff8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2ffa:	20 e0       	ldi	r18, 0x00	; 0
    2ffc:	30 e0       	ldi	r19, 0x00	; 0
    2ffe:	4a e7       	ldi	r20, 0x7A	; 122
    3000:	53 e4       	ldi	r21, 0x43	; 67
    3002:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3006:	dc 01       	movw	r26, r24
    3008:	cb 01       	movw	r24, r22
    300a:	8d 8b       	std	Y+21, r24	; 0x15
    300c:	9e 8b       	std	Y+22, r25	; 0x16
    300e:	af 8b       	std	Y+23, r26	; 0x17
    3010:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3012:	6d 89       	ldd	r22, Y+21	; 0x15
    3014:	7e 89       	ldd	r23, Y+22	; 0x16
    3016:	8f 89       	ldd	r24, Y+23	; 0x17
    3018:	98 8d       	ldd	r25, Y+24	; 0x18
    301a:	20 e0       	ldi	r18, 0x00	; 0
    301c:	30 e0       	ldi	r19, 0x00	; 0
    301e:	40 e8       	ldi	r20, 0x80	; 128
    3020:	5f e3       	ldi	r21, 0x3F	; 63
    3022:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3026:	88 23       	and	r24, r24
    3028:	2c f4       	brge	.+10     	; 0x3034 <HCLCD_Vid4Bits_Init+0x27c>
		__ticks = 1;
    302a:	81 e0       	ldi	r24, 0x01	; 1
    302c:	90 e0       	ldi	r25, 0x00	; 0
    302e:	9c 8b       	std	Y+20, r25	; 0x14
    3030:	8b 8b       	std	Y+19, r24	; 0x13
    3032:	3f c0       	rjmp	.+126    	; 0x30b2 <HCLCD_Vid4Bits_Init+0x2fa>
	else if (__tmp > 65535)
    3034:	6d 89       	ldd	r22, Y+21	; 0x15
    3036:	7e 89       	ldd	r23, Y+22	; 0x16
    3038:	8f 89       	ldd	r24, Y+23	; 0x17
    303a:	98 8d       	ldd	r25, Y+24	; 0x18
    303c:	20 e0       	ldi	r18, 0x00	; 0
    303e:	3f ef       	ldi	r19, 0xFF	; 255
    3040:	4f e7       	ldi	r20, 0x7F	; 127
    3042:	57 e4       	ldi	r21, 0x47	; 71
    3044:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3048:	18 16       	cp	r1, r24
    304a:	4c f5       	brge	.+82     	; 0x309e <HCLCD_Vid4Bits_Init+0x2e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    304c:	69 8d       	ldd	r22, Y+25	; 0x19
    304e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3050:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3052:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3054:	20 e0       	ldi	r18, 0x00	; 0
    3056:	30 e0       	ldi	r19, 0x00	; 0
    3058:	40 e2       	ldi	r20, 0x20	; 32
    305a:	51 e4       	ldi	r21, 0x41	; 65
    305c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3060:	dc 01       	movw	r26, r24
    3062:	cb 01       	movw	r24, r22
    3064:	bc 01       	movw	r22, r24
    3066:	cd 01       	movw	r24, r26
    3068:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    306c:	dc 01       	movw	r26, r24
    306e:	cb 01       	movw	r24, r22
    3070:	9c 8b       	std	Y+20, r25	; 0x14
    3072:	8b 8b       	std	Y+19, r24	; 0x13
    3074:	0f c0       	rjmp	.+30     	; 0x3094 <HCLCD_Vid4Bits_Init+0x2dc>
    3076:	89 e1       	ldi	r24, 0x19	; 25
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	9a 8b       	std	Y+18, r25	; 0x12
    307c:	89 8b       	std	Y+17, r24	; 0x11
    307e:	89 89       	ldd	r24, Y+17	; 0x11
    3080:	9a 89       	ldd	r25, Y+18	; 0x12
    3082:	01 97       	sbiw	r24, 0x01	; 1
    3084:	f1 f7       	brne	.-4      	; 0x3082 <HCLCD_Vid4Bits_Init+0x2ca>
    3086:	9a 8b       	std	Y+18, r25	; 0x12
    3088:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    308a:	8b 89       	ldd	r24, Y+19	; 0x13
    308c:	9c 89       	ldd	r25, Y+20	; 0x14
    308e:	01 97       	sbiw	r24, 0x01	; 1
    3090:	9c 8b       	std	Y+20, r25	; 0x14
    3092:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3094:	8b 89       	ldd	r24, Y+19	; 0x13
    3096:	9c 89       	ldd	r25, Y+20	; 0x14
    3098:	00 97       	sbiw	r24, 0x00	; 0
    309a:	69 f7       	brne	.-38     	; 0x3076 <HCLCD_Vid4Bits_Init+0x2be>
    309c:	14 c0       	rjmp	.+40     	; 0x30c6 <HCLCD_Vid4Bits_Init+0x30e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    309e:	6d 89       	ldd	r22, Y+21	; 0x15
    30a0:	7e 89       	ldd	r23, Y+22	; 0x16
    30a2:	8f 89       	ldd	r24, Y+23	; 0x17
    30a4:	98 8d       	ldd	r25, Y+24	; 0x18
    30a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30aa:	dc 01       	movw	r26, r24
    30ac:	cb 01       	movw	r24, r22
    30ae:	9c 8b       	std	Y+20, r25	; 0x14
    30b0:	8b 8b       	std	Y+19, r24	; 0x13
    30b2:	8b 89       	ldd	r24, Y+19	; 0x13
    30b4:	9c 89       	ldd	r25, Y+20	; 0x14
    30b6:	98 8b       	std	Y+16, r25	; 0x10
    30b8:	8f 87       	std	Y+15, r24	; 0x0f
    30ba:	8f 85       	ldd	r24, Y+15	; 0x0f
    30bc:	98 89       	ldd	r25, Y+16	; 0x10
    30be:	01 97       	sbiw	r24, 0x01	; 1
    30c0:	f1 f7       	brne	.-4      	; 0x30be <HCLCD_Vid4Bits_Init+0x306>
    30c2:	98 8b       	std	Y+16, r25	; 0x10
    30c4:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	/*send Display Clear  command*/
	HCLCD_VidWriteCommand_4Bits(DISPLAY_CLEAR>>4);
    30c6:	80 e0       	ldi	r24, 0x00	; 0
    30c8:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
	HCLCD_VidWriteCommand_4Bits(DISPLAY_CLEAR);
    30cc:	81 e0       	ldi	r24, 0x01	; 1
    30ce:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
    30d2:	80 e0       	ldi	r24, 0x00	; 0
    30d4:	90 e0       	ldi	r25, 0x00	; 0
    30d6:	a0 e0       	ldi	r26, 0x00	; 0
    30d8:	b0 e4       	ldi	r27, 0x40	; 64
    30da:	8b 87       	std	Y+11, r24	; 0x0b
    30dc:	9c 87       	std	Y+12, r25	; 0x0c
    30de:	ad 87       	std	Y+13, r26	; 0x0d
    30e0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30e2:	6b 85       	ldd	r22, Y+11	; 0x0b
    30e4:	7c 85       	ldd	r23, Y+12	; 0x0c
    30e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    30e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    30ea:	20 e0       	ldi	r18, 0x00	; 0
    30ec:	30 e0       	ldi	r19, 0x00	; 0
    30ee:	4a e7       	ldi	r20, 0x7A	; 122
    30f0:	53 e4       	ldi	r21, 0x43	; 67
    30f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30f6:	dc 01       	movw	r26, r24
    30f8:	cb 01       	movw	r24, r22
    30fa:	8f 83       	std	Y+7, r24	; 0x07
    30fc:	98 87       	std	Y+8, r25	; 0x08
    30fe:	a9 87       	std	Y+9, r26	; 0x09
    3100:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3102:	6f 81       	ldd	r22, Y+7	; 0x07
    3104:	78 85       	ldd	r23, Y+8	; 0x08
    3106:	89 85       	ldd	r24, Y+9	; 0x09
    3108:	9a 85       	ldd	r25, Y+10	; 0x0a
    310a:	20 e0       	ldi	r18, 0x00	; 0
    310c:	30 e0       	ldi	r19, 0x00	; 0
    310e:	40 e8       	ldi	r20, 0x80	; 128
    3110:	5f e3       	ldi	r21, 0x3F	; 63
    3112:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3116:	88 23       	and	r24, r24
    3118:	2c f4       	brge	.+10     	; 0x3124 <HCLCD_Vid4Bits_Init+0x36c>
		__ticks = 1;
    311a:	81 e0       	ldi	r24, 0x01	; 1
    311c:	90 e0       	ldi	r25, 0x00	; 0
    311e:	9e 83       	std	Y+6, r25	; 0x06
    3120:	8d 83       	std	Y+5, r24	; 0x05
    3122:	3f c0       	rjmp	.+126    	; 0x31a2 <HCLCD_Vid4Bits_Init+0x3ea>
	else if (__tmp > 65535)
    3124:	6f 81       	ldd	r22, Y+7	; 0x07
    3126:	78 85       	ldd	r23, Y+8	; 0x08
    3128:	89 85       	ldd	r24, Y+9	; 0x09
    312a:	9a 85       	ldd	r25, Y+10	; 0x0a
    312c:	20 e0       	ldi	r18, 0x00	; 0
    312e:	3f ef       	ldi	r19, 0xFF	; 255
    3130:	4f e7       	ldi	r20, 0x7F	; 127
    3132:	57 e4       	ldi	r21, 0x47	; 71
    3134:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3138:	18 16       	cp	r1, r24
    313a:	4c f5       	brge	.+82     	; 0x318e <HCLCD_Vid4Bits_Init+0x3d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    313c:	6b 85       	ldd	r22, Y+11	; 0x0b
    313e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3140:	8d 85       	ldd	r24, Y+13	; 0x0d
    3142:	9e 85       	ldd	r25, Y+14	; 0x0e
    3144:	20 e0       	ldi	r18, 0x00	; 0
    3146:	30 e0       	ldi	r19, 0x00	; 0
    3148:	40 e2       	ldi	r20, 0x20	; 32
    314a:	51 e4       	ldi	r21, 0x41	; 65
    314c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3150:	dc 01       	movw	r26, r24
    3152:	cb 01       	movw	r24, r22
    3154:	bc 01       	movw	r22, r24
    3156:	cd 01       	movw	r24, r26
    3158:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    315c:	dc 01       	movw	r26, r24
    315e:	cb 01       	movw	r24, r22
    3160:	9e 83       	std	Y+6, r25	; 0x06
    3162:	8d 83       	std	Y+5, r24	; 0x05
    3164:	0f c0       	rjmp	.+30     	; 0x3184 <HCLCD_Vid4Bits_Init+0x3cc>
    3166:	89 e1       	ldi	r24, 0x19	; 25
    3168:	90 e0       	ldi	r25, 0x00	; 0
    316a:	9c 83       	std	Y+4, r25	; 0x04
    316c:	8b 83       	std	Y+3, r24	; 0x03
    316e:	8b 81       	ldd	r24, Y+3	; 0x03
    3170:	9c 81       	ldd	r25, Y+4	; 0x04
    3172:	01 97       	sbiw	r24, 0x01	; 1
    3174:	f1 f7       	brne	.-4      	; 0x3172 <HCLCD_Vid4Bits_Init+0x3ba>
    3176:	9c 83       	std	Y+4, r25	; 0x04
    3178:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    317a:	8d 81       	ldd	r24, Y+5	; 0x05
    317c:	9e 81       	ldd	r25, Y+6	; 0x06
    317e:	01 97       	sbiw	r24, 0x01	; 1
    3180:	9e 83       	std	Y+6, r25	; 0x06
    3182:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3184:	8d 81       	ldd	r24, Y+5	; 0x05
    3186:	9e 81       	ldd	r25, Y+6	; 0x06
    3188:	00 97       	sbiw	r24, 0x00	; 0
    318a:	69 f7       	brne	.-38     	; 0x3166 <HCLCD_Vid4Bits_Init+0x3ae>
    318c:	14 c0       	rjmp	.+40     	; 0x31b6 <HCLCD_Vid4Bits_Init+0x3fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    318e:	6f 81       	ldd	r22, Y+7	; 0x07
    3190:	78 85       	ldd	r23, Y+8	; 0x08
    3192:	89 85       	ldd	r24, Y+9	; 0x09
    3194:	9a 85       	ldd	r25, Y+10	; 0x0a
    3196:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    319a:	dc 01       	movw	r26, r24
    319c:	cb 01       	movw	r24, r22
    319e:	9e 83       	std	Y+6, r25	; 0x06
    31a0:	8d 83       	std	Y+5, r24	; 0x05
    31a2:	8d 81       	ldd	r24, Y+5	; 0x05
    31a4:	9e 81       	ldd	r25, Y+6	; 0x06
    31a6:	9a 83       	std	Y+2, r25	; 0x02
    31a8:	89 83       	std	Y+1, r24	; 0x01
    31aa:	89 81       	ldd	r24, Y+1	; 0x01
    31ac:	9a 81       	ldd	r25, Y+2	; 0x02
    31ae:	01 97       	sbiw	r24, 0x01	; 1
    31b0:	f1 f7       	brne	.-4      	; 0x31ae <HCLCD_Vid4Bits_Init+0x3f6>
    31b2:	9a 83       	std	Y+2, r25	; 0x02
    31b4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	/*send Entry Mode  set command*/
	HCLCD_VidWriteCommand_4Bits(HCLCD_ENTRY_MODE_SET>>4);
    31b6:	80 e0       	ldi	r24, 0x00	; 0
    31b8:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
	HCLCD_VidWriteCommand_4Bits(HCLCD_ENTRY_MODE_SET);
    31bc:	86 e0       	ldi	r24, 0x06	; 6
    31be:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
}
    31c2:	e9 96       	adiw	r28, 0x39	; 57
    31c4:	0f b6       	in	r0, 0x3f	; 63
    31c6:	f8 94       	cli
    31c8:	de bf       	out	0x3e, r29	; 62
    31ca:	0f be       	out	0x3f, r0	; 63
    31cc:	cd bf       	out	0x3d, r28	; 61
    31ce:	cf 91       	pop	r28
    31d0:	df 91       	pop	r29
    31d2:	08 95       	ret

000031d4 <HCLCD_VidWriteChar_4Bits>:
void HCLCD_VidWriteChar_4Bits(u8 Copy_u8Data)
{
    31d4:	df 93       	push	r29
    31d6:	cf 93       	push	r28
    31d8:	cd b7       	in	r28, 0x3d	; 61
    31da:	de b7       	in	r29, 0x3e	; 62
    31dc:	60 97       	sbiw	r28, 0x10	; 16
    31de:	0f b6       	in	r0, 0x3f	; 63
    31e0:	f8 94       	cli
    31e2:	de bf       	out	0x3e, r29	; 62
    31e4:	0f be       	out	0x3f, r0	; 63
    31e6:	cd bf       	out	0x3d, r28	; 61
    31e8:	88 8b       	std	Y+16, r24	; 0x10
	u8 LOC_u8CopyData;
	/*select Data register--> Write One on Rs pin*/
	MDIO_Error_State_SetPinValue(RS,CONTROL_PORT,PIN_HIGH);
    31ea:	80 e0       	ldi	r24, 0x00	; 0
    31ec:	62 e0       	ldi	r22, 0x02	; 2
    31ee:	41 e0       	ldi	r20, 0x01	; 1
    31f0:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
	/*select Write mode--> Write zero on RW pin*/
	//MDIO_Error_State_SetPinValue(RW,CONTROL_PORT,PIN_LOW);
	/*Send Data*/
	LOC_u8CopyData=(Copy_u8Data&0x0F)<<HCLCD_PINSTART;
    31f4:	88 89       	ldd	r24, Y+16	; 0x10
    31f6:	8f 70       	andi	r24, 0x0F	; 15
    31f8:	88 0f       	add	r24, r24
    31fa:	88 0f       	add	r24, r24
    31fc:	88 0f       	add	r24, r24
    31fe:	8f 87       	std	Y+15, r24	; 0x0f
	MDIO_Error_State_SetNippleValue(HCLCD_PINSTART,DATA_PORT,LOC_u8CopyData);
    3200:	83 e0       	ldi	r24, 0x03	; 3
    3202:	63 e0       	ldi	r22, 0x03	; 3
    3204:	4f 85       	ldd	r20, Y+15	; 0x0f
    3206:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <MDIO_Error_State_SetNippleValue>
	/*Send Enable*/
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_HIGH);
    320a:	82 e0       	ldi	r24, 0x02	; 2
    320c:	62 e0       	ldi	r22, 0x02	; 2
    320e:	41 e0       	ldi	r20, 0x01	; 1
    3210:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
    3214:	80 e0       	ldi	r24, 0x00	; 0
    3216:	90 e0       	ldi	r25, 0x00	; 0
    3218:	a0 e0       	ldi	r26, 0x00	; 0
    321a:	b0 e4       	ldi	r27, 0x40	; 64
    321c:	8b 87       	std	Y+11, r24	; 0x0b
    321e:	9c 87       	std	Y+12, r25	; 0x0c
    3220:	ad 87       	std	Y+13, r26	; 0x0d
    3222:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3224:	6b 85       	ldd	r22, Y+11	; 0x0b
    3226:	7c 85       	ldd	r23, Y+12	; 0x0c
    3228:	8d 85       	ldd	r24, Y+13	; 0x0d
    322a:	9e 85       	ldd	r25, Y+14	; 0x0e
    322c:	20 e0       	ldi	r18, 0x00	; 0
    322e:	30 e0       	ldi	r19, 0x00	; 0
    3230:	4a e7       	ldi	r20, 0x7A	; 122
    3232:	53 e4       	ldi	r21, 0x43	; 67
    3234:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3238:	dc 01       	movw	r26, r24
    323a:	cb 01       	movw	r24, r22
    323c:	8f 83       	std	Y+7, r24	; 0x07
    323e:	98 87       	std	Y+8, r25	; 0x08
    3240:	a9 87       	std	Y+9, r26	; 0x09
    3242:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3244:	6f 81       	ldd	r22, Y+7	; 0x07
    3246:	78 85       	ldd	r23, Y+8	; 0x08
    3248:	89 85       	ldd	r24, Y+9	; 0x09
    324a:	9a 85       	ldd	r25, Y+10	; 0x0a
    324c:	20 e0       	ldi	r18, 0x00	; 0
    324e:	30 e0       	ldi	r19, 0x00	; 0
    3250:	40 e8       	ldi	r20, 0x80	; 128
    3252:	5f e3       	ldi	r21, 0x3F	; 63
    3254:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3258:	88 23       	and	r24, r24
    325a:	2c f4       	brge	.+10     	; 0x3266 <HCLCD_VidWriteChar_4Bits+0x92>
		__ticks = 1;
    325c:	81 e0       	ldi	r24, 0x01	; 1
    325e:	90 e0       	ldi	r25, 0x00	; 0
    3260:	9e 83       	std	Y+6, r25	; 0x06
    3262:	8d 83       	std	Y+5, r24	; 0x05
    3264:	3f c0       	rjmp	.+126    	; 0x32e4 <HCLCD_VidWriteChar_4Bits+0x110>
	else if (__tmp > 65535)
    3266:	6f 81       	ldd	r22, Y+7	; 0x07
    3268:	78 85       	ldd	r23, Y+8	; 0x08
    326a:	89 85       	ldd	r24, Y+9	; 0x09
    326c:	9a 85       	ldd	r25, Y+10	; 0x0a
    326e:	20 e0       	ldi	r18, 0x00	; 0
    3270:	3f ef       	ldi	r19, 0xFF	; 255
    3272:	4f e7       	ldi	r20, 0x7F	; 127
    3274:	57 e4       	ldi	r21, 0x47	; 71
    3276:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    327a:	18 16       	cp	r1, r24
    327c:	4c f5       	brge	.+82     	; 0x32d0 <HCLCD_VidWriteChar_4Bits+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    327e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3280:	7c 85       	ldd	r23, Y+12	; 0x0c
    3282:	8d 85       	ldd	r24, Y+13	; 0x0d
    3284:	9e 85       	ldd	r25, Y+14	; 0x0e
    3286:	20 e0       	ldi	r18, 0x00	; 0
    3288:	30 e0       	ldi	r19, 0x00	; 0
    328a:	40 e2       	ldi	r20, 0x20	; 32
    328c:	51 e4       	ldi	r21, 0x41	; 65
    328e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3292:	dc 01       	movw	r26, r24
    3294:	cb 01       	movw	r24, r22
    3296:	bc 01       	movw	r22, r24
    3298:	cd 01       	movw	r24, r26
    329a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    329e:	dc 01       	movw	r26, r24
    32a0:	cb 01       	movw	r24, r22
    32a2:	9e 83       	std	Y+6, r25	; 0x06
    32a4:	8d 83       	std	Y+5, r24	; 0x05
    32a6:	0f c0       	rjmp	.+30     	; 0x32c6 <HCLCD_VidWriteChar_4Bits+0xf2>
    32a8:	89 e1       	ldi	r24, 0x19	; 25
    32aa:	90 e0       	ldi	r25, 0x00	; 0
    32ac:	9c 83       	std	Y+4, r25	; 0x04
    32ae:	8b 83       	std	Y+3, r24	; 0x03
    32b0:	8b 81       	ldd	r24, Y+3	; 0x03
    32b2:	9c 81       	ldd	r25, Y+4	; 0x04
    32b4:	01 97       	sbiw	r24, 0x01	; 1
    32b6:	f1 f7       	brne	.-4      	; 0x32b4 <HCLCD_VidWriteChar_4Bits+0xe0>
    32b8:	9c 83       	std	Y+4, r25	; 0x04
    32ba:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32bc:	8d 81       	ldd	r24, Y+5	; 0x05
    32be:	9e 81       	ldd	r25, Y+6	; 0x06
    32c0:	01 97       	sbiw	r24, 0x01	; 1
    32c2:	9e 83       	std	Y+6, r25	; 0x06
    32c4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32c6:	8d 81       	ldd	r24, Y+5	; 0x05
    32c8:	9e 81       	ldd	r25, Y+6	; 0x06
    32ca:	00 97       	sbiw	r24, 0x00	; 0
    32cc:	69 f7       	brne	.-38     	; 0x32a8 <HCLCD_VidWriteChar_4Bits+0xd4>
    32ce:	14 c0       	rjmp	.+40     	; 0x32f8 <HCLCD_VidWriteChar_4Bits+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32d0:	6f 81       	ldd	r22, Y+7	; 0x07
    32d2:	78 85       	ldd	r23, Y+8	; 0x08
    32d4:	89 85       	ldd	r24, Y+9	; 0x09
    32d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    32d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32dc:	dc 01       	movw	r26, r24
    32de:	cb 01       	movw	r24, r22
    32e0:	9e 83       	std	Y+6, r25	; 0x06
    32e2:	8d 83       	std	Y+5, r24	; 0x05
    32e4:	8d 81       	ldd	r24, Y+5	; 0x05
    32e6:	9e 81       	ldd	r25, Y+6	; 0x06
    32e8:	9a 83       	std	Y+2, r25	; 0x02
    32ea:	89 83       	std	Y+1, r24	; 0x01
    32ec:	89 81       	ldd	r24, Y+1	; 0x01
    32ee:	9a 81       	ldd	r25, Y+2	; 0x02
    32f0:	01 97       	sbiw	r24, 0x01	; 1
    32f2:	f1 f7       	brne	.-4      	; 0x32f0 <HCLCD_VidWriteChar_4Bits+0x11c>
    32f4:	9a 83       	std	Y+2, r25	; 0x02
    32f6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	MDIO_Error_State_SetPinValue(E,CONTROL_PORT,PIN_LOW);
    32f8:	82 e0       	ldi	r24, 0x02	; 2
    32fa:	62 e0       	ldi	r22, 0x02	; 2
    32fc:	40 e0       	ldi	r20, 0x00	; 0
    32fe:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <MDIO_Error_State_SetPinValue>
}
    3302:	60 96       	adiw	r28, 0x10	; 16
    3304:	0f b6       	in	r0, 0x3f	; 63
    3306:	f8 94       	cli
    3308:	de bf       	out	0x3e, r29	; 62
    330a:	0f be       	out	0x3f, r0	; 63
    330c:	cd bf       	out	0x3d, r28	; 61
    330e:	cf 91       	pop	r28
    3310:	df 91       	pop	r29
    3312:	08 95       	ret

00003314 <HCLCD_VidSendChar_4Bits>:
void HCLCD_VidSendChar_4Bits(u8 Copy_u8Data)
{
    3314:	df 93       	push	r29
    3316:	cf 93       	push	r28
    3318:	0f 92       	push	r0
    331a:	cd b7       	in	r28, 0x3d	; 61
    331c:	de b7       	in	r29, 0x3e	; 62
    331e:	89 83       	std	Y+1, r24	; 0x01
	HCLCD_VidWriteChar_4Bits(Copy_u8Data>>4);
    3320:	89 81       	ldd	r24, Y+1	; 0x01
    3322:	82 95       	swap	r24
    3324:	8f 70       	andi	r24, 0x0F	; 15
    3326:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <HCLCD_VidWriteChar_4Bits>
	HCLCD_VidWriteChar_4Bits(Copy_u8Data);
    332a:	89 81       	ldd	r24, Y+1	; 0x01
    332c:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <HCLCD_VidWriteChar_4Bits>
}
    3330:	0f 90       	pop	r0
    3332:	cf 91       	pop	r28
    3334:	df 91       	pop	r29
    3336:	08 95       	ret

00003338 <HCLCD_VidWriteString_4Bits>:
void HCLCD_VidWriteString_4Bits(u8* PCopy_u8String)
{
    3338:	df 93       	push	r29
    333a:	cf 93       	push	r28
    333c:	00 d0       	rcall	.+0      	; 0x333e <HCLCD_VidWriteString_4Bits+0x6>
    333e:	0f 92       	push	r0
    3340:	cd b7       	in	r28, 0x3d	; 61
    3342:	de b7       	in	r29, 0x3e	; 62
    3344:	9b 83       	std	Y+3, r25	; 0x03
    3346:	8a 83       	std	Y+2, r24	; 0x02
	u8 Loc_u8Count=0;
    3348:	19 82       	std	Y+1, r1	; 0x01
    334a:	0e c0       	rjmp	.+28     	; 0x3368 <HCLCD_VidWriteString_4Bits+0x30>
	while(PCopy_u8String[Loc_u8Count]!=NULL)
	{
		HCLCD_VidWriteChar_4Bits(PCopy_u8String[Loc_u8Count]);
    334c:	89 81       	ldd	r24, Y+1	; 0x01
    334e:	28 2f       	mov	r18, r24
    3350:	30 e0       	ldi	r19, 0x00	; 0
    3352:	8a 81       	ldd	r24, Y+2	; 0x02
    3354:	9b 81       	ldd	r25, Y+3	; 0x03
    3356:	fc 01       	movw	r30, r24
    3358:	e2 0f       	add	r30, r18
    335a:	f3 1f       	adc	r31, r19
    335c:	80 81       	ld	r24, Z
    335e:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <HCLCD_VidWriteChar_4Bits>
		Loc_u8Count++;
    3362:	89 81       	ldd	r24, Y+1	; 0x01
    3364:	8f 5f       	subi	r24, 0xFF	; 255
    3366:	89 83       	std	Y+1, r24	; 0x01
	HCLCD_VidWriteChar_4Bits(Copy_u8Data);
}
void HCLCD_VidWriteString_4Bits(u8* PCopy_u8String)
{
	u8 Loc_u8Count=0;
	while(PCopy_u8String[Loc_u8Count]!=NULL)
    3368:	89 81       	ldd	r24, Y+1	; 0x01
    336a:	28 2f       	mov	r18, r24
    336c:	30 e0       	ldi	r19, 0x00	; 0
    336e:	8a 81       	ldd	r24, Y+2	; 0x02
    3370:	9b 81       	ldd	r25, Y+3	; 0x03
    3372:	fc 01       	movw	r30, r24
    3374:	e2 0f       	add	r30, r18
    3376:	f3 1f       	adc	r31, r19
    3378:	80 81       	ld	r24, Z
    337a:	88 23       	and	r24, r24
    337c:	39 f7       	brne	.-50     	; 0x334c <HCLCD_VidWriteString_4Bits+0x14>
	{
		HCLCD_VidWriteChar_4Bits(PCopy_u8String[Loc_u8Count]);
		Loc_u8Count++;
	}
}
    337e:	0f 90       	pop	r0
    3380:	0f 90       	pop	r0
    3382:	0f 90       	pop	r0
    3384:	cf 91       	pop	r28
    3386:	df 91       	pop	r29
    3388:	08 95       	ret

0000338a <HCLCD_VidWriteNumber_4Bits>:
void HCLCD_VidWriteNumber_4Bits(u32 Copy_u8Number)
{
    338a:	0f 93       	push	r16
    338c:	1f 93       	push	r17
    338e:	df 93       	push	r29
    3390:	cf 93       	push	r28
    3392:	cd b7       	in	r28, 0x3d	; 61
    3394:	de b7       	in	r29, 0x3e	; 62
    3396:	60 97       	sbiw	r28, 0x10	; 16
    3398:	0f b6       	in	r0, 0x3f	; 63
    339a:	f8 94       	cli
    339c:	de bf       	out	0x3e, r29	; 62
    339e:	0f be       	out	0x3f, r0	; 63
    33a0:	cd bf       	out	0x3d, r28	; 61
    33a2:	6d 87       	std	Y+13, r22	; 0x0d
    33a4:	7e 87       	std	Y+14, r23	; 0x0e
    33a6:	8f 87       	std	Y+15, r24	; 0x0f
    33a8:	98 8b       	std	Y+16, r25	; 0x10
	u8 ARR_Digits[10];
	u8 LOC_Count=0;
    33aa:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_u8Number>0)
    33ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    33ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    33b0:	af 85       	ldd	r26, Y+15	; 0x0f
    33b2:	b8 89       	ldd	r27, Y+16	; 0x10
    33b4:	00 97       	sbiw	r24, 0x00	; 0
    33b6:	a1 05       	cpc	r26, r1
    33b8:	b1 05       	cpc	r27, r1
    33ba:	09 f4       	brne	.+2      	; 0x33be <HCLCD_VidWriteNumber_4Bits+0x34>
    33bc:	4f c0       	rjmp	.+158    	; 0x345c <HCLCD_VidWriteNumber_4Bits+0xd2>
    33be:	2d c0       	rjmp	.+90     	; 0x341a <HCLCD_VidWriteNumber_4Bits+0x90>
	{
		while(Copy_u8Number!=0)
		{
			ARR_Digits[LOC_Count]=Copy_u8Number%10;
    33c0:	8a 81       	ldd	r24, Y+2	; 0x02
    33c2:	08 2f       	mov	r16, r24
    33c4:	10 e0       	ldi	r17, 0x00	; 0
    33c6:	8d 85       	ldd	r24, Y+13	; 0x0d
    33c8:	9e 85       	ldd	r25, Y+14	; 0x0e
    33ca:	af 85       	ldd	r26, Y+15	; 0x0f
    33cc:	b8 89       	ldd	r27, Y+16	; 0x10
    33ce:	2a e0       	ldi	r18, 0x0A	; 10
    33d0:	30 e0       	ldi	r19, 0x00	; 0
    33d2:	40 e0       	ldi	r20, 0x00	; 0
    33d4:	50 e0       	ldi	r21, 0x00	; 0
    33d6:	bc 01       	movw	r22, r24
    33d8:	cd 01       	movw	r24, r26
    33da:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    33de:	dc 01       	movw	r26, r24
    33e0:	cb 01       	movw	r24, r22
    33e2:	28 2f       	mov	r18, r24
    33e4:	ce 01       	movw	r24, r28
    33e6:	03 96       	adiw	r24, 0x03	; 3
    33e8:	fc 01       	movw	r30, r24
    33ea:	e0 0f       	add	r30, r16
    33ec:	f1 1f       	adc	r31, r17
    33ee:	20 83       	st	Z, r18
			Copy_u8Number/=10;
    33f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    33f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    33f4:	af 85       	ldd	r26, Y+15	; 0x0f
    33f6:	b8 89       	ldd	r27, Y+16	; 0x10
    33f8:	2a e0       	ldi	r18, 0x0A	; 10
    33fa:	30 e0       	ldi	r19, 0x00	; 0
    33fc:	40 e0       	ldi	r20, 0x00	; 0
    33fe:	50 e0       	ldi	r21, 0x00	; 0
    3400:	bc 01       	movw	r22, r24
    3402:	cd 01       	movw	r24, r26
    3404:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    3408:	da 01       	movw	r26, r20
    340a:	c9 01       	movw	r24, r18
    340c:	8d 87       	std	Y+13, r24	; 0x0d
    340e:	9e 87       	std	Y+14, r25	; 0x0e
    3410:	af 87       	std	Y+15, r26	; 0x0f
    3412:	b8 8b       	std	Y+16, r27	; 0x10
			LOC_Count++;
    3414:	8a 81       	ldd	r24, Y+2	; 0x02
    3416:	8f 5f       	subi	r24, 0xFF	; 255
    3418:	8a 83       	std	Y+2, r24	; 0x02
{
	u8 ARR_Digits[10];
	u8 LOC_Count=0;
	if(Copy_u8Number>0)
	{
		while(Copy_u8Number!=0)
    341a:	8d 85       	ldd	r24, Y+13	; 0x0d
    341c:	9e 85       	ldd	r25, Y+14	; 0x0e
    341e:	af 85       	ldd	r26, Y+15	; 0x0f
    3420:	b8 89       	ldd	r27, Y+16	; 0x10
    3422:	00 97       	sbiw	r24, 0x00	; 0
    3424:	a1 05       	cpc	r26, r1
    3426:	b1 05       	cpc	r27, r1
    3428:	59 f6       	brne	.-106    	; 0x33c0 <HCLCD_VidWriteNumber_4Bits+0x36>
		{
			ARR_Digits[LOC_Count]=Copy_u8Number%10;
			Copy_u8Number/=10;
			LOC_Count++;
		}
		for(s8 i=LOC_Count-1;i>=0;i--)
    342a:	8a 81       	ldd	r24, Y+2	; 0x02
    342c:	81 50       	subi	r24, 0x01	; 1
    342e:	89 83       	std	Y+1, r24	; 0x01
    3430:	11 c0       	rjmp	.+34     	; 0x3454 <HCLCD_VidWriteNumber_4Bits+0xca>
		{
			HCLCD_VidWriteChar_4Bits(ARR_Digits[i]+'0');
    3432:	89 81       	ldd	r24, Y+1	; 0x01
    3434:	28 2f       	mov	r18, r24
    3436:	33 27       	eor	r19, r19
    3438:	27 fd       	sbrc	r18, 7
    343a:	30 95       	com	r19
    343c:	ce 01       	movw	r24, r28
    343e:	03 96       	adiw	r24, 0x03	; 3
    3440:	fc 01       	movw	r30, r24
    3442:	e2 0f       	add	r30, r18
    3444:	f3 1f       	adc	r31, r19
    3446:	80 81       	ld	r24, Z
    3448:	80 5d       	subi	r24, 0xD0	; 208
    344a:	0e 94 ea 18 	call	0x31d4	; 0x31d4 <HCLCD_VidWriteChar_4Bits>
		{
			ARR_Digits[LOC_Count]=Copy_u8Number%10;
			Copy_u8Number/=10;
			LOC_Count++;
		}
		for(s8 i=LOC_Count-1;i>=0;i--)
    344e:	89 81       	ldd	r24, Y+1	; 0x01
    3450:	81 50       	subi	r24, 0x01	; 1
    3452:	89 83       	std	Y+1, r24	; 0x01
    3454:	89 81       	ldd	r24, Y+1	; 0x01
    3456:	88 23       	and	r24, r24
    3458:	64 f7       	brge	.-40     	; 0x3432 <HCLCD_VidWriteNumber_4Bits+0xa8>
    345a:	03 c0       	rjmp	.+6      	; 0x3462 <HCLCD_VidWriteNumber_4Bits+0xd8>
			HCLCD_VidWriteChar_4Bits(ARR_Digits[i]+'0');
		}
	}
	else
	{
		HCLCD_VidWriteChar_8Bits('0');
    345c:	80 e3       	ldi	r24, 0x30	; 48
    345e:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	}
}
    3462:	60 96       	adiw	r28, 0x10	; 16
    3464:	0f b6       	in	r0, 0x3f	; 63
    3466:	f8 94       	cli
    3468:	de bf       	out	0x3e, r29	; 62
    346a:	0f be       	out	0x3f, r0	; 63
    346c:	cd bf       	out	0x3d, r28	; 61
    346e:	cf 91       	pop	r28
    3470:	df 91       	pop	r29
    3472:	1f 91       	pop	r17
    3474:	0f 91       	pop	r16
    3476:	08 95       	ret

00003478 <HCLCD_VidSetPosition_4BitsMode>:
void HCLCD_VidSetPosition_4BitsMode(u8 Copy_u8LineNumber , u8 Copy_u8PositionNumber)
{
    3478:	df 93       	push	r29
    347a:	cf 93       	push	r28
    347c:	00 d0       	rcall	.+0      	; 0x347e <HCLCD_VidSetPosition_4BitsMode+0x6>
    347e:	cd b7       	in	r28, 0x3d	; 61
    3480:	de b7       	in	r29, 0x3e	; 62
    3482:	89 83       	std	Y+1, r24	; 0x01
    3484:	6a 83       	std	Y+2, r22	; 0x02
	if((Copy_u8LineNumber==HCLCD_LINE1)&&((Copy_u8PositionNumber>=0)&&(Copy_u8PositionNumber<16)))
    3486:	89 81       	ldd	r24, Y+1	; 0x01
    3488:	81 30       	cpi	r24, 0x01	; 1
    348a:	41 f4       	brne	.+16     	; 0x349c <HCLCD_VidSetPosition_4BitsMode+0x24>
    348c:	8a 81       	ldd	r24, Y+2	; 0x02
    348e:	80 31       	cpi	r24, 0x10	; 16
    3490:	28 f4       	brcc	.+10     	; 0x349c <HCLCD_VidSetPosition_4BitsMode+0x24>
	{
		HCLCD_VidWriteCommand_4Bits((LINE1_OFFSET_ADDRESS+Copy_u8PositionNumber));
    3492:	8a 81       	ldd	r24, Y+2	; 0x02
    3494:	80 58       	subi	r24, 0x80	; 128
    3496:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
    349a:	0a c0       	rjmp	.+20     	; 0x34b0 <HCLCD_VidSetPosition_4BitsMode+0x38>
	}
	else if((Copy_u8LineNumber==HCLCD_LINE2)&&((Copy_u8PositionNumber>=0)&&(Copy_u8PositionNumber<16)))
    349c:	89 81       	ldd	r24, Y+1	; 0x01
    349e:	82 30       	cpi	r24, 0x02	; 2
    34a0:	39 f4       	brne	.+14     	; 0x34b0 <HCLCD_VidSetPosition_4BitsMode+0x38>
    34a2:	8a 81       	ldd	r24, Y+2	; 0x02
    34a4:	80 31       	cpi	r24, 0x10	; 16
    34a6:	20 f4       	brcc	.+8      	; 0x34b0 <HCLCD_VidSetPosition_4BitsMode+0x38>
	{
		HCLCD_VidWriteCommand_4Bits((LINE2_OFFSET_ADDRESS+Copy_u8PositionNumber));
    34a8:	8a 81       	ldd	r24, Y+2	; 0x02
    34aa:	80 54       	subi	r24, 0x40	; 64
    34ac:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <HCLCD_VidWriteCommand_4Bits>
	}
	else
	{
		/*Do Nothing*/
	}
}
    34b0:	0f 90       	pop	r0
    34b2:	0f 90       	pop	r0
    34b4:	cf 91       	pop	r28
    34b6:	df 91       	pop	r29
    34b8:	08 95       	ret

000034ba <HCLCD_VidClockSet>:
u8 Change=0;
u16 check=0;       // variable to count 1 sec delay


void HCLCD_VidClockSet(void)
{
    34ba:	df 93       	push	r29
    34bc:	cf 93       	push	r28
    34be:	cd b7       	in	r28, 0x3d	; 61
    34c0:	de b7       	in	r29, 0x3e	; 62
    34c2:	2a 97       	sbiw	r28, 0x0a	; 10
    34c4:	0f b6       	in	r0, 0x3f	; 63
    34c6:	f8 94       	cli
    34c8:	de bf       	out	0x3e, r29	; 62
    34ca:	0f be       	out	0x3f, r0	; 63
    34cc:	cd bf       	out	0x3d, r28	; 61
	u8 LOC_u8KeyValue;
	u8 ARR_u8ClockValue[6] ;
	u16 i=0;
    34ce:	1b 82       	std	Y+3, r1	; 0x03
    34d0:	1a 82       	std	Y+2, r1	; 0x02
	u8 LOC_u8Count =0;
    34d2:	19 82       	std	Y+1, r1	; 0x01
      /*clock appearance format*/
	HCLCD_VidWriteChar_8Bits('0');
    34d4:	80 e3       	ldi	r24, 0x30	; 48
    34d6:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidWriteChar_8Bits('0');
    34da:	80 e3       	ldi	r24, 0x30	; 48
    34dc:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidSetPosition(1,2);
    34e0:	81 e0       	ldi	r24, 0x01	; 1
    34e2:	62 e0       	ldi	r22, 0x02	; 2
    34e4:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
	HCLCD_VidWriteChar_8Bits(':');
    34e8:	8a e3       	ldi	r24, 0x3A	; 58
    34ea:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidWriteChar_8Bits('0');
    34ee:	80 e3       	ldi	r24, 0x30	; 48
    34f0:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidWriteChar_8Bits('0');
    34f4:	80 e3       	ldi	r24, 0x30	; 48
    34f6:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidSetPosition(1,5);
    34fa:	81 e0       	ldi	r24, 0x01	; 1
    34fc:	65 e0       	ldi	r22, 0x05	; 5
    34fe:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
	HCLCD_VidWriteChar_8Bits(':');
    3502:	8a e3       	ldi	r24, 0x3A	; 58
    3504:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidWriteChar_8Bits('0');
    3508:	80 e3       	ldi	r24, 0x30	; 48
    350a:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>
	HCLCD_VidWriteChar_8Bits('0');
    350e:	80 e3       	ldi	r24, 0x30	; 48
    3510:	0e 94 66 14 	call	0x28cc	; 0x28cc <HCLCD_VidWriteChar_8Bits>

	while(1)
	{   /*Get Char from keypad*/
		LOC_u8KeyValue = HKPD_U8GetKeyPressed();
    3514:	0e 94 85 10 	call	0x210a	; 0x210a <HKPD_U8GetKeyPressed>
    3518:	8c 83       	std	Y+4, r24	; 0x04
		if(LOC_u8KeyValue!=NOT_PRESSED)
    351a:	8c 81       	ldd	r24, Y+4	; 0x04
    351c:	8f 3f       	cpi	r24, 0xFF	; 255
    351e:	d1 f3       	breq	.-12     	; 0x3514 <HCLCD_VidClockSet+0x5a>
		{
			if(LOC_u8KeyValue=='C')
    3520:	8c 81       	ldd	r24, Y+4	; 0x04
    3522:	83 34       	cpi	r24, 0x43	; 67
    3524:	39 f4       	brne	.+14     	; 0x3534 <HCLCD_VidClockSet+0x7a>
			{
				LOC_u8Count++;
    3526:	89 81       	ldd	r24, Y+1	; 0x01
    3528:	8f 5f       	subi	r24, 0xFF	; 255
    352a:	89 83       	std	Y+1, r24	; 0x01
				if(LOC_u8Count==3)
    352c:	89 81       	ldd	r24, Y+1	; 0x01
    352e:	83 30       	cpi	r24, 0x03	; 3
    3530:	81 f0       	breq	.+32     	; 0x3552 <HCLCD_VidClockSet+0x98>
    3532:	f0 cf       	rjmp	.-32     	; 0x3514 <HCLCD_VidClockSet+0x5a>
				}

			}
			else
			{
				ARR_u8ClockValue[i]=LOC_u8KeyValue;
    3534:	2a 81       	ldd	r18, Y+2	; 0x02
    3536:	3b 81       	ldd	r19, Y+3	; 0x03
    3538:	ce 01       	movw	r24, r28
    353a:	05 96       	adiw	r24, 0x05	; 5
    353c:	fc 01       	movw	r30, r24
    353e:	e2 0f       	add	r30, r18
    3540:	f3 1f       	adc	r31, r19
    3542:	8c 81       	ldd	r24, Y+4	; 0x04
    3544:	80 83       	st	Z, r24
				i++;
    3546:	8a 81       	ldd	r24, Y+2	; 0x02
    3548:	9b 81       	ldd	r25, Y+3	; 0x03
    354a:	01 96       	adiw	r24, 0x01	; 1
    354c:	9b 83       	std	Y+3, r25	; 0x03
    354e:	8a 83       	std	Y+2, r24	; 0x02
    3550:	e1 cf       	rjmp	.-62     	; 0x3514 <HCLCD_VidClockSet+0x5a>
	}

	/*Get digit Value by subtract ASCII value of number from ASCII value of zero
	 * and then multiply tens number by 10 to become tens digit*/
	/*Get hour Value*/
	hr  = (ARR_u8ClockValue[0]- 48)*10+ARR_u8ClockValue[1]-48;
    3552:	8d 81       	ldd	r24, Y+5	; 0x05
    3554:	88 2f       	mov	r24, r24
    3556:	90 e0       	ldi	r25, 0x00	; 0
    3558:	9c 01       	movw	r18, r24
    355a:	22 0f       	add	r18, r18
    355c:	33 1f       	adc	r19, r19
    355e:	c9 01       	movw	r24, r18
    3560:	88 0f       	add	r24, r24
    3562:	99 1f       	adc	r25, r25
    3564:	88 0f       	add	r24, r24
    3566:	99 1f       	adc	r25, r25
    3568:	82 0f       	add	r24, r18
    356a:	93 1f       	adc	r25, r19
    356c:	9c 01       	movw	r18, r24
    356e:	20 5e       	subi	r18, 0xE0	; 224
    3570:	31 40       	sbci	r19, 0x01	; 1
    3572:	8e 81       	ldd	r24, Y+6	; 0x06
    3574:	88 2f       	mov	r24, r24
    3576:	90 e0       	ldi	r25, 0x00	; 0
    3578:	82 0f       	add	r24, r18
    357a:	93 1f       	adc	r25, r19
    357c:	c0 97       	sbiw	r24, 0x30	; 48
    357e:	aa 27       	eor	r26, r26
    3580:	97 fd       	sbrc	r25, 7
    3582:	a0 95       	com	r26
    3584:	ba 2f       	mov	r27, r26
    3586:	80 93 97 00 	sts	0x0097, r24
    358a:	90 93 98 00 	sts	0x0098, r25
    358e:	a0 93 99 00 	sts	0x0099, r26
    3592:	b0 93 9a 00 	sts	0x009A, r27
	/*Get minute Value*/
	min =(ARR_u8ClockValue[2]-48)*10+ARR_u8ClockValue[3]-48;
    3596:	8f 81       	ldd	r24, Y+7	; 0x07
    3598:	88 2f       	mov	r24, r24
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	9c 01       	movw	r18, r24
    359e:	22 0f       	add	r18, r18
    35a0:	33 1f       	adc	r19, r19
    35a2:	c9 01       	movw	r24, r18
    35a4:	88 0f       	add	r24, r24
    35a6:	99 1f       	adc	r25, r25
    35a8:	88 0f       	add	r24, r24
    35aa:	99 1f       	adc	r25, r25
    35ac:	82 0f       	add	r24, r18
    35ae:	93 1f       	adc	r25, r19
    35b0:	9c 01       	movw	r18, r24
    35b2:	20 5e       	subi	r18, 0xE0	; 224
    35b4:	31 40       	sbci	r19, 0x01	; 1
    35b6:	88 85       	ldd	r24, Y+8	; 0x08
    35b8:	88 2f       	mov	r24, r24
    35ba:	90 e0       	ldi	r25, 0x00	; 0
    35bc:	82 0f       	add	r24, r18
    35be:	93 1f       	adc	r25, r19
    35c0:	c0 97       	sbiw	r24, 0x30	; 48
    35c2:	aa 27       	eor	r26, r26
    35c4:	97 fd       	sbrc	r25, 7
    35c6:	a0 95       	com	r26
    35c8:	ba 2f       	mov	r27, r26
    35ca:	80 93 9b 00 	sts	0x009B, r24
    35ce:	90 93 9c 00 	sts	0x009C, r25
    35d2:	a0 93 9d 00 	sts	0x009D, r26
    35d6:	b0 93 9e 00 	sts	0x009E, r27
	/*Get second Value*/
	sec =(ARR_u8ClockValue[4]-48)*10+ARR_u8ClockValue[5]-48;
    35da:	89 85       	ldd	r24, Y+9	; 0x09
    35dc:	88 2f       	mov	r24, r24
    35de:	90 e0       	ldi	r25, 0x00	; 0
    35e0:	9c 01       	movw	r18, r24
    35e2:	22 0f       	add	r18, r18
    35e4:	33 1f       	adc	r19, r19
    35e6:	c9 01       	movw	r24, r18
    35e8:	88 0f       	add	r24, r24
    35ea:	99 1f       	adc	r25, r25
    35ec:	88 0f       	add	r24, r24
    35ee:	99 1f       	adc	r25, r25
    35f0:	82 0f       	add	r24, r18
    35f2:	93 1f       	adc	r25, r19
    35f4:	9c 01       	movw	r18, r24
    35f6:	20 5e       	subi	r18, 0xE0	; 224
    35f8:	31 40       	sbci	r19, 0x01	; 1
    35fa:	8a 85       	ldd	r24, Y+10	; 0x0a
    35fc:	88 2f       	mov	r24, r24
    35fe:	90 e0       	ldi	r25, 0x00	; 0
    3600:	82 0f       	add	r24, r18
    3602:	93 1f       	adc	r25, r19
    3604:	c0 97       	sbiw	r24, 0x30	; 48
    3606:	aa 27       	eor	r26, r26
    3608:	97 fd       	sbrc	r25, 7
    360a:	a0 95       	com	r26
    360c:	ba 2f       	mov	r27, r26
    360e:	80 93 9f 00 	sts	0x009F, r24
    3612:	90 93 a0 00 	sts	0x00A0, r25
    3616:	a0 93 a1 00 	sts	0x00A1, r26
    361a:	b0 93 a2 00 	sts	0x00A2, r27
	/*display the clock*/
	HCLCD_VidDisplayClock();
    361e:	0e 94 2a 1b 	call	0x3654	; 0x3654 <HCLCD_VidDisplayClock>



}
    3622:	2a 96       	adiw	r28, 0x0a	; 10
    3624:	0f b6       	in	r0, 0x3f	; 63
    3626:	f8 94       	cli
    3628:	de bf       	out	0x3e, r29	; 62
    362a:	0f be       	out	0x3f, r0	; 63
    362c:	cd bf       	out	0x3d, r28	; 61
    362e:	cf 91       	pop	r28
    3630:	df 91       	pop	r29
    3632:	08 95       	ret

00003634 <APP_VidTIMER1_ISR>:

/* TIMER-1 interrupt sub-routine to control the variables of clock*/
void APP_VidTIMER1_ISR(void)
{
    3634:	df 93       	push	r29
    3636:	cf 93       	push	r28
    3638:	cd b7       	in	r28, 0x3d	; 61
    363a:	de b7       	in	r29, 0x3e	; 62
	check++;
    363c:	80 91 a4 00 	lds	r24, 0x00A4
    3640:	90 91 a5 00 	lds	r25, 0x00A5
    3644:	01 96       	adiw	r24, 0x01	; 1
    3646:	90 93 a5 00 	sts	0x00A5, r25
    364a:	80 93 a4 00 	sts	0x00A4, r24
}
    364e:	cf 91       	pop	r28
    3650:	df 91       	pop	r29
    3652:	08 95       	ret

00003654 <HCLCD_VidDisplayClock>:


void HCLCD_VidDisplayClock(void)
{
    3654:	df 93       	push	r29
    3656:	cf 93       	push	r28
    3658:	cd b7       	in	r28, 0x3d	; 61
    365a:	de b7       	in	r29, 0x3e	; 62


	// HOURS
	if(hr < 10)
    365c:	80 91 97 00 	lds	r24, 0x0097
    3660:	90 91 98 00 	lds	r25, 0x0098
    3664:	a0 91 99 00 	lds	r26, 0x0099
    3668:	b0 91 9a 00 	lds	r27, 0x009A
    366c:	8a 30       	cpi	r24, 0x0A	; 10
    366e:	91 05       	cpc	r25, r1
    3670:	a1 05       	cpc	r26, r1
    3672:	b1 05       	cpc	r27, r1
    3674:	a8 f5       	brcc	.+106    	; 0x36e0 <HCLCD_VidDisplayClock+0x8c>
	{
		HCLCD_VidSetPosition(1,0);
    3676:	81 e0       	ldi	r24, 0x01	; 1
    3678:	60 e0       	ldi	r22, 0x00	; 0
    367a:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(hr/10);
    367e:	80 91 97 00 	lds	r24, 0x0097
    3682:	90 91 98 00 	lds	r25, 0x0098
    3686:	a0 91 99 00 	lds	r26, 0x0099
    368a:	b0 91 9a 00 	lds	r27, 0x009A
    368e:	2a e0       	ldi	r18, 0x0A	; 10
    3690:	30 e0       	ldi	r19, 0x00	; 0
    3692:	40 e0       	ldi	r20, 0x00	; 0
    3694:	50 e0       	ldi	r21, 0x00	; 0
    3696:	bc 01       	movw	r22, r24
    3698:	cd 01       	movw	r24, r26
    369a:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    369e:	da 01       	movw	r26, r20
    36a0:	c9 01       	movw	r24, r18
    36a2:	bc 01       	movw	r22, r24
    36a4:	cd 01       	movw	r24, r26
    36a6:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>
		HCLCD_VidSetPosition(1,1);
    36aa:	81 e0       	ldi	r24, 0x01	; 1
    36ac:	61 e0       	ldi	r22, 0x01	; 1
    36ae:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(hr%10);
    36b2:	80 91 97 00 	lds	r24, 0x0097
    36b6:	90 91 98 00 	lds	r25, 0x0098
    36ba:	a0 91 99 00 	lds	r26, 0x0099
    36be:	b0 91 9a 00 	lds	r27, 0x009A
    36c2:	2a e0       	ldi	r18, 0x0A	; 10
    36c4:	30 e0       	ldi	r19, 0x00	; 0
    36c6:	40 e0       	ldi	r20, 0x00	; 0
    36c8:	50 e0       	ldi	r21, 0x00	; 0
    36ca:	bc 01       	movw	r22, r24
    36cc:	cd 01       	movw	r24, r26
    36ce:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    36d2:	dc 01       	movw	r26, r24
    36d4:	cb 01       	movw	r24, r22
    36d6:	bc 01       	movw	r22, r24
    36d8:	cd 01       	movw	r24, r26
    36da:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>
    36de:	10 c0       	rjmp	.+32     	; 0x3700 <HCLCD_VidDisplayClock+0xac>

	}
	else
	{
		HCLCD_VidSetPosition(1,0);
    36e0:	81 e0       	ldi	r24, 0x01	; 1
    36e2:	60 e0       	ldi	r22, 0x00	; 0
    36e4:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(hr);
    36e8:	80 91 97 00 	lds	r24, 0x0097
    36ec:	90 91 98 00 	lds	r25, 0x0098
    36f0:	a0 91 99 00 	lds	r26, 0x0099
    36f4:	b0 91 9a 00 	lds	r27, 0x009A
    36f8:	bc 01       	movw	r22, r24
    36fa:	cd 01       	movw	r24, r26
    36fc:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>

	}

	// MINUTES
	if(min < 10)
    3700:	80 91 9b 00 	lds	r24, 0x009B
    3704:	90 91 9c 00 	lds	r25, 0x009C
    3708:	a0 91 9d 00 	lds	r26, 0x009D
    370c:	b0 91 9e 00 	lds	r27, 0x009E
    3710:	8a 30       	cpi	r24, 0x0A	; 10
    3712:	91 05       	cpc	r25, r1
    3714:	a1 05       	cpc	r26, r1
    3716:	b1 05       	cpc	r27, r1
    3718:	a8 f5       	brcc	.+106    	; 0x3784 <HCLCD_VidDisplayClock+0x130>
	{
		HCLCD_VidSetPosition(1,3);
    371a:	81 e0       	ldi	r24, 0x01	; 1
    371c:	63 e0       	ldi	r22, 0x03	; 3
    371e:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(min/10);
    3722:	80 91 9b 00 	lds	r24, 0x009B
    3726:	90 91 9c 00 	lds	r25, 0x009C
    372a:	a0 91 9d 00 	lds	r26, 0x009D
    372e:	b0 91 9e 00 	lds	r27, 0x009E
    3732:	2a e0       	ldi	r18, 0x0A	; 10
    3734:	30 e0       	ldi	r19, 0x00	; 0
    3736:	40 e0       	ldi	r20, 0x00	; 0
    3738:	50 e0       	ldi	r21, 0x00	; 0
    373a:	bc 01       	movw	r22, r24
    373c:	cd 01       	movw	r24, r26
    373e:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    3742:	da 01       	movw	r26, r20
    3744:	c9 01       	movw	r24, r18
    3746:	bc 01       	movw	r22, r24
    3748:	cd 01       	movw	r24, r26
    374a:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>
		HCLCD_VidSetPosition(1,4);
    374e:	81 e0       	ldi	r24, 0x01	; 1
    3750:	64 e0       	ldi	r22, 0x04	; 4
    3752:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(min%10);
    3756:	80 91 9b 00 	lds	r24, 0x009B
    375a:	90 91 9c 00 	lds	r25, 0x009C
    375e:	a0 91 9d 00 	lds	r26, 0x009D
    3762:	b0 91 9e 00 	lds	r27, 0x009E
    3766:	2a e0       	ldi	r18, 0x0A	; 10
    3768:	30 e0       	ldi	r19, 0x00	; 0
    376a:	40 e0       	ldi	r20, 0x00	; 0
    376c:	50 e0       	ldi	r21, 0x00	; 0
    376e:	bc 01       	movw	r22, r24
    3770:	cd 01       	movw	r24, r26
    3772:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    3776:	dc 01       	movw	r26, r24
    3778:	cb 01       	movw	r24, r22
    377a:	bc 01       	movw	r22, r24
    377c:	cd 01       	movw	r24, r26
    377e:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>
    3782:	10 c0       	rjmp	.+32     	; 0x37a4 <HCLCD_VidDisplayClock+0x150>

	}
	else
	{
		HCLCD_VidSetPosition(1,3);
    3784:	81 e0       	ldi	r24, 0x01	; 1
    3786:	63 e0       	ldi	r22, 0x03	; 3
    3788:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(min);
    378c:	80 91 9b 00 	lds	r24, 0x009B
    3790:	90 91 9c 00 	lds	r25, 0x009C
    3794:	a0 91 9d 00 	lds	r26, 0x009D
    3798:	b0 91 9e 00 	lds	r27, 0x009E
    379c:	bc 01       	movw	r22, r24
    379e:	cd 01       	movw	r24, r26
    37a0:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>

	}

	// SECONDS
	if(sec < 10)
    37a4:	80 91 9f 00 	lds	r24, 0x009F
    37a8:	90 91 a0 00 	lds	r25, 0x00A0
    37ac:	a0 91 a1 00 	lds	r26, 0x00A1
    37b0:	b0 91 a2 00 	lds	r27, 0x00A2
    37b4:	8a 30       	cpi	r24, 0x0A	; 10
    37b6:	91 05       	cpc	r25, r1
    37b8:	a1 05       	cpc	r26, r1
    37ba:	b1 05       	cpc	r27, r1
    37bc:	a8 f5       	brcc	.+106    	; 0x3828 <HCLCD_VidDisplayClock+0x1d4>
	{
		HCLCD_VidSetPosition(1,6);
    37be:	81 e0       	ldi	r24, 0x01	; 1
    37c0:	66 e0       	ldi	r22, 0x06	; 6
    37c2:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(sec/10);
    37c6:	80 91 9f 00 	lds	r24, 0x009F
    37ca:	90 91 a0 00 	lds	r25, 0x00A0
    37ce:	a0 91 a1 00 	lds	r26, 0x00A1
    37d2:	b0 91 a2 00 	lds	r27, 0x00A2
    37d6:	2a e0       	ldi	r18, 0x0A	; 10
    37d8:	30 e0       	ldi	r19, 0x00	; 0
    37da:	40 e0       	ldi	r20, 0x00	; 0
    37dc:	50 e0       	ldi	r21, 0x00	; 0
    37de:	bc 01       	movw	r22, r24
    37e0:	cd 01       	movw	r24, r26
    37e2:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    37e6:	da 01       	movw	r26, r20
    37e8:	c9 01       	movw	r24, r18
    37ea:	bc 01       	movw	r22, r24
    37ec:	cd 01       	movw	r24, r26
    37ee:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>
		HCLCD_VidSetPosition(1,7);
    37f2:	81 e0       	ldi	r24, 0x01	; 1
    37f4:	67 e0       	ldi	r22, 0x07	; 7
    37f6:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(sec%10);
    37fa:	80 91 9f 00 	lds	r24, 0x009F
    37fe:	90 91 a0 00 	lds	r25, 0x00A0
    3802:	a0 91 a1 00 	lds	r26, 0x00A1
    3806:	b0 91 a2 00 	lds	r27, 0x00A2
    380a:	2a e0       	ldi	r18, 0x0A	; 10
    380c:	30 e0       	ldi	r19, 0x00	; 0
    380e:	40 e0       	ldi	r20, 0x00	; 0
    3810:	50 e0       	ldi	r21, 0x00	; 0
    3812:	bc 01       	movw	r22, r24
    3814:	cd 01       	movw	r24, r26
    3816:	0e 94 75 1d 	call	0x3aea	; 0x3aea <__udivmodsi4>
    381a:	dc 01       	movw	r26, r24
    381c:	cb 01       	movw	r24, r22
    381e:	bc 01       	movw	r22, r24
    3820:	cd 01       	movw	r24, r26
    3822:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>
    3826:	10 c0       	rjmp	.+32     	; 0x3848 <HCLCD_VidDisplayClock+0x1f4>

	}
	else
	{
		HCLCD_VidSetPosition(1,6);
    3828:	81 e0       	ldi	r24, 0x01	; 1
    382a:	66 e0       	ldi	r22, 0x06	; 6
    382c:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <HCLCD_VidSetPosition>
		HCLCD_VidWriteNumber_8Bits(sec);
    3830:	80 91 9f 00 	lds	r24, 0x009F
    3834:	90 91 a0 00 	lds	r25, 0x00A0
    3838:	a0 91 a1 00 	lds	r26, 0x00A1
    383c:	b0 91 a2 00 	lds	r27, 0x00A2
    3840:	bc 01       	movw	r22, r24
    3842:	cd 01       	movw	r24, r26
    3844:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <HCLCD_VidWriteNumber_8Bits>

	}


}
    3848:	cf 91       	pop	r28
    384a:	df 91       	pop	r29
    384c:	08 95       	ret

0000384e <main>:


int main(void)
{
    384e:	df 93       	push	r29
    3850:	cf 93       	push	r28
    3852:	cd b7       	in	r28, 0x3d	; 61
    3854:	de b7       	in	r29, 0x3e	; 62
    3856:	2e 97       	sbiw	r28, 0x0e	; 14
    3858:	0f b6       	in	r0, 0x3f	; 63
    385a:	f8 94       	cli
    385c:	de bf       	out	0x3e, r29	; 62
    385e:	0f be       	out	0x3f, r0	; 63
    3860:	cd bf       	out	0x3d, r28	; 61
	/* CLCD Initialization */
	HCLCD_Vid8Bits_Init();
    3862:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <HCLCD_Vid8Bits_Init>
	/* KPD Initialization */
	HKPD_VidInit();
    3866:	0e 94 2e 10 	call	0x205c	; 0x205c <HKPD_VidInit>
	/* Send SET THE CLOCK message to ClCD */
	HCLCD_VidWriteString_8Bits("SET THE CLOCK:");
    386a:	80 e6       	ldi	r24, 0x60	; 96
    386c:	90 e0       	ldi	r25, 0x00	; 0
    386e:	0e 94 7b 15 	call	0x2af6	; 0x2af6 <HCLCD_VidWriteString_8Bits>
    3872:	80 e0       	ldi	r24, 0x00	; 0
    3874:	90 e0       	ldi	r25, 0x00	; 0
    3876:	aa e7       	ldi	r26, 0x7A	; 122
    3878:	b4 e4       	ldi	r27, 0x44	; 68
    387a:	8b 87       	std	Y+11, r24	; 0x0b
    387c:	9c 87       	std	Y+12, r25	; 0x0c
    387e:	ad 87       	std	Y+13, r26	; 0x0d
    3880:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3882:	6b 85       	ldd	r22, Y+11	; 0x0b
    3884:	7c 85       	ldd	r23, Y+12	; 0x0c
    3886:	8d 85       	ldd	r24, Y+13	; 0x0d
    3888:	9e 85       	ldd	r25, Y+14	; 0x0e
    388a:	20 e0       	ldi	r18, 0x00	; 0
    388c:	30 e0       	ldi	r19, 0x00	; 0
    388e:	4a e7       	ldi	r20, 0x7A	; 122
    3890:	53 e4       	ldi	r21, 0x43	; 67
    3892:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3896:	dc 01       	movw	r26, r24
    3898:	cb 01       	movw	r24, r22
    389a:	8f 83       	std	Y+7, r24	; 0x07
    389c:	98 87       	std	Y+8, r25	; 0x08
    389e:	a9 87       	std	Y+9, r26	; 0x09
    38a0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    38a2:	6f 81       	ldd	r22, Y+7	; 0x07
    38a4:	78 85       	ldd	r23, Y+8	; 0x08
    38a6:	89 85       	ldd	r24, Y+9	; 0x09
    38a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    38aa:	20 e0       	ldi	r18, 0x00	; 0
    38ac:	30 e0       	ldi	r19, 0x00	; 0
    38ae:	40 e8       	ldi	r20, 0x80	; 128
    38b0:	5f e3       	ldi	r21, 0x3F	; 63
    38b2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    38b6:	88 23       	and	r24, r24
    38b8:	2c f4       	brge	.+10     	; 0x38c4 <main+0x76>
		__ticks = 1;
    38ba:	81 e0       	ldi	r24, 0x01	; 1
    38bc:	90 e0       	ldi	r25, 0x00	; 0
    38be:	9e 83       	std	Y+6, r25	; 0x06
    38c0:	8d 83       	std	Y+5, r24	; 0x05
    38c2:	3f c0       	rjmp	.+126    	; 0x3942 <main+0xf4>
	else if (__tmp > 65535)
    38c4:	6f 81       	ldd	r22, Y+7	; 0x07
    38c6:	78 85       	ldd	r23, Y+8	; 0x08
    38c8:	89 85       	ldd	r24, Y+9	; 0x09
    38ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    38cc:	20 e0       	ldi	r18, 0x00	; 0
    38ce:	3f ef       	ldi	r19, 0xFF	; 255
    38d0:	4f e7       	ldi	r20, 0x7F	; 127
    38d2:	57 e4       	ldi	r21, 0x47	; 71
    38d4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    38d8:	18 16       	cp	r1, r24
    38da:	4c f5       	brge	.+82     	; 0x392e <main+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38dc:	6b 85       	ldd	r22, Y+11	; 0x0b
    38de:	7c 85       	ldd	r23, Y+12	; 0x0c
    38e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    38e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    38e4:	20 e0       	ldi	r18, 0x00	; 0
    38e6:	30 e0       	ldi	r19, 0x00	; 0
    38e8:	40 e2       	ldi	r20, 0x20	; 32
    38ea:	51 e4       	ldi	r21, 0x41	; 65
    38ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38f0:	dc 01       	movw	r26, r24
    38f2:	cb 01       	movw	r24, r22
    38f4:	bc 01       	movw	r22, r24
    38f6:	cd 01       	movw	r24, r26
    38f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38fc:	dc 01       	movw	r26, r24
    38fe:	cb 01       	movw	r24, r22
    3900:	9e 83       	std	Y+6, r25	; 0x06
    3902:	8d 83       	std	Y+5, r24	; 0x05
    3904:	0f c0       	rjmp	.+30     	; 0x3924 <main+0xd6>
    3906:	89 e1       	ldi	r24, 0x19	; 25
    3908:	90 e0       	ldi	r25, 0x00	; 0
    390a:	9c 83       	std	Y+4, r25	; 0x04
    390c:	8b 83       	std	Y+3, r24	; 0x03
    390e:	8b 81       	ldd	r24, Y+3	; 0x03
    3910:	9c 81       	ldd	r25, Y+4	; 0x04
    3912:	01 97       	sbiw	r24, 0x01	; 1
    3914:	f1 f7       	brne	.-4      	; 0x3912 <main+0xc4>
    3916:	9c 83       	std	Y+4, r25	; 0x04
    3918:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    391a:	8d 81       	ldd	r24, Y+5	; 0x05
    391c:	9e 81       	ldd	r25, Y+6	; 0x06
    391e:	01 97       	sbiw	r24, 0x01	; 1
    3920:	9e 83       	std	Y+6, r25	; 0x06
    3922:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3924:	8d 81       	ldd	r24, Y+5	; 0x05
    3926:	9e 81       	ldd	r25, Y+6	; 0x06
    3928:	00 97       	sbiw	r24, 0x00	; 0
    392a:	69 f7       	brne	.-38     	; 0x3906 <main+0xb8>
    392c:	14 c0       	rjmp	.+40     	; 0x3956 <main+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    392e:	6f 81       	ldd	r22, Y+7	; 0x07
    3930:	78 85       	ldd	r23, Y+8	; 0x08
    3932:	89 85       	ldd	r24, Y+9	; 0x09
    3934:	9a 85       	ldd	r25, Y+10	; 0x0a
    3936:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    393a:	dc 01       	movw	r26, r24
    393c:	cb 01       	movw	r24, r22
    393e:	9e 83       	std	Y+6, r25	; 0x06
    3940:	8d 83       	std	Y+5, r24	; 0x05
    3942:	8d 81       	ldd	r24, Y+5	; 0x05
    3944:	9e 81       	ldd	r25, Y+6	; 0x06
    3946:	9a 83       	std	Y+2, r25	; 0x02
    3948:	89 83       	std	Y+1, r24	; 0x01
    394a:	89 81       	ldd	r24, Y+1	; 0x01
    394c:	9a 81       	ldd	r25, Y+2	; 0x02
    394e:	01 97       	sbiw	r24, 0x01	; 1
    3950:	f1 f7       	brne	.-4      	; 0x394e <main+0x100>
    3952:	9a 83       	std	Y+2, r25	; 0x02
    3954:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1000);
	/* Clear the screen */
	HCLCD_VidWriteCommand_8Bits(DISPLAY_CLEAR);
    3956:	81 e0       	ldi	r24, 0x01	; 1
    3958:	0e 94 57 11 	call	0x22ae	; 0x22ae <HCLCD_VidWriteCommand_8Bits>
	/* please enter first hour and then press clear button
	 * next enter minutes and then press clear button
	 * at last  enter seconds and finally press clear button
	 */
	HCLCD_VidClockSet();
    395c:	0e 94 5d 1a 	call	0x34ba	; 0x34ba <HCLCD_VidClockSet>
	/*Execute interrupt function*/
	TIMER1_VidCTC_SetCallBack(APP_VidTIMER1_ISR);
    3960:	8a e1       	ldi	r24, 0x1A	; 26
    3962:	9b e1       	ldi	r25, 0x1B	; 27
    3964:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <TIMER1_VidCTC_SetCallBack>
	/*Timer1 initialization */
	TIMER1_VidInit();
    3968:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <TIMER1_VidInit>
	/*Set The Value of OCR1A----->1000*/
	TIMER1_VidSetCTCValueCHA(0x03E8);
    396c:	88 ee       	ldi	r24, 0xE8	; 232
    396e:	93 e0       	ldi	r25, 0x03	; 3
    3970:	0e 94 e5 06 	call	0xdca	; 0xdca <TIMER1_VidSetCTCValueCHA>

	/*enable GIE Enable*/
	MGIE_VidEnable();
    3974:	0e 94 b3 09 	call	0x1366	; 0x1366 <MGIE_VidEnable>


	/* Super Loop*/
	while(1)
	{
		if(check>=1000)
    3978:	80 91 a4 00 	lds	r24, 0x00A4
    397c:	90 91 a5 00 	lds	r25, 0x00A5
    3980:	23 e0       	ldi	r18, 0x03	; 3
    3982:	88 3e       	cpi	r24, 0xE8	; 232
    3984:	92 07       	cpc	r25, r18
    3986:	d0 f0       	brcs	.+52     	; 0x39bc <main+0x16e>
		{
			check=0;
    3988:	10 92 a5 00 	sts	0x00A5, r1
    398c:	10 92 a4 00 	sts	0x00A4, r1
			sec++;
    3990:	80 91 9f 00 	lds	r24, 0x009F
    3994:	90 91 a0 00 	lds	r25, 0x00A0
    3998:	a0 91 a1 00 	lds	r26, 0x00A1
    399c:	b0 91 a2 00 	lds	r27, 0x00A2
    39a0:	01 96       	adiw	r24, 0x01	; 1
    39a2:	a1 1d       	adc	r26, r1
    39a4:	b1 1d       	adc	r27, r1
    39a6:	80 93 9f 00 	sts	0x009F, r24
    39aa:	90 93 a0 00 	sts	0x00A0, r25
    39ae:	a0 93 a1 00 	sts	0x00A1, r26
    39b2:	b0 93 a2 00 	sts	0x00A2, r27
			Change=1;
    39b6:	81 e0       	ldi	r24, 0x01	; 1
    39b8:	80 93 a3 00 	sts	0x00A3, r24
		}

		if(sec>59)
    39bc:	80 91 9f 00 	lds	r24, 0x009F
    39c0:	90 91 a0 00 	lds	r25, 0x00A0
    39c4:	a0 91 a1 00 	lds	r26, 0x00A1
    39c8:	b0 91 a2 00 	lds	r27, 0x00A2
    39cc:	8c 33       	cpi	r24, 0x3C	; 60
    39ce:	91 05       	cpc	r25, r1
    39d0:	a1 05       	cpc	r26, r1
    39d2:	b1 05       	cpc	r27, r1
    39d4:	f0 f0       	brcs	.+60     	; 0x3a12 <main+0x1c4>
		{
			sec=0;
    39d6:	10 92 9f 00 	sts	0x009F, r1
    39da:	10 92 a0 00 	sts	0x00A0, r1
    39de:	10 92 a1 00 	sts	0x00A1, r1
    39e2:	10 92 a2 00 	sts	0x00A2, r1
			min++;
    39e6:	80 91 9b 00 	lds	r24, 0x009B
    39ea:	90 91 9c 00 	lds	r25, 0x009C
    39ee:	a0 91 9d 00 	lds	r26, 0x009D
    39f2:	b0 91 9e 00 	lds	r27, 0x009E
    39f6:	01 96       	adiw	r24, 0x01	; 1
    39f8:	a1 1d       	adc	r26, r1
    39fa:	b1 1d       	adc	r27, r1
    39fc:	80 93 9b 00 	sts	0x009B, r24
    3a00:	90 93 9c 00 	sts	0x009C, r25
    3a04:	a0 93 9d 00 	sts	0x009D, r26
    3a08:	b0 93 9e 00 	sts	0x009E, r27
			Change=1;
    3a0c:	81 e0       	ldi	r24, 0x01	; 1
    3a0e:	80 93 a3 00 	sts	0x00A3, r24

		}

		if(min>59)
    3a12:	80 91 9b 00 	lds	r24, 0x009B
    3a16:	90 91 9c 00 	lds	r25, 0x009C
    3a1a:	a0 91 9d 00 	lds	r26, 0x009D
    3a1e:	b0 91 9e 00 	lds	r27, 0x009E
    3a22:	8c 33       	cpi	r24, 0x3C	; 60
    3a24:	91 05       	cpc	r25, r1
    3a26:	a1 05       	cpc	r26, r1
    3a28:	b1 05       	cpc	r27, r1
    3a2a:	f0 f0       	brcs	.+60     	; 0x3a68 <main+0x21a>
		{
			min=0;
    3a2c:	10 92 9b 00 	sts	0x009B, r1
    3a30:	10 92 9c 00 	sts	0x009C, r1
    3a34:	10 92 9d 00 	sts	0x009D, r1
    3a38:	10 92 9e 00 	sts	0x009E, r1
			hr++;
    3a3c:	80 91 97 00 	lds	r24, 0x0097
    3a40:	90 91 98 00 	lds	r25, 0x0098
    3a44:	a0 91 99 00 	lds	r26, 0x0099
    3a48:	b0 91 9a 00 	lds	r27, 0x009A
    3a4c:	01 96       	adiw	r24, 0x01	; 1
    3a4e:	a1 1d       	adc	r26, r1
    3a50:	b1 1d       	adc	r27, r1
    3a52:	80 93 97 00 	sts	0x0097, r24
    3a56:	90 93 98 00 	sts	0x0098, r25
    3a5a:	a0 93 99 00 	sts	0x0099, r26
    3a5e:	b0 93 9a 00 	sts	0x009A, r27
			Change=1;
    3a62:	81 e0       	ldi	r24, 0x01	; 1
    3a64:	80 93 a3 00 	sts	0x00A3, r24

		}

		if (hr==24)
    3a68:	80 91 97 00 	lds	r24, 0x0097
    3a6c:	90 91 98 00 	lds	r25, 0x0098
    3a70:	a0 91 99 00 	lds	r26, 0x0099
    3a74:	b0 91 9a 00 	lds	r27, 0x009A
    3a78:	88 31       	cpi	r24, 0x18	; 24
    3a7a:	91 05       	cpc	r25, r1
    3a7c:	a1 05       	cpc	r26, r1
    3a7e:	b1 05       	cpc	r27, r1
    3a80:	59 f4       	brne	.+22     	; 0x3a98 <main+0x24a>
		{
			hr=0;
    3a82:	10 92 97 00 	sts	0x0097, r1
    3a86:	10 92 98 00 	sts	0x0098, r1
    3a8a:	10 92 99 00 	sts	0x0099, r1
    3a8e:	10 92 9a 00 	sts	0x009A, r1
			Change=1;
    3a92:	81 e0       	ldi	r24, 0x01	; 1
    3a94:	80 93 a3 00 	sts	0x00A3, r24

		}
		/* if any change occur display it on LCD*/
		if(Change)
    3a98:	80 91 a3 00 	lds	r24, 0x00A3
    3a9c:	88 23       	and	r24, r24
    3a9e:	09 f4       	brne	.+2      	; 0x3aa2 <main+0x254>
    3aa0:	6b cf       	rjmp	.-298    	; 0x3978 <main+0x12a>
		{
			Change=0;
    3aa2:	10 92 a3 00 	sts	0x00A3, r1
			HCLCD_VidDisplayClock();
    3aa6:	0e 94 2a 1b 	call	0x3654	; 0x3654 <HCLCD_VidDisplayClock>
    3aaa:	66 cf       	rjmp	.-308    	; 0x3978 <main+0x12a>

00003aac <__mulsi3>:
    3aac:	62 9f       	mul	r22, r18
    3aae:	d0 01       	movw	r26, r0
    3ab0:	73 9f       	mul	r23, r19
    3ab2:	f0 01       	movw	r30, r0
    3ab4:	82 9f       	mul	r24, r18
    3ab6:	e0 0d       	add	r30, r0
    3ab8:	f1 1d       	adc	r31, r1
    3aba:	64 9f       	mul	r22, r20
    3abc:	e0 0d       	add	r30, r0
    3abe:	f1 1d       	adc	r31, r1
    3ac0:	92 9f       	mul	r25, r18
    3ac2:	f0 0d       	add	r31, r0
    3ac4:	83 9f       	mul	r24, r19
    3ac6:	f0 0d       	add	r31, r0
    3ac8:	74 9f       	mul	r23, r20
    3aca:	f0 0d       	add	r31, r0
    3acc:	65 9f       	mul	r22, r21
    3ace:	f0 0d       	add	r31, r0
    3ad0:	99 27       	eor	r25, r25
    3ad2:	72 9f       	mul	r23, r18
    3ad4:	b0 0d       	add	r27, r0
    3ad6:	e1 1d       	adc	r30, r1
    3ad8:	f9 1f       	adc	r31, r25
    3ada:	63 9f       	mul	r22, r19
    3adc:	b0 0d       	add	r27, r0
    3ade:	e1 1d       	adc	r30, r1
    3ae0:	f9 1f       	adc	r31, r25
    3ae2:	bd 01       	movw	r22, r26
    3ae4:	cf 01       	movw	r24, r30
    3ae6:	11 24       	eor	r1, r1
    3ae8:	08 95       	ret

00003aea <__udivmodsi4>:
    3aea:	a1 e2       	ldi	r26, 0x21	; 33
    3aec:	1a 2e       	mov	r1, r26
    3aee:	aa 1b       	sub	r26, r26
    3af0:	bb 1b       	sub	r27, r27
    3af2:	fd 01       	movw	r30, r26
    3af4:	0d c0       	rjmp	.+26     	; 0x3b10 <__udivmodsi4_ep>

00003af6 <__udivmodsi4_loop>:
    3af6:	aa 1f       	adc	r26, r26
    3af8:	bb 1f       	adc	r27, r27
    3afa:	ee 1f       	adc	r30, r30
    3afc:	ff 1f       	adc	r31, r31
    3afe:	a2 17       	cp	r26, r18
    3b00:	b3 07       	cpc	r27, r19
    3b02:	e4 07       	cpc	r30, r20
    3b04:	f5 07       	cpc	r31, r21
    3b06:	20 f0       	brcs	.+8      	; 0x3b10 <__udivmodsi4_ep>
    3b08:	a2 1b       	sub	r26, r18
    3b0a:	b3 0b       	sbc	r27, r19
    3b0c:	e4 0b       	sbc	r30, r20
    3b0e:	f5 0b       	sbc	r31, r21

00003b10 <__udivmodsi4_ep>:
    3b10:	66 1f       	adc	r22, r22
    3b12:	77 1f       	adc	r23, r23
    3b14:	88 1f       	adc	r24, r24
    3b16:	99 1f       	adc	r25, r25
    3b18:	1a 94       	dec	r1
    3b1a:	69 f7       	brne	.-38     	; 0x3af6 <__udivmodsi4_loop>
    3b1c:	60 95       	com	r22
    3b1e:	70 95       	com	r23
    3b20:	80 95       	com	r24
    3b22:	90 95       	com	r25
    3b24:	9b 01       	movw	r18, r22
    3b26:	ac 01       	movw	r20, r24
    3b28:	bd 01       	movw	r22, r26
    3b2a:	cf 01       	movw	r24, r30
    3b2c:	08 95       	ret

00003b2e <__prologue_saves__>:
    3b2e:	2f 92       	push	r2
    3b30:	3f 92       	push	r3
    3b32:	4f 92       	push	r4
    3b34:	5f 92       	push	r5
    3b36:	6f 92       	push	r6
    3b38:	7f 92       	push	r7
    3b3a:	8f 92       	push	r8
    3b3c:	9f 92       	push	r9
    3b3e:	af 92       	push	r10
    3b40:	bf 92       	push	r11
    3b42:	cf 92       	push	r12
    3b44:	df 92       	push	r13
    3b46:	ef 92       	push	r14
    3b48:	ff 92       	push	r15
    3b4a:	0f 93       	push	r16
    3b4c:	1f 93       	push	r17
    3b4e:	cf 93       	push	r28
    3b50:	df 93       	push	r29
    3b52:	cd b7       	in	r28, 0x3d	; 61
    3b54:	de b7       	in	r29, 0x3e	; 62
    3b56:	ca 1b       	sub	r28, r26
    3b58:	db 0b       	sbc	r29, r27
    3b5a:	0f b6       	in	r0, 0x3f	; 63
    3b5c:	f8 94       	cli
    3b5e:	de bf       	out	0x3e, r29	; 62
    3b60:	0f be       	out	0x3f, r0	; 63
    3b62:	cd bf       	out	0x3d, r28	; 61
    3b64:	09 94       	ijmp

00003b66 <__epilogue_restores__>:
    3b66:	2a 88       	ldd	r2, Y+18	; 0x12
    3b68:	39 88       	ldd	r3, Y+17	; 0x11
    3b6a:	48 88       	ldd	r4, Y+16	; 0x10
    3b6c:	5f 84       	ldd	r5, Y+15	; 0x0f
    3b6e:	6e 84       	ldd	r6, Y+14	; 0x0e
    3b70:	7d 84       	ldd	r7, Y+13	; 0x0d
    3b72:	8c 84       	ldd	r8, Y+12	; 0x0c
    3b74:	9b 84       	ldd	r9, Y+11	; 0x0b
    3b76:	aa 84       	ldd	r10, Y+10	; 0x0a
    3b78:	b9 84       	ldd	r11, Y+9	; 0x09
    3b7a:	c8 84       	ldd	r12, Y+8	; 0x08
    3b7c:	df 80       	ldd	r13, Y+7	; 0x07
    3b7e:	ee 80       	ldd	r14, Y+6	; 0x06
    3b80:	fd 80       	ldd	r15, Y+5	; 0x05
    3b82:	0c 81       	ldd	r16, Y+4	; 0x04
    3b84:	1b 81       	ldd	r17, Y+3	; 0x03
    3b86:	aa 81       	ldd	r26, Y+2	; 0x02
    3b88:	b9 81       	ldd	r27, Y+1	; 0x01
    3b8a:	ce 0f       	add	r28, r30
    3b8c:	d1 1d       	adc	r29, r1
    3b8e:	0f b6       	in	r0, 0x3f	; 63
    3b90:	f8 94       	cli
    3b92:	de bf       	out	0x3e, r29	; 62
    3b94:	0f be       	out	0x3f, r0	; 63
    3b96:	cd bf       	out	0x3d, r28	; 61
    3b98:	ed 01       	movw	r28, r26
    3b9a:	08 95       	ret

00003b9c <_exit>:
    3b9c:	f8 94       	cli

00003b9e <__stop_program>:
    3b9e:	ff cf       	rjmp	.-2      	; 0x3b9e <__stop_program>
