# ðŸ“˜ `integer`, `real`, and `reg`

---

## ðŸ”¹ 1. `integer` Variables

### âœ… Definition:

* Stores **signed integer** values.
* Default size is **32 bits** (may vary by simulator).
* Used **only in procedural blocks** (`initial`, `always`).
* Not synthesizable (simulation-only).

### âœ… Syntax:

```verilog
integer counter;
```

### âœ… Example:

```verilog
integer i;
initial begin
  for (i = 0; i < 10; i = i + 1)
    $display("i = %d", i);
end
```

### âœ… Use Cases:

* Loop counters
* Temporary variables in simulations
* Returning integer values from functions

---

## ðŸ”¹ 2. `real` Variables

### âœ… Definition:

* Stores **floating-point** (decimal) numbers.
* Typically **64-bit** precision.
* **Not synthesizable** â€“ simulation-only.

### âœ… Syntax:

```verilog
real voltage, current;
```

### âœ… Example:

```verilog
real power;
initial begin
  power = 3.3 * 0.02;
  $display("Power = %f", power);
end
```

### âœ… Use Cases:

* Analog/digital modeling
* DSP simulation
* Physics-based calculations (e.g., temperature, voltage)

---

## ðŸ”¹ 3. `reg` Variables

### âœ… Definition:

* Stores **binary data** (0, 1, x, z).
* Can be sized explicitly (`reg [7:0]`).
* **Synthesizable** â€“ used in hardware design.

### âœ… Syntax:

```verilog
reg [7:0] data;
```

### âœ… Use Cases:

* Registers and storage elements in digital design
* Control signals
* Sequential logic

---

## ðŸ”¸ 4. Summary Table

| Feature          | `reg`            | `integer`          | `real`            |
| ---------------- | ---------------- | ------------------ | ----------------- |
| Type             | Binary (0/1/x/z) | Signed Integer     | Floating-Point    |
| Bit-width        | User-defined     | 32-bit (default)   | 64-bit (typical)  |
| Synthesizable?   | âœ… Yes            | âŒ No               | âŒ No              |
| Procedural Only? | âœ… Yes            | âœ… Yes              | âœ… Yes             |
| Use in Loops     | âŒ Not preferred  | âœ… Common           | âŒ Rare            |
| Use in Modeling  | âœ… Logic design   | âœ… Simulation logic | âœ… Simulation only |

---

## ðŸ” Example Comparison

```verilog
module example;
  reg [7:0] data;     // 8-bit register
  integer i;          // loop counter
  real power;         // simulation float value

  initial begin
    data = 8'b10101010;
    for (i = 0; i < 8; i = i + 1)
      $display("Bit %d = %b", i, data[i]);

    power = 3.3 * 0.01;
    $display("Power = %f", power);
  end
endmodule
```

---

## âœ… Key Notes:

* Use `reg` for actual hardware (synthesizable logic).
* Use `integer` and `real` for simulation purposes only.
* Avoid using `real` in logic designs â€” it's not hardware-compatible.
* Prefer `reg [n:0]` if you want a specific bit-width in synthesizable designs.
