{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755740033846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755740033847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 20 22:33:53 2025 " "Processing started: Wed Aug 20 22:33:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755740033847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740033847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740033847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755740033985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755740033985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instr_Mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instr_Mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Instr_Mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file Ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file Data_Mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Data_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mod_Teste.sv(141) " "Verilog HDL warning at Mod_Teste.sv(141): extended using \"x\" or \"z\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755740038191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_SrcB W_SrcB Mod_Teste.sv(44) " "Verilog HDL Declaration information at Mod_Teste.sv(44): object \"w_SrcB\" differs only in case from object \"W_SrcB\" in the same scope" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755740038191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mod_Teste.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mod_Teste.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/extend.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_50.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_50 " "Found entity 1: clock_50" {  } { { "clock_50.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/clock_50.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_TEST2.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_TEST2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_display7seg " "Found entity 1: decodificador_display7seg" {  } { { "decodificador_display7seg.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/decodificador_display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x2 " "Found entity 1: mux4x2" {  } { { "mux4x2.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/mux4x2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.sv 1 1 " "Found 1 design units, including 1 entities, in source file somador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/somador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755740038193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755740038224 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] Mod_Teste.sv(10) " "Output port \"LEDG\[7..0\]\" at Mod_Teste.sv(10) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755740038227 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.sv(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.sv(11) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755740038227 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.sv(13) " "Output port \"UART_TXD\" at Mod_Teste.sv(13) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755740038227 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.sv" "MyLCD" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038241 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038241 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038241 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038242 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_50 clock_50:clock_2hz " "Elaborating entity \"clock_50\" for hierarchy \"clock_50:clock_2hz\"" {  } { { "Mod_Teste.sv" "clock_2hz" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_50.sv(18) " "Verilog HDL assignment warning at clock_50.sv(18): truncated value with size 32 to match size of target (25)" {  } { { "clock_50.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/clock_50.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038243 "|Mod_Teste|clock_50:testess"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:Adder_4 " "Elaborating entity \"somador\" for hierarchy \"somador:Adder_4\"" {  } { { "Mod_Teste.sv" "Adder_4" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:MuxPCSrc " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:MuxPCSrc\"" {  } { { "Mod_Teste.sv" "MuxPCSrc" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:Pc " "Elaborating entity \"pc\" for hierarchy \"pc:Pc\"" {  } { { "Mod_Teste.sv" "Pc" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Mem Instr_Mem:Inst_Mem " "Elaborating entity \"Instr_Mem\" for hierarchy \"Instr_Mem:Inst_Mem\"" {  } { { "Mod_Teste.sv" "Inst_Mem" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038245 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Instr_Mem.sv(8) " "Net \"memory.data_a\" at Instr_Mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Instr_Mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755740038246 "|Mod_Teste|Instr_Mem:Inst_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Instr_Mem.sv(8) " "Net \"memory.waddr_a\" at Instr_Mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Instr_Mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755740038246 "|Mod_Teste|Instr_Mem:Inst_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Instr_Mem.sv(8) " "Net \"memory.we_a\" at Instr_Mem.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instr_Mem.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Instr_Mem.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755740038246 "|Mod_Teste|Instr_Mem:Inst_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "Mod_Teste.sv" "control_unit" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038247 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(14) " "Verilog HDL Case Statement warning at ControlUnit.sv(14): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.sv(14) " "Verilog HDL Always Construct warning at ControlUnit.sv(14): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.sv(14) " "Inferred latch for \"Branch\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc ControlUnit.sv(14) " "Inferred latch for \"ResultSrc\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.sv(14) " "Inferred latch for \"MemWrite\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] ControlUnit.sv(14) " "Inferred latch for \"ULAControl\[0\]\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] ControlUnit.sv(14) " "Inferred latch for \"ULAControl\[1\]\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] ControlUnit.sv(14) " "Inferred latch for \"ULAControl\[2\]\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038248 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc ControlUnit.sv(14) " "Inferred latch for \"ULASrc\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038249 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] ControlUnit.sv(14) " "Inferred latch for \"ImmSrc\[0\]\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038249 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] ControlUnit.sv(14) " "Inferred latch for \"ImmSrc\[1\]\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038249 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.sv(14) " "Inferred latch for \"RegWrite\" at ControlUnit.sv(14)" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740038249 "|Mod_Teste|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:register_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:register_file\"" {  } { { "Mod_Teste.sv" "register_file" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x2 mux4x2:mux_extend " "Elaborating entity \"mux4x2\" for hierarchy \"mux4x2:mux_extend\"" {  } { { "Mod_Teste.sv" "mux_extend" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:MuxImmSrc " "Elaborating entity \"extend\" for hierarchy \"extend:MuxImmSrc\"" {  } { { "Mod_Teste.sv" "MuxImmSrc" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 extend.sv(25) " "Verilog HDL assignment warning at extend.sv(25): truncated value with size 33 to match size of target (32)" {  } { { "extend.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/extend.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038257 "|Mod_Teste|extend:teste4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 extend.sv(27) " "Verilog HDL assignment warning at extend.sv(27): truncated value with size 33 to match size of target (32)" {  } { { "extend.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/extend.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038257 "|Mod_Teste|extend:teste4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:ULa " "Elaborating entity \"Ula\" for hierarchy \"Ula:ULa\"" {  } { { "Mod_Teste.sv" "ULa" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ula.sv(25) " "Verilog HDL assignment warning at Ula.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "Ula.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Ula.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038258 "|Mod_Teste|Ula:testest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:data_mem " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:data_mem\"" {  } { { "Mod_Teste.sv" "data_mem" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1023 32 Data_Mem.sv(36) " "Verilog HDL assignment warning at Data_Mem.sv(36): truncated value with size 1023 to match size of target (32)" {  } { { "Data_Mem.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Data_Mem.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755740038380 "|Mod_Teste|Data_Mem:test6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_display7seg decodificador_display7seg:teste6 " "Elaborating entity \"decodificador_display7seg\" for hierarchy \"decodificador_display7seg:teste6\"" {  } { { "Mod_Teste.sv" "teste6" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740038385 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instr_Mem:Inst_Mem\|memory " "RAM logic \"Instr_Mem:Inst_Mem\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Instr_Mem.sv" "memory" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Instr_Mem.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1755740044876 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755740044876 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 /home/vini/Downloads/architecture-laboratory/sprint_8/db/Mod_Teste.ram0_Instr_Mem_8b4d8ffe.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"/home/vini/Downloads/architecture-laboratory/sprint_8/db/Mod_Teste.ram0_Instr_Mem_8b4d8ffe.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1755740044877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755740045219 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1755740045225 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1755740045225 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControlUnit:control_unit\|ResultSrc mux2x1:MuxResSrc\|out\[0\] " "Converted the fan-out from the tri-state buffer \"ControlUnit:control_unit\|ResultSrc\" to the node \"mux2x1:MuxResSrc\|out\[0\]\" into an OR gate" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755740045226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControlUnit:control_unit\|ImmSrc\[0\] mux4x2:mux_extend\|Mux8 " "Converted the fan-out from the tri-state buffer \"ControlUnit:control_unit\|ImmSrc\[0\]\" to the node \"mux4x2:mux_extend\|Mux8\" into an OR gate" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755740045226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ControlUnit:control_unit\|ImmSrc\[1\] mux4x2:mux_extend\|Mux8 " "Converted the fan-out from the tri-state buffer \"ControlUnit:control_unit\|ImmSrc\[1\]\" to the node \"mux4x2:mux_extend\|Mux8\" into an OR gate" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755740045226 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755740045226 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:control_unit\|ImmSrc\[1\]\$latch ControlUnit:control_unit\|Branch " "Duplicate LATCH primitive \"ControlUnit:control_unit\|ImmSrc\[1\]\$latch\" merged with LATCH primitive \"ControlUnit:control_unit\|Branch\"" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1755740045227 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:control_unit\|ImmSrc\[0\]\$latch ControlUnit:control_unit\|MemWrite " "Duplicate LATCH primitive \"ControlUnit:control_unit\|ImmSrc\[0\]\$latch\" merged with LATCH primitive \"ControlUnit:control_unit\|MemWrite\"" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1755740045227 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:control_unit\|ResultSrc_111 ControlUnit:control_unit\|RegWrite " "Duplicate LATCH primitive \"ControlUnit:control_unit\|ResultSrc_111\" merged with LATCH primitive \"ControlUnit:control_unit\|RegWrite\"" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1755740045227 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:control_unit\|ImmSrc\[1\]_176 ControlUnit:control_unit\|ImmSrc\[0\]_161 " "Duplicate LATCH primitive \"ControlUnit:control_unit\|ImmSrc\[1\]_176\" merged with LATCH primitive \"ControlUnit:control_unit\|ImmSrc\[0\]_161\"" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1755740045227 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|Branch " "Latch ControlUnit:control_unit\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:control_unit\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:control_unit\|WideNor3" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|MemWrite " "Latch ControlUnit:control_unit\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:control_unit\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:control_unit\|WideNor2" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|ULAControl\[0\] " "Latch ControlUnit:control_unit\|ULAControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:control_unit\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:control_unit\|WideNor3" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|ULAControl\[2\] " "Latch ControlUnit:control_unit\|ULAControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:Pc\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal pc:Pc\|pc\[4\]" {  } { { "pc.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/pc.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|ULASrc " "Latch ControlUnit:control_unit\|ULASrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:control_unit\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:control_unit\|WideNor0" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|RegWrite " "Latch ControlUnit:control_unit\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:control_unit\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:control_unit\|WideNor2" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|ResultSrc\$latch " "Latch ControlUnit:control_unit\|ResultSrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:control_unit\|WideNor1 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:control_unit\|WideNor1" {  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|ImmSrc\[0\]_161 " "Latch ControlUnit:control_unit\|ImmSrc\[0\]_161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:Pc\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal pc:Pc\|pc\[4\]" {  } { { "pc.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/pc.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1755740045227 ""}  } { { "ControlUnit.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/ControlUnit.sv" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1755740045227 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740045287 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1755740045287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755740045288 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755740045288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755740045340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755740045569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vini/Downloads/architecture-laboratory/sprint_8/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file /home/vini/Downloads/architecture-laboratory/sprint_8/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740045813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755740045885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755740045885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.sv" "" { Text "/home/vini/Downloads/architecture-laboratory/sprint_8/Mod_Teste.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755740046167 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1755740046167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755740046168 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755740046168 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1755740046168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755740046168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755740046168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755740046179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 20 22:34:06 2025 " "Processing ended: Wed Aug 20 22:34:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755740046179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755740046179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755740046179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755740046179 ""}
