#### Verilog Projects:
|Designs|
|:------|
|ALU|
|Clock Divider|
|Clock Gating|
|Snychronizers|
|LFSR|
|FSM examples|
|register file|
