{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496685170690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496685170694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 14:52:50 2017 " "Processing started: Mon Jun 05 14:52:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496685170694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496685170694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496685170694 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1496685171012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comparador_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_package " "Found design unit 1: comparador_package" {  } { { "comparador_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/comparador_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-strutura " "Found design unit 1: comparador-strutura" {  } { { "comparador.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/comparador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171425 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/comparador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calc-escolha " "Found design unit 1: Calc-escolha" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calc " "Found entity 1: Calc" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-soma " "Found design unit 1: fulladder-soma" {  } { { "fulladder.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/fulladder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171438 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/fulladder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fulladd_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd_package " "Found design unit 1: fulladd_package" {  } { { "fulladd_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/fulladd_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub-soma_sub " "Found design unit 1: sum_sub-soma_sub" {  } { { "sum_sub.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171450 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_sub " "Found entity 1: sum_sub" {  } { { "sum_sub.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sum_sub_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub_package " "Found design unit 1: sum_sub_package" {  } { { "sum_sub_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_BCD-Behavior " "Found design unit 1: display_BCD-Behavior" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171461 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_BCD " "Found entity 1: display_BCD" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file display_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_package " "Found design unit 1: display_package" {  } { { "display_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sinal-strutura " "Found design unit 1: display_sinal-strutura" {  } { { "display_sinal.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_sinal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171473 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_sinal " "Found entity 1: display_sinal" {  } { { "display_sinal.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_sinal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_sinal_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file display_sinal_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sinal_package " "Found design unit 1: display_sinal_package" {  } { { "display_sinal_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_sinal_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_op-strutura " "Found design unit 1: display_op-strutura" {  } { { "display_op.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171486 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_op " "Found entity 1: display_op" {  } { { "display_op.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_op.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_op_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file display_op_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_op_package " "Found design unit 1: display_op_package" {  } { { "display_op_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_op_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo-strutura " "Found design unit 1: modulo-strutura" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171497 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file modulo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_package " "Found design unit 1: modulo_package" {  } { { "modulo_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor-strutura " "Found design unit 1: inversor-strutura" {  } { { "inversor.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/inversor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171508 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/inversor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file inversor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_package " "Found design unit 1: inversor_package" {  } { { "inversor_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/inversor_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchd-strutura " "Found design unit 1: latchd-strutura" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171520 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchd " "Found entity 1: latchd" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1496685171520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file latch_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_package " "Found design unit 1: latch_package" {  } { { "latch_package.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1496685171526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1496685171526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calc " "Elaborating entity \"Calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1496685171563 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "errinversor Calc.vhd(21) " "VHDL Signal Declaration warning at Calc.vhd(21): used implicit default value for signal \"errinversor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1496685171564 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "smodulo Calc.vhd(35) " "VHDL Process Statement warning at Calc.vhd(35): signal \"smodulo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171564 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinversor Calc.vhd(36) " "VHDL Process Statement warning at Calc.vhd(36): signal \"sinversor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csoma Calc.vhd(39) " "VHDL Process Statement warning at Calc.vhd(39): signal \"csoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csoma Calc.vhd(40) " "VHDL Process Statement warning at Calc.vhd(40): signal \"csoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "errmodulo Calc.vhd(41) " "VHDL Process Statement warning at Calc.vhd(41): signal \"errmodulo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "errinversor Calc.vhd(42) " "VHDL Process Statement warning at Calc.vhd(42): signal \"errinversor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec Calc.vhd(44) " "VHDL Process Statement warning at Calc.vhd(44): signal \"rec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva Calc.vhd(46) " "VHDL Process Statement warning at Calc.vhd(46): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171565 "|Calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_sub sum_sub:stage0 " "Elaborating entity \"sum_sub\" for hierarchy \"sum_sub:stage0\"" {  } { { "Calc.vhd" "stage0" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder sum_sub:stage0\|fulladder:stage0 " "Elaborating entity \"fulladder\" for hierarchy \"sum_sub:stage0\|fulladder:stage0\"" {  } { { "sum_sub.vhd" "stage0" { Text "C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_BCD display_BCD:stage1 " "Elaborating entity \"display_BCD\" for hierarchy \"display_BCD:stage1\"" {  } { { "Calc.vhd" "stage1" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171576 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "err display_BCD.vhd(33) " "VHDL Process Statement warning at display_BCD.vhd(33): signal \"err\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171577 "|Calc|display_BCD:stage1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led display_BCD.vhd(34) " "VHDL Process Statement warning at display_BCD.vhd(34): signal \"led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171577 "|Calc|display_BCD:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo modulo:stage3 " "Elaborating entity \"modulo\" for hierarchy \"modulo:stage3\"" {  } { { "Calc.vhd" "stage3" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 modulo.vhd(11) " "Verilog HDL or VHDL warning at modulo.vhd(11): object \"c1\" assigned a value but never read" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1496685171581 "|Calc|modulo:stage3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inv2 modulo.vhd(21) " "VHDL Process Statement warning at modulo.vhd(21): signal \"inv2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "modulo.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/modulo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1496685171581 "|Calc|modulo:stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:stage4 " "Elaborating entity \"comparador\" for hierarchy \"comparador:stage4\"" {  } { { "Calc.vhd" "stage4" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sinal display_sinal:stagesin_x " "Elaborating entity \"display_sinal\" for hierarchy \"display_sinal:stagesin_x\"" {  } { { "Calc.vhd" "stagesin_x" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchd latchd:stagesalva0 " "Elaborating entity \"latchd\" for hierarchy \"latchd:stagesalva0\"" {  } { { "Calc.vhd" "stagesalva0" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171616 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latch.vhd(10) " "VHDL Process Statement warning at latch.vhd(10): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1496685171617 "|Calc|latchd:stagesalva0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q latch.vhd(10) " "Inferred latch for \"q\" at latch.vhd(10)" {  } { { "latch.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/latch.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1496685171617 "|Calc|latchd:stagesalva0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_op display_op:stageop " "Elaborating entity \"display_op\" for hierarchy \"display_op:stageop\"" {  } { { "Calc.vhd" "stageop" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1496685171623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op_d\[2\] GND " "Pin \"op_d\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|op_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_x\[7\] VCC " "Pin \"sinal_x\[7\]\" is stuck at VCC" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_x\[3\] GND " "Pin \"sinal_x\[3\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_x\[2\] GND " "Pin \"sinal_x\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_y\[7\] VCC " "Pin \"sinal_y\[7\]\" is stuck at VCC" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_y\[3\] GND " "Pin \"sinal_y\[3\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_y\[2\] GND " "Pin \"sinal_y\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_s\[7\] VCC " "Pin \"sinal_s\[7\]\" is stuck at VCC" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_s\[3\] GND " "Pin \"sinal_s\[3\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinal_s\[2\] GND " "Pin \"sinal_s\[2\]\" is stuck at GND" {  } { { "Calc.vhd" "" { Text "C:/Users/14118293/Desktop/Projeto_2/Calc.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1496685172322 "|Calc|sinal_s[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1496685172322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1496685172431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1496685172750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1496685172750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1496685172819 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1496685172819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1496685172819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1496685172819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496685172870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 14:52:52 2017 " "Processing ended: Mon Jun 05 14:52:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496685172870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496685172870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496685172870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685172870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496685173980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496685173984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 14:52:53 2017 " "Processing started: Mon Jun 05 14:52:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496685173984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496685173984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calc -c Calc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496685173984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1496685174072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calc EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Calc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1496685174096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496685174162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496685174163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496685174163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1496685174303 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1496685174313 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1496685174904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1496685174904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14118293/Desktop/Projeto_2/" { { 0 { 0 ""} 0 309 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496685174906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14118293/Desktop/Projeto_2/" { { 0 { 0 ""} 0 311 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496685174906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14118293/Desktop/Projeto_2/" { { 0 { 0 ""} 0 313 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496685174906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14118293/Desktop/Projeto_2/" { { 0 { 0 ""} 0 315 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496685174906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/14118293/Desktop/Projeto_2/" { { 0 { 0 ""} 0 317 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1496685174906 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1496685174906 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1496685174907 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1496685176900 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calc.sdc " "Synopsys Design Constraints File file not found: 'Calc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1496685176900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1496685176900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1496685176902 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1496685176902 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1496685176902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1496685177306 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1496685177306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1496685177306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1496685177307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1496685177307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1496685177307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1496685177308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1496685177308 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1496685177308 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496685177338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1496685182465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496685182498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1496685182502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1496685182922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496685182922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1496685183724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y0 X115_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11" {  } { { "loc" "" { Generic "C:/Users/14118293/Desktop/Projeto_2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} 104 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1496685187035 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1496685187035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1496685187338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1496685187340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1496685187340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1496685187340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496685187423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1496685187764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496685187827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1496685188168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496685191309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 14:53:11 2017 " "Processing ended: Mon Jun 05 14:53:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496685191309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496685191309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496685191309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685191309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496685192477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496685192480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 14:53:12 2017 " "Processing started: Mon Jun 05 14:53:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496685192480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496685192480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calc -c Calc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496685192480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496685192627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496685192628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 14:53:12 2017 " "Processing started: Mon Jun 05 14:53:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496685192628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496685192628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calc -c Calc " "Command: quartus_sta Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496685192628 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1496685192766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1496685192887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496685192887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496685192955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1496685192955 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1496685193136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calc.sdc " "Synopsys Design Constraints File file not found: 'Calc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1496685193263 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1496685193264 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arm arm " "create_clock -period 1.000 -name arm arm" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1496685193264 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1496685193264 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1496685193265 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1496685193265 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1496685193266 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1496685193286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685193287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685193296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685193300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685193305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685193310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1496685193310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685193317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685193317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 arm  " "   -3.000        -3.000 arm " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685193317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1496685193317 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1496685193346 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1496685193363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1496685194258 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1496685194317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1496685194354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685194360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685194360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 arm  " "   -3.000        -3.000 arm " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685194360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1496685194360 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1496685194391 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1496685194554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1496685194585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1496685194585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685194593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685194593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 arm  " "   -3.000        -3.000 arm " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1496685194593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1496685194593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1496685195047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1496685195047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496685195167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 14:53:15 2017 " "Processing ended: Mon Jun 05 14:53:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496685195167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496685195167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496685195167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685195167 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1496685196332 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1496685196436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496685198217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 14:53:18 2017 " "Processing ended: Mon Jun 05 14:53:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496685198217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496685198217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496685198217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685198217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1496685199375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1496685199380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 14:53:19 2017 " "Processing started: Mon Jun 05 14:53:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1496685199380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1496685199380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calc -c Calc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1496685199380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_7_1200mv_85c_slow.vho C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_7_1200mv_85c_slow.vho in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685199871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_7_1200mv_0c_slow.vho C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_7_1200mv_0c_slow.vho in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685199918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_min_1200mv_0c_fast.vho C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_min_1200mv_0c_fast.vho in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685199963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc.vho C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc.vho in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685200011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_7_1200mv_85c_vhd_slow.sdo C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685200048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_7_1200mv_0c_vhd_slow.sdo C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685200085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_min_1200mv_0c_vhd_fast.sdo C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685200122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calc_vhd.sdo C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/ simulation " "Generated file Calc_vhd.sdo in folder \"C:/Users/14118293/Desktop/Projeto_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1496685200159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1496685200225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 14:53:20 2017 " "Processing ended: Mon Jun 05 14:53:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1496685200225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1496685200225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1496685200225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685200225 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1496685200828 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1496685200828 ""}
