{
  "module_name": "qaic_accel.h",
  "hash_id": "f177e880260cdbe5776960867e18c5b15175bfa2ec2ee32482e75d87aacace31",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/qaic_accel.h",
  "human_readable_source": " \n\n#ifndef QAIC_ACCEL_H_\n#define QAIC_ACCEL_H_\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n#define QAIC_MANAGE_MAX_MSG_LENGTH SZ_4K\n\n \n#define QAIC_SEM_INSYNCFENCE\t2\n#define QAIC_SEM_OUTSYNCFENCE\t1\n\n \n#define QAIC_SEM_NOP\t\t0\n#define QAIC_SEM_INIT\t\t1\n#define QAIC_SEM_INC\t\t2\n#define QAIC_SEM_DEC\t\t3\n#define QAIC_SEM_WAIT_EQUAL\t4\n#define QAIC_SEM_WAIT_GT_EQ\t5  \n#define QAIC_SEM_WAIT_GT_0\t6  \n\n#define QAIC_TRANS_UNDEFINED\t\t\t0\n#define QAIC_TRANS_PASSTHROUGH_FROM_USR\t\t1\n#define QAIC_TRANS_PASSTHROUGH_TO_USR\t\t2\n#define QAIC_TRANS_PASSTHROUGH_FROM_DEV\t\t3\n#define QAIC_TRANS_PASSTHROUGH_TO_DEV\t\t4\n#define QAIC_TRANS_DMA_XFER_FROM_USR\t\t5\n#define QAIC_TRANS_DMA_XFER_TO_DEV\t\t6\n#define QAIC_TRANS_ACTIVATE_FROM_USR\t\t7\n#define QAIC_TRANS_ACTIVATE_FROM_DEV\t\t8\n#define QAIC_TRANS_ACTIVATE_TO_DEV\t\t9\n#define QAIC_TRANS_DEACTIVATE_FROM_USR\t\t10\n#define QAIC_TRANS_DEACTIVATE_FROM_DEV\t\t11\n#define QAIC_TRANS_STATUS_FROM_USR\t\t12\n#define QAIC_TRANS_STATUS_TO_USR\t\t13\n#define QAIC_TRANS_STATUS_FROM_DEV\t\t14\n#define QAIC_TRANS_STATUS_TO_DEV\t\t15\n#define QAIC_TRANS_TERMINATE_FROM_DEV\t\t16\n#define QAIC_TRANS_TERMINATE_TO_DEV\t\t17\n#define QAIC_TRANS_DMA_XFER_CONT\t\t18\n#define QAIC_TRANS_VALIDATE_PARTITION_FROM_DEV\t19\n#define QAIC_TRANS_VALIDATE_PARTITION_TO_DEV\t20\n\n \nstruct qaic_manage_trans_hdr {\n\t__u32 type;\n\t__u32 len;\n};\n\n \nstruct qaic_manage_trans_passthrough {\n\tstruct qaic_manage_trans_hdr hdr;\n\t__u8 data[];\n};\n\n \nstruct qaic_manage_trans_dma_xfer {\n\tstruct qaic_manage_trans_hdr hdr;\n\t__u32 tag;\n\t__u32 pad;\n\t__u64 addr;\n\t__u64 size;\n};\n\n \nstruct qaic_manage_trans_activate_to_dev {\n\tstruct qaic_manage_trans_hdr hdr;\n\t__u32 queue_size;\n\t__u32 eventfd;\n\t__u32 options;\n\t__u32 pad;\n};\n\n \nstruct qaic_manage_trans_activate_from_dev {\n\tstruct qaic_manage_trans_hdr hdr;\n\t__u32 status;\n\t__u32 dbc_id;\n\t__u64 options;\n};\n\n \nstruct qaic_manage_trans_deactivate {\n\tstruct qaic_manage_trans_hdr hdr;\n\t__u32 dbc_id;\n\t__u32 pad;\n};\n\n \nstruct qaic_manage_trans_status_to_dev {\n\tstruct qaic_manage_trans_hdr hdr;\n};\n\n \nstruct qaic_manage_trans_status_from_dev {\n\tstruct qaic_manage_trans_hdr hdr;\n\t__u16 major;\n\t__u16 minor;\n\t__u32 status;\n\t__u64 status_flags;\n};\n\n \nstruct qaic_manage_msg {\n\t__u32 len;\n\t__u32 count;\n\t__u64 data;\n};\n\n \nstruct qaic_create_bo {\n\t__u64 size;\n\t__u32 handle;\n\t__u32 pad;\n};\n\n \nstruct qaic_mmap_bo {\n\t__u32 handle;\n\t__u32 pad;\n\t__u64 offset;\n};\n\n \nstruct qaic_sem {\n\t__u16 val;\n\t__u8  index;\n\t__u8  presync;\n\t__u8  cmd;\n\t__u8  flags;\n\t__u16 pad;\n};\n\n \nstruct qaic_attach_slice_entry {\n\t__u64 size;\n\tstruct qaic_sem\tsem0;\n\tstruct qaic_sem\tsem1;\n\tstruct qaic_sem\tsem2;\n\tstruct qaic_sem\tsem3;\n\t__u64 dev_addr;\n\t__u64 db_addr;\n\t__u32 db_data;\n\t__u32 db_len;\n\t__u64 offset;\n};\n\n \nstruct qaic_attach_slice_hdr {\n\t__u32 count;\n\t__u32 dbc_id;\n\t__u32 handle;\n\t__u32 dir;\n\t__u64 size;\n};\n\n \nstruct qaic_attach_slice {\n\tstruct qaic_attach_slice_hdr hdr;\n\t__u64 data;\n};\n\n \nstruct qaic_execute_entry {\n\t__u32 handle;\n\t__u32 dir;\n};\n\n \nstruct qaic_partial_execute_entry {\n\t__u32 handle;\n\t__u32 dir;\n\t__u64 resize;\n};\n\n \nstruct qaic_execute_hdr {\n\t__u32 count;\n\t__u32 dbc_id;\n};\n\n \nstruct qaic_execute {\n\tstruct qaic_execute_hdr hdr;\n\t__u64 data;\n};\n\n \nstruct qaic_wait {\n\t__u32 handle;\n\t__u32 timeout;\n\t__u32 dbc_id;\n\t__u32 pad;\n};\n\n \nstruct qaic_perf_stats_hdr {\n\t__u16 count;\n\t__u16 pad;\n\t__u32 dbc_id;\n};\n\n \nstruct qaic_perf_stats {\n\tstruct qaic_perf_stats_hdr hdr;\n\t__u64 data;\n};\n\n \nstruct qaic_perf_stats_entry {\n\t__u32 handle;\n\t__u32 queue_level_before;\n\t__u32 num_queue_element;\n\t__u32 submit_latency_us;\n\t__u32 device_latency_us;\n\t__u32 pad;\n};\n\n#define DRM_QAIC_MANAGE\t\t\t\t0x00\n#define DRM_QAIC_CREATE_BO\t\t\t0x01\n#define DRM_QAIC_MMAP_BO\t\t\t0x02\n#define DRM_QAIC_ATTACH_SLICE_BO\t\t0x03\n#define DRM_QAIC_EXECUTE_BO\t\t\t0x04\n#define DRM_QAIC_PARTIAL_EXECUTE_BO\t\t0x05\n#define DRM_QAIC_WAIT_BO\t\t\t0x06\n#define DRM_QAIC_PERF_STATS_BO\t\t\t0x07\n\n#define DRM_IOCTL_QAIC_MANAGE\t\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_QAIC_MANAGE, struct qaic_manage_msg)\n#define DRM_IOCTL_QAIC_CREATE_BO\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_QAIC_CREATE_BO,\tstruct qaic_create_bo)\n#define DRM_IOCTL_QAIC_MMAP_BO\t\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_QAIC_MMAP_BO, struct qaic_mmap_bo)\n#define DRM_IOCTL_QAIC_ATTACH_SLICE_BO\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_QAIC_ATTACH_SLICE_BO, struct qaic_attach_slice)\n#define DRM_IOCTL_QAIC_EXECUTE_BO\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_QAIC_EXECUTE_BO,\tstruct qaic_execute)\n#define DRM_IOCTL_QAIC_PARTIAL_EXECUTE_BO\tDRM_IOW(DRM_COMMAND_BASE + DRM_QAIC_PARTIAL_EXECUTE_BO,\tstruct qaic_execute)\n#define DRM_IOCTL_QAIC_WAIT_BO\t\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_QAIC_WAIT_BO, struct qaic_wait)\n#define DRM_IOCTL_QAIC_PERF_STATS_BO\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_QAIC_PERF_STATS_BO, struct qaic_perf_stats)\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}