{"vcs1":{"timestamp_begin":1682327197.201846005, "rt":1.00, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682327198.232848843, "rt":1.32, "ut":0.21, "st":0.27}}
{"link":{"timestamp_begin":1682327199.584234607, "rt":1.84, "ut":0.07, "st":1.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682327196.899052310}
{"VCS_COMP_START_TIME": 1682327196.899052310}
{"VCS_COMP_END_TIME": 1682327202.138919477}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340884}}
{"stitch_vcselab": {"peak_mem": 238988}}
