OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 22 thread(s).
detailed_route -output_drc ./reports/asap7/aes/base/5_route_drc.rpt -output_maze ./results/asap7/aes/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   aes_cipher_top
Die area:                 ( 0 0 ) ( 69479 69479 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     17701
Number of terminals:      388
Number of snets:          2
Number of nets:           17479

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 256.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 266627.
[INFO DRT-0033] V1 shape region query size = 446808.
[INFO DRT-0033] M2 shape region query size = 6455.
[INFO DRT-0033] V2 shape region query size = 9438.
[INFO DRT-0033] M3 shape region query size = 9438.
[INFO DRT-0033] V3 shape region query size = 6292.
[INFO DRT-0033] M4 shape region query size = 6462.
[INFO DRT-0033] V4 shape region query size = 6292.
[INFO DRT-0033] M5 shape region query size = 3702.
[INFO DRT-0033] V5 shape region query size = 624.
[INFO DRT-0033] M6 shape region query size = 336.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1306 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 256 unique inst patterns.
[INFO DRT-0084]   Complete 9513 groups.
#scanned instances     = 17701
#unique  instances     = 256
#stdCellGenAp          = 8762
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 7037
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 55961
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:02, elapsed time = 00:00:43, memory = 448.53 (MB), peak = 448.53 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     171076

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 128 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 128 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 49660.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 46288.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 29681.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 10685.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 4912.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 1528.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 333.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 497.61 (MB), peak = 497.61 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 84586 vertical wires in 3 frboxes and 58501 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10569 vertical wires in 3 frboxes and 12295 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 990.38 (MB), peak = 990.38 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.38 (MB), peak = 990.38 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 2761.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 3110.06 (MB).
    Completing 30% with 414 violations.
    elapsed time = 00:00:22, memory = 3316.21 (MB).
    Completing 40% with 414 violations.
    elapsed time = 00:00:33, memory = 3622.38 (MB).
    Completing 50% with 414 violations.
    elapsed time = 00:00:37, memory = 2888.97 (MB).
    Completing 60% with 759 violations.
    elapsed time = 00:00:49, memory = 4170.34 (MB).
    Completing 70% with 759 violations.
    elapsed time = 00:00:56, memory = 4257.75 (MB).
    Completing 80% with 1098 violations.
    elapsed time = 00:01:05, memory = 4508.69 (MB).
    Completing 90% with 1098 violations.
    elapsed time = 00:01:18, memory = 4678.57 (MB).
    Completing 100% with 1198 violations.
    elapsed time = 00:01:24, memory = 2822.58 (MB).
[INFO DRT-0199]   Number of violations = 2129.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
CutSpcTbl            0      0      0      0     29      0     18      0      5      0      0      0
EOL                  0     68      0     19      0     15      0      2      0      0      0      0
Metal Spacing       69     26      0    150      0     18      0      1      0      0      0      0
Recheck              3    359      0    259      0    166      0     97      0     43      0      4
Short                0     80      1     28      4     15     12     27      9     41      8      0
eolKeepOut           0    372      0     63      0    112      0      6      0      0      0      0
[INFO DRT-0267] cpu time = 00:20:30, elapsed time = 00:01:26, memory = 3232.85 (MB), peak = 4810.40 (MB)
Total wire length = 77956 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15526 um.
Total wire length on LAYER M3 = 26097 um.
Total wire length on LAYER M4 = 17379 um.
Total wire length on LAYER M5 = 10457 um.
Total wire length on LAYER M6 = 5519 um.
Total wire length on LAYER M7 = 2975 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 175809.
Up-via summary (total 175809):

-----------------
 Active         0
     M1     54770
     M2     84483
     M3     24554
     M4      8808
     M5      2440
     M6       754
     M7         0
     M8         0
     M9         0
-----------------
       175809


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2129 violations.
    elapsed time = 00:00:08, memory = 5296.74 (MB).
    Completing 20% with 2129 violations.
    elapsed time = 00:00:14, memory = 5233.65 (MB).
    Completing 30% with 1633 violations.
    elapsed time = 00:00:20, memory = 4807.72 (MB).
    Completing 40% with 1633 violations.
    elapsed time = 00:00:32, memory = 5304.07 (MB).
    Completing 50% with 1633 violations.
    elapsed time = 00:00:36, memory = 4141.70 (MB).
    Completing 60% with 1189 violations.
    elapsed time = 00:00:46, memory = 5294.05 (MB).
    Completing 70% with 1189 violations.
    elapsed time = 00:00:53, memory = 5218.55 (MB).
    Completing 80% with 540 violations.
    elapsed time = 00:01:02, memory = 5361.47 (MB).
    Completing 90% with 540 violations.
    elapsed time = 00:01:12, memory = 5355.46 (MB).
    Completing 100% with 121 violations.
    elapsed time = 00:01:20, memory = 3463.23 (MB).
[INFO DRT-0199]   Number of violations = 132.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V5
CutSpcTbl            0      0      0      3      0      7      0      1
EOL                  0      4      2      0      0      0      0      0
Metal Spacing       13      1     34      0      1      0      0      0
Recheck              0      4      6      0      1      0      0      0
Short                0      1     16      0      2      0      1      0
eolKeepOut           0     21      9      0      2      0      3      0
[INFO DRT-0267] cpu time = 00:23:48, elapsed time = 00:01:21, memory = 3469.09 (MB), peak = 5575.76 (MB)
Total wire length = 77394 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 14986 um.
Total wire length on LAYER M3 = 25869 um.
Total wire length on LAYER M4 = 17614 um.
Total wire length on LAYER M5 = 10459 um.
Total wire length on LAYER M6 = 5519 um.
Total wire length on LAYER M7 = 2945 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 170352.
Up-via summary (total 170352):

-----------------
 Active         0
     M1     54763
     M2     79740
     M3     24000
     M4      8741
     M5      2419
     M6       689
     M7         0
     M8         0
     M9         0
-----------------
       170352


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 132 violations.
    elapsed time = 00:00:00, memory = 3469.60 (MB).
    Completing 20% with 132 violations.
    elapsed time = 00:00:04, memory = 5494.61 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:11, memory = 3469.20 (MB).
    Completing 40% with 95 violations.
    elapsed time = 00:00:11, memory = 3469.20 (MB).
    Completing 50% with 95 violations.
    elapsed time = 00:00:16, memory = 4259.00 (MB).
    Completing 60% with 79 violations.
    elapsed time = 00:00:18, memory = 3469.51 (MB).
    Completing 70% with 79 violations.
    elapsed time = 00:00:18, memory = 3469.51 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:27, memory = 3471.77 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:27, memory = 3471.77 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:34, memory = 3469.26 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer          M1     M2     M3     V3     V4
CutSpcTbl            0      0      0      2      3
EOL                  0      2      0      0      0
Metal Spacing        6      0     16      0      0
Recheck              0      4      2      0      0
Short                0      1      7      0      0
eolKeepOut           0      6      0      0      0
[INFO DRT-0267] cpu time = 00:07:28, elapsed time = 00:00:35, memory = 3472.45 (MB), peak = 5602.98 (MB)
Total wire length = 77356 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 14947 um.
Total wire length on LAYER M3 = 25874 um.
Total wire length on LAYER M4 = 17621 um.
Total wire length on LAYER M5 = 10480 um.
Total wire length on LAYER M6 = 5504 um.
Total wire length on LAYER M7 = 2927 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 170011.
Up-via summary (total 170011):

-----------------
 Active         0
     M1     54763
     M2     79517
     M3     23908
     M4      8784
     M5      2375
     M6       664
     M7         0
     M8         0
     M9         0
-----------------
       170011


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 3472.45 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 3472.96 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:02, memory = 3472.45 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:02, memory = 3472.45 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:03, memory = 4235.99 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:04, memory = 3472.45 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:04, memory = 3472.45 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:05, memory = 3472.45 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:05, memory = 3472.45 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 3472.45 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:08, memory = 3472.45 (MB), peak = 5602.98 (MB)
Total wire length = 77359 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 14935 um.
Total wire length on LAYER M3 = 25869 um.
Total wire length on LAYER M4 = 17639 um.
Total wire length on LAYER M5 = 10484 um.
Total wire length on LAYER M6 = 5502 um.
Total wire length on LAYER M7 = 2927 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 170009.
Up-via summary (total 170009):

-----------------
 Active         0
     M1     54763
     M2     79482
     M3     23926
     M4      8797
     M5      2377
     M6       664
     M7         0
     M8         0
     M9         0
-----------------
       170009


[INFO DRT-0198] Complete detail routing.
Total wire length = 77359 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 14935 um.
Total wire length on LAYER M3 = 25869 um.
Total wire length on LAYER M4 = 17639 um.
Total wire length on LAYER M5 = 10484 um.
Total wire length on LAYER M6 = 5502 um.
Total wire length on LAYER M7 = 2927 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 170009.
Up-via summary (total 170009):

-----------------
 Active         0
     M1     54763
     M2     79482
     M3     23926
     M4      8797
     M5      2377
     M6       664
     M7         0
     M8         0
     M9         0
-----------------
       170009


[INFO DRT-0267] cpu time = 00:52:53, elapsed time = 00:03:30, memory = 3472.45 (MB), peak = 5602.98 (MB)

[INFO DRT-0180] Post processing.
Took 261 seconds: detailed_route -output_drc ./reports/asap7/aes/base/5_route_drc.rpt -output_maze ./results/asap7/aes/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 4:27.12[h:]min:sec. CPU time: user 4012.94 sys 149.03 (1558%). Peak memory: 5737448KB.
