
Memorias_e_cartas.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000029a0  080029bc  080029bc  000129bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800535c  0800535c  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  0800535c  0800535c  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800535c  0800535c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800535c  0800535c  0001535c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005360  08005360  00015360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08005364  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000088  080053ec  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  080053ec  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000754f  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000160e  00000000  00000000  00027600  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000748  00000000  00000000  00028c10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00017085  00000000  00000000  00029358  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000063c6  00000000  00000000  000403dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000828b6  00000000  00000000  000467a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000c9059  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000678  00000000  00000000  000c90d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00001f3c  00000000  00000000  000c9750  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080029a4 	.word	0x080029a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080029a4 	.word	0x080029a4

0800014c <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8000156:	2200      	movs	r2, #0
 8000158:	2110      	movs	r1, #16
 800015a:	480c      	ldr	r0, [pc, #48]	; (800018c <ST7789_WriteCommand+0x40>)
 800015c:	f001 f975 	bl	800144a <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 8000160:	2200      	movs	r2, #0
 8000162:	2101      	movs	r1, #1
 8000164:	480a      	ldr	r0, [pc, #40]	; (8000190 <ST7789_WriteCommand+0x44>)
 8000166:	f001 f970 	bl	800144a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800016a:	1df9      	adds	r1, r7, #7
 800016c:	f04f 33ff 	mov.w	r3, #4294967295
 8000170:	2201      	movs	r2, #1
 8000172:	4808      	ldr	r0, [pc, #32]	; (8000194 <ST7789_WriteCommand+0x48>)
 8000174:	f001 fdf0 	bl	8001d58 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000178:	2201      	movs	r2, #1
 800017a:	2110      	movs	r1, #16
 800017c:	4803      	ldr	r0, [pc, #12]	; (800018c <ST7789_WriteCommand+0x40>)
 800017e:	f001 f964 	bl	800144a <HAL_GPIO_WritePin>
}
 8000182:	bf00      	nop
 8000184:	3708      	adds	r7, #8
 8000186:	46bd      	mov	sp, r7
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010800 	.word	0x40010800
 8000190:	40010c00 	.word	0x40010c00
 8000194:	200000b4 	.word	0x200000b4

08000198 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b084      	sub	sp, #16
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 80001a2:	2200      	movs	r2, #0
 80001a4:	2110      	movs	r1, #16
 80001a6:	4815      	ldr	r0, [pc, #84]	; (80001fc <ST7789_WriteData+0x64>)
 80001a8:	f001 f94f 	bl	800144a <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 80001ac:	2201      	movs	r2, #1
 80001ae:	2101      	movs	r1, #1
 80001b0:	4813      	ldr	r0, [pc, #76]	; (8000200 <ST7789_WriteData+0x68>)
 80001b2:	f001 f94a 	bl	800144a <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 80001b6:	e015      	b.n	80001e4 <ST7789_WriteData+0x4c>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80001b8:	683b      	ldr	r3, [r7, #0]
 80001ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80001be:	4293      	cmp	r3, r2
 80001c0:	bf28      	it	cs
 80001c2:	4613      	movcs	r3, r2
 80001c4:	81fb      	strh	r3, [r7, #14]
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80001c6:	89fa      	ldrh	r2, [r7, #14]
 80001c8:	f04f 33ff 	mov.w	r3, #4294967295
 80001cc:	6879      	ldr	r1, [r7, #4]
 80001ce:	480d      	ldr	r0, [pc, #52]	; (8000204 <ST7789_WriteData+0x6c>)
 80001d0:	f001 fdc2 	bl	8001d58 <HAL_SPI_Transmit>
		#endif
		buff += chunk_size;
 80001d4:	89fb      	ldrh	r3, [r7, #14]
 80001d6:	687a      	ldr	r2, [r7, #4]
 80001d8:	4413      	add	r3, r2
 80001da:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 80001dc:	89fb      	ldrh	r3, [r7, #14]
 80001de:	683a      	ldr	r2, [r7, #0]
 80001e0:	1ad3      	subs	r3, r2, r3
 80001e2:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 80001e4:	683b      	ldr	r3, [r7, #0]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d1e6      	bne.n	80001b8 <ST7789_WriteData+0x20>
	}

	ST7789_UnSelect();
 80001ea:	2201      	movs	r2, #1
 80001ec:	2110      	movs	r1, #16
 80001ee:	4803      	ldr	r0, [pc, #12]	; (80001fc <ST7789_WriteData+0x64>)
 80001f0:	f001 f92b 	bl	800144a <HAL_GPIO_WritePin>
}
 80001f4:	bf00      	nop
 80001f6:	3710      	adds	r7, #16
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	40010800 	.word	0x40010800
 8000200:	40010c00 	.word	0x40010c00
 8000204:	200000b4 	.word	0x200000b4

08000208 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	4603      	mov	r3, r0
 8000210:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8000212:	2200      	movs	r2, #0
 8000214:	2110      	movs	r1, #16
 8000216:	480c      	ldr	r0, [pc, #48]	; (8000248 <ST7789_WriteSmallData+0x40>)
 8000218:	f001 f917 	bl	800144a <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 800021c:	2201      	movs	r2, #1
 800021e:	2101      	movs	r1, #1
 8000220:	480a      	ldr	r0, [pc, #40]	; (800024c <ST7789_WriteSmallData+0x44>)
 8000222:	f001 f912 	bl	800144a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000226:	1df9      	adds	r1, r7, #7
 8000228:	f04f 33ff 	mov.w	r3, #4294967295
 800022c:	2201      	movs	r2, #1
 800022e:	4808      	ldr	r0, [pc, #32]	; (8000250 <ST7789_WriteSmallData+0x48>)
 8000230:	f001 fd92 	bl	8001d58 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000234:	2201      	movs	r2, #1
 8000236:	2110      	movs	r1, #16
 8000238:	4803      	ldr	r0, [pc, #12]	; (8000248 <ST7789_WriteSmallData+0x40>)
 800023a:	f001 f906 	bl	800144a <HAL_GPIO_WritePin>
}
 800023e:	bf00      	nop
 8000240:	3708      	adds	r7, #8
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
 8000246:	bf00      	nop
 8000248:	40010800 	.word	0x40010800
 800024c:	40010c00 	.word	0x40010c00
 8000250:	200000b4 	.word	0x200000b4

08000254 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 800025e:	2036      	movs	r0, #54	; 0x36
 8000260:	f7ff ff74 	bl	800014c <ST7789_WriteCommand>
	switch (m) {
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	2b03      	cmp	r3, #3
 8000268:	d81a      	bhi.n	80002a0 <ST7789_SetRotation+0x4c>
 800026a:	a201      	add	r2, pc, #4	; (adr r2, 8000270 <ST7789_SetRotation+0x1c>)
 800026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000270:	08000281 	.word	0x08000281
 8000274:	08000289 	.word	0x08000289
 8000278:	08000291 	.word	0x08000291
 800027c:	08000299 	.word	0x08000299
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8000280:	20c0      	movs	r0, #192	; 0xc0
 8000282:	f7ff ffc1 	bl	8000208 <ST7789_WriteSmallData>
		break;
 8000286:	e00c      	b.n	80002a2 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000288:	20a0      	movs	r0, #160	; 0xa0
 800028a:	f7ff ffbd 	bl	8000208 <ST7789_WriteSmallData>
		break;
 800028e:	e008      	b.n	80002a2 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8000290:	2000      	movs	r0, #0
 8000292:	f7ff ffb9 	bl	8000208 <ST7789_WriteSmallData>
		break;
 8000296:	e004      	b.n	80002a2 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000298:	2060      	movs	r0, #96	; 0x60
 800029a:	f7ff ffb5 	bl	8000208 <ST7789_WriteSmallData>
		break;
 800029e:	e000      	b.n	80002a2 <ST7789_SetRotation+0x4e>
	default:
		break;
 80002a0:	bf00      	nop
	}
}
 80002a2:	bf00      	nop
 80002a4:	3708      	adds	r7, #8
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop

080002ac <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b087      	sub	sp, #28
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	4604      	mov	r4, r0
 80002b4:	4608      	mov	r0, r1
 80002b6:	4611      	mov	r1, r2
 80002b8:	461a      	mov	r2, r3
 80002ba:	4623      	mov	r3, r4
 80002bc:	80fb      	strh	r3, [r7, #6]
 80002be:	4603      	mov	r3, r0
 80002c0:	80bb      	strh	r3, [r7, #4]
 80002c2:	460b      	mov	r3, r1
 80002c4:	807b      	strh	r3, [r7, #2]
 80002c6:	4613      	mov	r3, r2
 80002c8:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 80002ca:	2200      	movs	r2, #0
 80002cc:	2110      	movs	r1, #16
 80002ce:	4824      	ldr	r0, [pc, #144]	; (8000360 <ST7789_SetAddressWindow+0xb4>)
 80002d0:	f001 f8bb 	bl	800144a <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 80002d4:	88fb      	ldrh	r3, [r7, #6]
 80002d6:	82fb      	strh	r3, [r7, #22]
 80002d8:	887b      	ldrh	r3, [r7, #2]
 80002da:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 80002dc:	88bb      	ldrh	r3, [r7, #4]
 80002de:	827b      	strh	r3, [r7, #18]
 80002e0:	883b      	ldrh	r3, [r7, #0]
 80002e2:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 80002e4:	202a      	movs	r0, #42	; 0x2a
 80002e6:	f7ff ff31 	bl	800014c <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 80002ea:	8afb      	ldrh	r3, [r7, #22]
 80002ec:	0a1b      	lsrs	r3, r3, #8
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	b2db      	uxtb	r3, r3
 80002f2:	733b      	strb	r3, [r7, #12]
 80002f4:	8afb      	ldrh	r3, [r7, #22]
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	737b      	strb	r3, [r7, #13]
 80002fa:	8abb      	ldrh	r3, [r7, #20]
 80002fc:	0a1b      	lsrs	r3, r3, #8
 80002fe:	b29b      	uxth	r3, r3
 8000300:	b2db      	uxtb	r3, r3
 8000302:	73bb      	strb	r3, [r7, #14]
 8000304:	8abb      	ldrh	r3, [r7, #20]
 8000306:	b2db      	uxtb	r3, r3
 8000308:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 800030a:	f107 030c 	add.w	r3, r7, #12
 800030e:	2104      	movs	r1, #4
 8000310:	4618      	mov	r0, r3
 8000312:	f7ff ff41 	bl	8000198 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8000316:	202b      	movs	r0, #43	; 0x2b
 8000318:	f7ff ff18 	bl	800014c <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 800031c:	8a7b      	ldrh	r3, [r7, #18]
 800031e:	0a1b      	lsrs	r3, r3, #8
 8000320:	b29b      	uxth	r3, r3
 8000322:	b2db      	uxtb	r3, r3
 8000324:	723b      	strb	r3, [r7, #8]
 8000326:	8a7b      	ldrh	r3, [r7, #18]
 8000328:	b2db      	uxtb	r3, r3
 800032a:	727b      	strb	r3, [r7, #9]
 800032c:	8a3b      	ldrh	r3, [r7, #16]
 800032e:	0a1b      	lsrs	r3, r3, #8
 8000330:	b29b      	uxth	r3, r3
 8000332:	b2db      	uxtb	r3, r3
 8000334:	72bb      	strb	r3, [r7, #10]
 8000336:	8a3b      	ldrh	r3, [r7, #16]
 8000338:	b2db      	uxtb	r3, r3
 800033a:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 800033c:	f107 0308 	add.w	r3, r7, #8
 8000340:	2104      	movs	r1, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ff28 	bl	8000198 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8000348:	202c      	movs	r0, #44	; 0x2c
 800034a:	f7ff feff 	bl	800014c <ST7789_WriteCommand>
	ST7789_UnSelect();
 800034e:	2201      	movs	r2, #1
 8000350:	2110      	movs	r1, #16
 8000352:	4803      	ldr	r0, [pc, #12]	; (8000360 <ST7789_SetAddressWindow+0xb4>)
 8000354:	f001 f879 	bl	800144a <HAL_GPIO_WritePin>
}
 8000358:	bf00      	nop
 800035a:	371c      	adds	r7, #28
 800035c:	46bd      	mov	sp, r7
 800035e:	bd90      	pop	{r4, r7, pc}
 8000360:	40010800 	.word	0x40010800

08000364 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 8000364:	b590      	push	{r4, r7, lr}
 8000366:	b08b      	sub	sp, #44	; 0x2c
 8000368:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
	#endif
	HAL_Delay(25);
 800036a:	2019      	movs	r0, #25
 800036c:	f000 fdf6 	bl	8000f5c <HAL_Delay>
    ST7789_RST_Clr();
 8000370:	2200      	movs	r2, #0
 8000372:	2102      	movs	r1, #2
 8000374:	4846      	ldr	r0, [pc, #280]	; (8000490 <ST7789_Init+0x12c>)
 8000376:	f001 f868 	bl	800144a <HAL_GPIO_WritePin>
    HAL_Delay(25);
 800037a:	2019      	movs	r0, #25
 800037c:	f000 fdee 	bl	8000f5c <HAL_Delay>
    ST7789_RST_Set();
 8000380:	2201      	movs	r2, #1
 8000382:	2102      	movs	r1, #2
 8000384:	4842      	ldr	r0, [pc, #264]	; (8000490 <ST7789_Init+0x12c>)
 8000386:	f001 f860 	bl	800144a <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800038a:	2032      	movs	r0, #50	; 0x32
 800038c:	f000 fde6 	bl	8000f5c <HAL_Delay>
		
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8000390:	203a      	movs	r0, #58	; 0x3a
 8000392:	f7ff fedb 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8000396:	2055      	movs	r0, #85	; 0x55
 8000398:	f7ff ff36 	bl	8000208 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 800039c:	20b2      	movs	r0, #178	; 0xb2
 800039e:	f7ff fed5 	bl	800014c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 80003a2:	4a3c      	ldr	r2, [pc, #240]	; (8000494 <ST7789_Init+0x130>)
 80003a4:	f107 0320 	add.w	r3, r7, #32
 80003a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80003ac:	6018      	str	r0, [r3, #0]
 80003ae:	3304      	adds	r3, #4
 80003b0:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 80003b2:	f107 0320 	add.w	r3, r7, #32
 80003b6:	2105      	movs	r1, #5
 80003b8:	4618      	mov	r0, r3
 80003ba:	f7ff feed 	bl	8000198 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 80003be:	2002      	movs	r0, #2
 80003c0:	f7ff ff48 	bl	8000254 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 80003c4:	20b7      	movs	r0, #183	; 0xb7
 80003c6:	f7ff fec1 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 80003ca:	2035      	movs	r0, #53	; 0x35
 80003cc:	f7ff ff1c 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 80003d0:	20bb      	movs	r0, #187	; 0xbb
 80003d2:	f7ff febb 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 80003d6:	2019      	movs	r0, #25
 80003d8:	f7ff ff16 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 80003dc:	20c0      	movs	r0, #192	; 0xc0
 80003de:	f7ff feb5 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 80003e2:	202c      	movs	r0, #44	; 0x2c
 80003e4:	f7ff ff10 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 80003e8:	20c2      	movs	r0, #194	; 0xc2
 80003ea:	f7ff feaf 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 80003ee:	2001      	movs	r0, #1
 80003f0:	f7ff ff0a 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 80003f4:	20c3      	movs	r0, #195	; 0xc3
 80003f6:	f7ff fea9 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 80003fa:	2012      	movs	r0, #18
 80003fc:	f7ff ff04 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8000400:	20c4      	movs	r0, #196	; 0xc4
 8000402:	f7ff fea3 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8000406:	2020      	movs	r0, #32
 8000408:	f7ff fefe 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 800040c:	20c6      	movs	r0, #198	; 0xc6
 800040e:	f7ff fe9d 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8000412:	200f      	movs	r0, #15
 8000414:	f7ff fef8 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8000418:	20d0      	movs	r0, #208	; 0xd0
 800041a:	f7ff fe97 	bl	800014c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 800041e:	20a4      	movs	r0, #164	; 0xa4
 8000420:	f7ff fef2 	bl	8000208 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8000424:	20a1      	movs	r0, #161	; 0xa1
 8000426:	f7ff feef 	bl	8000208 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 800042a:	20e0      	movs	r0, #224	; 0xe0
 800042c:	f7ff fe8e 	bl	800014c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8000430:	4b19      	ldr	r3, [pc, #100]	; (8000498 <ST7789_Init+0x134>)
 8000432:	f107 0410 	add.w	r4, r7, #16
 8000436:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000438:	c407      	stmia	r4!, {r0, r1, r2}
 800043a:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 800043c:	f107 0310 	add.w	r3, r7, #16
 8000440:	210e      	movs	r1, #14
 8000442:	4618      	mov	r0, r3
 8000444:	f7ff fea8 	bl	8000198 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8000448:	20e1      	movs	r0, #225	; 0xe1
 800044a:	f7ff fe7f 	bl	800014c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 800044e:	4b13      	ldr	r3, [pc, #76]	; (800049c <ST7789_Init+0x138>)
 8000450:	463c      	mov	r4, r7
 8000452:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000454:	c407      	stmia	r4!, {r0, r1, r2}
 8000456:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8000458:	463b      	mov	r3, r7
 800045a:	210e      	movs	r1, #14
 800045c:	4618      	mov	r0, r3
 800045e:	f7ff fe9b 	bl	8000198 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 8000462:	2021      	movs	r0, #33	; 0x21
 8000464:	f7ff fe72 	bl	800014c <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8000468:	2011      	movs	r0, #17
 800046a:	f7ff fe6f 	bl	800014c <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 800046e:	2013      	movs	r0, #19
 8000470:	f7ff fe6c 	bl	800014c <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8000474:	2029      	movs	r0, #41	; 0x29
 8000476:	f7ff fe69 	bl	800014c <ST7789_WriteCommand>

	HAL_Delay(50);
 800047a:	2032      	movs	r0, #50	; 0x32
 800047c:	f000 fd6e 	bl	8000f5c <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8000480:	2000      	movs	r0, #0
 8000482:	f000 f80d 	bl	80004a0 <ST7789_Fill_Color>
}
 8000486:	bf00      	nop
 8000488:	372c      	adds	r7, #44	; 0x2c
 800048a:	46bd      	mov	sp, r7
 800048c:	bd90      	pop	{r4, r7, pc}
 800048e:	bf00      	nop
 8000490:	40010c00 	.word	0x40010c00
 8000494:	080029bc 	.word	0x080029bc
 8000498:	080029c4 	.word	0x080029c4
 800049c:	080029d4 	.word	0x080029d4

080004a0 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 80004aa:	23ef      	movs	r3, #239	; 0xef
 80004ac:	22ef      	movs	r2, #239	; 0xef
 80004ae:	2100      	movs	r1, #0
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff fefb 	bl	80002ac <ST7789_SetAddressWindow>
			memset(disp_buf, color, sizeof(disp_buf));
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
		}
	#else
		uint16_t j;
		for (i = 0; i < ST7789_WIDTH; i++)
 80004b6:	2300      	movs	r3, #0
 80004b8:	81fb      	strh	r3, [r7, #14]
 80004ba:	e019      	b.n	80004f0 <ST7789_Fill_Color+0x50>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 80004bc:	2300      	movs	r3, #0
 80004be:	81bb      	strh	r3, [r7, #12]
 80004c0:	e010      	b.n	80004e4 <ST7789_Fill_Color+0x44>
					uint8_t data[] = {color >> 8, color & 0xFF};
 80004c2:	88fb      	ldrh	r3, [r7, #6]
 80004c4:	0a1b      	lsrs	r3, r3, #8
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	723b      	strb	r3, [r7, #8]
 80004cc:	88fb      	ldrh	r3, [r7, #6]
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	727b      	strb	r3, [r7, #9]
					ST7789_WriteData(data, sizeof(data));
 80004d2:	f107 0308 	add.w	r3, r7, #8
 80004d6:	2102      	movs	r1, #2
 80004d8:	4618      	mov	r0, r3
 80004da:	f7ff fe5d 	bl	8000198 <ST7789_WriteData>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 80004de:	89bb      	ldrh	r3, [r7, #12]
 80004e0:	3301      	adds	r3, #1
 80004e2:	81bb      	strh	r3, [r7, #12]
 80004e4:	89bb      	ldrh	r3, [r7, #12]
 80004e6:	2bef      	cmp	r3, #239	; 0xef
 80004e8:	d9eb      	bls.n	80004c2 <ST7789_Fill_Color+0x22>
		for (i = 0; i < ST7789_WIDTH; i++)
 80004ea:	89fb      	ldrh	r3, [r7, #14]
 80004ec:	3301      	adds	r3, #1
 80004ee:	81fb      	strh	r3, [r7, #14]
 80004f0:	89fb      	ldrh	r3, [r7, #14]
 80004f2:	2bef      	cmp	r3, #239	; 0xef
 80004f4:	d9e2      	bls.n	80004bc <ST7789_Fill_Color+0x1c>
				}
	#endif
	//ALGG ST7789_UnSelect();
}
 80004f6:	bf00      	nop
 80004f8:	3710      	adds	r7, #16
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
	...

08000500 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8000500:	b082      	sub	sp, #8
 8000502:	b590      	push	{r4, r7, lr}
 8000504:	b089      	sub	sp, #36	; 0x24
 8000506:	af00      	add	r7, sp, #0
 8000508:	637b      	str	r3, [r7, #52]	; 0x34
 800050a:	4603      	mov	r3, r0
 800050c:	80fb      	strh	r3, [r7, #6]
 800050e:	460b      	mov	r3, r1
 8000510:	80bb      	strh	r3, [r7, #4]
 8000512:	4613      	mov	r3, r2
 8000514:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 8000516:	2200      	movs	r2, #0
 8000518:	2110      	movs	r1, #16
 800051a:	4838      	ldr	r0, [pc, #224]	; (80005fc <ST7789_WriteChar+0xfc>)
 800051c:	f000 ff95 	bl	800144a <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000520:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000524:	b29a      	uxth	r2, r3
 8000526:	88fb      	ldrh	r3, [r7, #6]
 8000528:	4413      	add	r3, r2
 800052a:	b29b      	uxth	r3, r3
 800052c:	3b01      	subs	r3, #1
 800052e:	b29c      	uxth	r4, r3
 8000530:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000534:	b29a      	uxth	r2, r3
 8000536:	88bb      	ldrh	r3, [r7, #4]
 8000538:	4413      	add	r3, r2
 800053a:	b29b      	uxth	r3, r3
 800053c:	3b01      	subs	r3, #1
 800053e:	b29b      	uxth	r3, r3
 8000540:	88b9      	ldrh	r1, [r7, #4]
 8000542:	88f8      	ldrh	r0, [r7, #6]
 8000544:	4622      	mov	r2, r4
 8000546:	f7ff feb1 	bl	80002ac <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 800054a:	2300      	movs	r3, #0
 800054c:	61fb      	str	r3, [r7, #28]
 800054e:	e043      	b.n	80005d8 <ST7789_WriteChar+0xd8>
		b = font.data[(ch - 32) * font.height + i];
 8000550:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000552:	78fb      	ldrb	r3, [r7, #3]
 8000554:	3b20      	subs	r3, #32
 8000556:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 800055a:	fb01 f303 	mul.w	r3, r1, r3
 800055e:	4619      	mov	r1, r3
 8000560:	69fb      	ldr	r3, [r7, #28]
 8000562:	440b      	add	r3, r1
 8000564:	005b      	lsls	r3, r3, #1
 8000566:	4413      	add	r3, r2
 8000568:	881b      	ldrh	r3, [r3, #0]
 800056a:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 800056c:	2300      	movs	r3, #0
 800056e:	61bb      	str	r3, [r7, #24]
 8000570:	e029      	b.n	80005c6 <ST7789_WriteChar+0xc6>
			if ((b << j) & 0x8000) {
 8000572:	697a      	ldr	r2, [r7, #20]
 8000574:	69bb      	ldr	r3, [r7, #24]
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800057e:	2b00      	cmp	r3, #0
 8000580:	d00e      	beq.n	80005a0 <ST7789_WriteChar+0xa0>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8000582:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000584:	0a1b      	lsrs	r3, r3, #8
 8000586:	b29b      	uxth	r3, r3
 8000588:	b2db      	uxtb	r3, r3
 800058a:	743b      	strb	r3, [r7, #16]
 800058c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800058e:	b2db      	uxtb	r3, r3
 8000590:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8000592:	f107 0310 	add.w	r3, r7, #16
 8000596:	2102      	movs	r1, #2
 8000598:	4618      	mov	r0, r3
 800059a:	f7ff fdfd 	bl	8000198 <ST7789_WriteData>
 800059e:	e00f      	b.n	80005c0 <ST7789_WriteChar+0xc0>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 80005a0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80005a4:	0a1b      	lsrs	r3, r3, #8
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	733b      	strb	r3, [r7, #12]
 80005ac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	2102      	movs	r1, #2
 80005ba:	4618      	mov	r0, r3
 80005bc:	f7ff fdec 	bl	8000198 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 80005c0:	69bb      	ldr	r3, [r7, #24]
 80005c2:	3301      	adds	r3, #1
 80005c4:	61bb      	str	r3, [r7, #24]
 80005c6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80005ca:	461a      	mov	r2, r3
 80005cc:	69bb      	ldr	r3, [r7, #24]
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d3cf      	bcc.n	8000572 <ST7789_WriteChar+0x72>
	for (i = 0; i < font.height; i++) {
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	3301      	adds	r3, #1
 80005d6:	61fb      	str	r3, [r7, #28]
 80005d8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80005dc:	461a      	mov	r2, r3
 80005de:	69fb      	ldr	r3, [r7, #28]
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d3b5      	bcc.n	8000550 <ST7789_WriteChar+0x50>
			}
		}
	}
	ST7789_UnSelect();
 80005e4:	2201      	movs	r2, #1
 80005e6:	2110      	movs	r1, #16
 80005e8:	4804      	ldr	r0, [pc, #16]	; (80005fc <ST7789_WriteChar+0xfc>)
 80005ea:	f000 ff2e 	bl	800144a <HAL_GPIO_WritePin>
}
 80005ee:	bf00      	nop
 80005f0:	3724      	adds	r7, #36	; 0x24
 80005f2:	46bd      	mov	sp, r7
 80005f4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80005f8:	b002      	add	sp, #8
 80005fa:	4770      	bx	lr
 80005fc:	40010800 	.word	0x40010800

08000600 <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8000600:	b082      	sub	sp, #8
 8000602:	b580      	push	{r7, lr}
 8000604:	b088      	sub	sp, #32
 8000606:	af04      	add	r7, sp, #16
 8000608:	603a      	str	r2, [r7, #0]
 800060a:	61fb      	str	r3, [r7, #28]
 800060c:	4603      	mov	r3, r0
 800060e:	80fb      	strh	r3, [r7, #6]
 8000610:	460b      	mov	r3, r1
 8000612:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 8000614:	2200      	movs	r2, #0
 8000616:	2110      	movs	r1, #16
 8000618:	4826      	ldr	r0, [pc, #152]	; (80006b4 <ST7789_WriteString+0xb4>)
 800061a:	f000 ff16 	bl	800144a <HAL_GPIO_WritePin>
	const start_x = x;
 800061e:	88fb      	ldrh	r3, [r7, #6]
 8000620:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000622:	e035      	b.n	8000690 <ST7789_WriteString+0x90>
		if (x + font.width >= ST7789_WIDTH
 8000624:	88fb      	ldrh	r3, [r7, #6]
 8000626:	7f3a      	ldrb	r2, [r7, #28]
 8000628:	4413      	add	r3, r2
 800062a:	2bef      	cmp	r3, #239	; 0xef
 800062c:	dc03      	bgt.n	8000636 <ST7789_WriteString+0x36>
				|| *str == '\n') {
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b0a      	cmp	r3, #10
 8000634:	d117      	bne.n	8000666 <ST7789_WriteString+0x66>
			x = start_x;
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 800063a:	7f7b      	ldrb	r3, [r7, #29]
 800063c:	b29a      	uxth	r2, r3
 800063e:	88bb      	ldrh	r3, [r7, #4]
 8000640:	4413      	add	r3, r2
 8000642:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8000644:	88bb      	ldrh	r3, [r7, #4]
 8000646:	7f7a      	ldrb	r2, [r7, #29]
 8000648:	4413      	add	r3, r2
 800064a:	2bef      	cmp	r3, #239	; 0xef
 800064c:	dc25      	bgt.n	800069a <ST7789_WriteString+0x9a>
				break;
			}

			if (*str == ' ' || *str == '\n') {
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b20      	cmp	r3, #32
 8000654:	d003      	beq.n	800065e <ST7789_WriteString+0x5e>
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b0a      	cmp	r3, #10
 800065c:	d103      	bne.n	8000666 <ST7789_WriteString+0x66>
				// skip spaces in the beginning of the new line
				str++;
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	3301      	adds	r3, #1
 8000662:	603b      	str	r3, [r7, #0]
				continue;
 8000664:	e014      	b.n	8000690 <ST7789_WriteString+0x90>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	781a      	ldrb	r2, [r3, #0]
 800066a:	88b9      	ldrh	r1, [r7, #4]
 800066c:	88f8      	ldrh	r0, [r7, #6]
 800066e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000670:	9302      	str	r3, [sp, #8]
 8000672:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	6a3b      	ldr	r3, [r7, #32]
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	69fb      	ldr	r3, [r7, #28]
 800067c:	f7ff ff40 	bl	8000500 <ST7789_WriteChar>
		x += font.width;
 8000680:	7f3b      	ldrb	r3, [r7, #28]
 8000682:	b29a      	uxth	r2, r3
 8000684:	88fb      	ldrh	r3, [r7, #6]
 8000686:	4413      	add	r3, r2
 8000688:	80fb      	strh	r3, [r7, #6]
		str++;
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d1c5      	bne.n	8000624 <ST7789_WriteString+0x24>
 8000698:	e000      	b.n	800069c <ST7789_WriteString+0x9c>
				break;
 800069a:	bf00      	nop
	}
	ST7789_UnSelect();
 800069c:	2201      	movs	r2, #1
 800069e:	2110      	movs	r1, #16
 80006a0:	4804      	ldr	r0, [pc, #16]	; (80006b4 <ST7789_WriteString+0xb4>)
 80006a2:	f000 fed2 	bl	800144a <HAL_GPIO_WritePin>
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006b0:	b002      	add	sp, #8
 80006b2:	4770      	bx	lr
 80006b4:	40010800 	.word	0x40010800

080006b8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80006be:	f000 fbeb 	bl	8000e98 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80006c2:	f000 f821 	bl	8000708 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80006c6:	f000 f897 	bl	80007f8 <MX_GPIO_Init>
	MX_SPI1_Init();
 80006ca:	f000 f85f 	bl	800078c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	ST7789_Init();
 80006ce:	f7ff fe49 	bl	8000364 <ST7789_Init>
	Menu();
 80006d2:	f000 f8f1 	bl	80008b8 <Menu>
	AwaitForAnyButton();
 80006d6:	f000 fa0d 	bl	8000af4 <AwaitForAnyButton>
	SelectDifficulty();
 80006da:	f000 f9d5 	bl	8000a88 <SelectDifficulty>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		char Buttons[3];
		const char toPress[3] = {10, 11, 12};
 80006de:	4a09      	ldr	r2, [pc, #36]	; (8000704 <main+0x4c>)
 80006e0:	463b      	mov	r3, r7
 80006e2:	6812      	ldr	r2, [r2, #0]
 80006e4:	4611      	mov	r1, r2
 80006e6:	8019      	strh	r1, [r3, #0]
 80006e8:	3302      	adds	r3, #2
 80006ea:	0c12      	lsrs	r2, r2, #16
 80006ec:	701a      	strb	r2, [r3, #0]
		DetectButtonPress((char *)toPress, Buttons, 3);
 80006ee:	1d39      	adds	r1, r7, #4
 80006f0:	463b      	mov	r3, r7
 80006f2:	2203      	movs	r2, #3
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 fa64 	bl	8000bc2 <DetectButtonPress>
		HAL_Delay(1);
 80006fa:	2001      	movs	r0, #1
 80006fc:	f000 fc2e 	bl	8000f5c <HAL_Delay>
	while (1) {
 8000700:	e7ed      	b.n	80006de <main+0x26>
 8000702:	bf00      	nop
 8000704:	08002a78 	.word	0x08002a78

08000708 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b090      	sub	sp, #64	; 0x40
 800070c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800070e:	f107 0318 	add.w	r3, r7, #24
 8000712:	2228      	movs	r2, #40	; 0x28
 8000714:	2100      	movs	r1, #0
 8000716:	4618      	mov	r0, r3
 8000718:	f001 fd2a 	bl	8002170 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072a:	2302      	movs	r3, #2
 800072c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072e:	2301      	movs	r3, #1
 8000730:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000732:	2310      	movs	r3, #16
 8000734:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000736:	2302      	movs	r3, #2
 8000738:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800073a:	2300      	movs	r3, #0
 800073c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800073e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000742:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000744:	f107 0318 	add.w	r3, r7, #24
 8000748:	4618      	mov	r0, r3
 800074a:	f000 fe97 	bl	800147c <HAL_RCC_OscConfig>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <SystemClock_Config+0x50>
		Error_Handler();
 8000754:	f000 fa95 	bl	8000c82 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000758:	230f      	movs	r3, #15
 800075a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075c:	2302      	movs	r3, #2
 800075e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000768:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2102      	movs	r1, #2
 8000772:	4618      	mov	r0, r3
 8000774:	f001 f902 	bl	800197c <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x7a>
		Error_Handler();
 800077e:	f000 fa80 	bl	8000c82 <Error_Handler>
	}
}
 8000782:	bf00      	nop
 8000784:	3740      	adds	r7, #64	; 0x40
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000790:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <MX_SPI1_Init+0x64>)
 8000792:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <MX_SPI1_Init+0x68>)
 8000794:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000796:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <MX_SPI1_Init+0x64>)
 8000798:	f44f 7282 	mov.w	r2, #260	; 0x104
 800079c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800079e:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007a4:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80007aa:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007bc:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007c0:	2208      	movs	r2, #8
 80007c2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007c4:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d0:	4b07      	ldr	r3, [pc, #28]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007d8:	220a      	movs	r2, #10
 80007da:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <MX_SPI1_Init+0x64>)
 80007de:	f001 fa37 	bl	8001c50 <HAL_SPI_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_SPI1_Init+0x60>
		Error_Handler();
 80007e8:	f000 fa4b 	bl	8000c82 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	200000b4 	.word	0x200000b4
 80007f4:	40013000 	.word	0x40013000

080007f8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80007fe:	f107 0308 	add.w	r3, r7, #8
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800080c:	4b27      	ldr	r3, [pc, #156]	; (80008ac <MX_GPIO_Init+0xb4>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	4a26      	ldr	r2, [pc, #152]	; (80008ac <MX_GPIO_Init+0xb4>)
 8000812:	f043 0304 	orr.w	r3, r3, #4
 8000816:	6193      	str	r3, [r2, #24]
 8000818:	4b24      	ldr	r3, [pc, #144]	; (80008ac <MX_GPIO_Init+0xb4>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	f003 0304 	and.w	r3, r3, #4
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000824:	4b21      	ldr	r3, [pc, #132]	; (80008ac <MX_GPIO_Init+0xb4>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	4a20      	ldr	r2, [pc, #128]	; (80008ac <MX_GPIO_Init+0xb4>)
 800082a:	f043 0308 	orr.w	r3, r3, #8
 800082e:	6193      	str	r3, [r2, #24]
 8000830:	4b1e      	ldr	r3, [pc, #120]	; (80008ac <MX_GPIO_Init+0xb4>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	f003 0308 	and.w	r3, r3, #8
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	2110      	movs	r1, #16
 8000840:	481b      	ldr	r0, [pc, #108]	; (80008b0 <MX_GPIO_Init+0xb8>)
 8000842:	f000 fe02 	bl	800144a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, ST7789_DC_Pin | ST7789_RST_Pin | GPIO_PIN_3,
 8000846:	2200      	movs	r2, #0
 8000848:	210b      	movs	r1, #11
 800084a:	481a      	ldr	r0, [pc, #104]	; (80008b4 <MX_GPIO_Init+0xbc>)
 800084c:	f000 fdfd 	bl	800144a <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : ST7789_CS_Pin */
	GPIO_InitStruct.Pin = ST7789_CS_Pin;
 8000850:	2310      	movs	r3, #16
 8000852:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000854:	2301      	movs	r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085c:	2302      	movs	r3, #2
 800085e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(ST7789_CS_GPIO_Port, &GPIO_InitStruct);
 8000860:	f107 0308 	add.w	r3, r7, #8
 8000864:	4619      	mov	r1, r3
 8000866:	4812      	ldr	r0, [pc, #72]	; (80008b0 <MX_GPIO_Init+0xb8>)
 8000868:	f000 fc7e 	bl	8001168 <HAL_GPIO_Init>

	/*Configure GPIO pins : ST7789_DC_Pin ST7789_RST_Pin PB3 */
	GPIO_InitStruct.Pin = ST7789_DC_Pin | ST7789_RST_Pin | GPIO_PIN_3;
 800086c:	230b      	movs	r3, #11
 800086e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2302      	movs	r3, #2
 800087a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800087c:	f107 0308 	add.w	r3, r7, #8
 8000880:	4619      	mov	r1, r3
 8000882:	480c      	ldr	r0, [pc, #48]	; (80008b4 <MX_GPIO_Init+0xbc>)
 8000884:	f000 fc70 	bl	8001168 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA9 PA10 PA11 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8000888:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 800088c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000892:	2301      	movs	r3, #1
 8000894:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000896:	f107 0308 	add.w	r3, r7, #8
 800089a:	4619      	mov	r1, r3
 800089c:	4804      	ldr	r0, [pc, #16]	; (80008b0 <MX_GPIO_Init+0xb8>)
 800089e:	f000 fc63 	bl	8001168 <HAL_GPIO_Init>

}
 80008a2:	bf00      	nop
 80008a4:	3718      	adds	r7, #24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40021000 	.word	0x40021000
 80008b0:	40010800 	.word	0x40010800
 80008b4:	40010c00 	.word	0x40010c00

080008b8 <Menu>:

/* USER CODE BEGIN 4 */

void Menu() {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af04      	add	r7, sp, #16
	ST7789_WriteString(90, 60, "MENU", Font_16x26, WHITE, BLACK);
 80008be:	4b28      	ldr	r3, [pc, #160]	; (8000960 <Menu+0xa8>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	9202      	str	r2, [sp, #8]
 80008c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008c8:	9201      	str	r2, [sp, #4]
 80008ca:	685a      	ldr	r2, [r3, #4]
 80008cc:	9200      	str	r2, [sp, #0]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a24      	ldr	r2, [pc, #144]	; (8000964 <Menu+0xac>)
 80008d2:	213c      	movs	r1, #60	; 0x3c
 80008d4:	205a      	movs	r0, #90	; 0x5a
 80008d6:	f7ff fe93 	bl	8000600 <ST7789_WriteString>
	ST7789_WriteString(60, 120, "New Game", Font_11x18, WHITE, BLACK);
 80008da:	4b23      	ldr	r3, [pc, #140]	; (8000968 <Menu+0xb0>)
 80008dc:	2200      	movs	r2, #0
 80008de:	9202      	str	r2, [sp, #8]
 80008e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008e4:	9201      	str	r2, [sp, #4]
 80008e6:	685a      	ldr	r2, [r3, #4]
 80008e8:	9200      	str	r2, [sp, #0]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a1f      	ldr	r2, [pc, #124]	; (800096c <Menu+0xb4>)
 80008ee:	2178      	movs	r1, #120	; 0x78
 80008f0:	203c      	movs	r0, #60	; 0x3c
 80008f2:	f7ff fe85 	bl	8000600 <ST7789_WriteString>
	char *result;
	sprintf(result, "Record: %i", record);
 80008f6:	4b1e      	ldr	r3, [pc, #120]	; (8000970 <Menu+0xb8>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	461a      	mov	r2, r3
 80008fc:	491d      	ldr	r1, [pc, #116]	; (8000974 <Menu+0xbc>)
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f001 fc3e 	bl	8002180 <siprintf>
	ST7789_WriteString(60, 140, result, Font_11x18, WHITE, BLACK);
 8000904:	4b18      	ldr	r3, [pc, #96]	; (8000968 <Menu+0xb0>)
 8000906:	2200      	movs	r2, #0
 8000908:	9202      	str	r2, [sp, #8]
 800090a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800090e:	9201      	str	r2, [sp, #4]
 8000910:	685a      	ldr	r2, [r3, #4]
 8000912:	9200      	str	r2, [sp, #0]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	218c      	movs	r1, #140	; 0x8c
 800091a:	203c      	movs	r0, #60	; 0x3c
 800091c:	f7ff fe70 	bl	8000600 <ST7789_WriteString>

	ST7789_WriteString(36, 180, "Pressione qualquer botao", Font_7x10, WHITE,
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <Menu+0xc0>)
 8000922:	2200      	movs	r2, #0
 8000924:	9202      	str	r2, [sp, #8]
 8000926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800092a:	9201      	str	r2, [sp, #4]
 800092c:	685a      	ldr	r2, [r3, #4]
 800092e:	9200      	str	r2, [sp, #0]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a12      	ldr	r2, [pc, #72]	; (800097c <Menu+0xc4>)
 8000934:	21b4      	movs	r1, #180	; 0xb4
 8000936:	2024      	movs	r0, #36	; 0x24
 8000938:	f7ff fe62 	bl	8000600 <ST7789_WriteString>
	BLACK);
	ST7789_WriteString(82, 190, "Pra comecar", Font_7x10, WHITE, BLACK);
 800093c:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <Menu+0xc0>)
 800093e:	2200      	movs	r2, #0
 8000940:	9202      	str	r2, [sp, #8]
 8000942:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000946:	9201      	str	r2, [sp, #4]
 8000948:	685a      	ldr	r2, [r3, #4]
 800094a:	9200      	str	r2, [sp, #0]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0c      	ldr	r2, [pc, #48]	; (8000980 <Menu+0xc8>)
 8000950:	21be      	movs	r1, #190	; 0xbe
 8000952:	2052      	movs	r0, #82	; 0x52
 8000954:	f7ff fe54 	bl	8000600 <ST7789_WriteString>
}
 8000958:	bf00      	nop
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000010 	.word	0x20000010
 8000964:	08002a7c 	.word	0x08002a7c
 8000968:	20000008 	.word	0x20000008
 800096c:	08002a84 	.word	0x08002a84
 8000970:	200000a4 	.word	0x200000a4
 8000974:	08002a90 	.word	0x08002a90
 8000978:	20000000 	.word	0x20000000
 800097c:	08002a9c 	.word	0x08002a9c
 8000980:	08002ab8 	.word	0x08002ab8

08000984 <PrintSelectDifficulty>:
void PrintSelectDifficulty(char SelectedColor) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af04      	add	r7, sp, #16
 800098a:	4603      	mov	r3, r0
 800098c:	71fb      	strb	r3, [r7, #7]
	ST7789_Fill_Color(BLACK);
 800098e:	2000      	movs	r0, #0
 8000990:	f7ff fd86 	bl	80004a0 <ST7789_Fill_Color>
	ST7789_WriteString(20, 30, "Selecione uma\ndificuldade:", Font_11x18, WHITE,
 8000994:	4b38      	ldr	r3, [pc, #224]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 8000996:	2200      	movs	r2, #0
 8000998:	9202      	str	r2, [sp, #8]
 800099a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800099e:	9201      	str	r2, [sp, #4]
 80009a0:	685a      	ldr	r2, [r3, #4]
 80009a2:	9200      	str	r2, [sp, #0]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a35      	ldr	r2, [pc, #212]	; (8000a7c <PrintSelectDifficulty+0xf8>)
 80009a8:	211e      	movs	r1, #30
 80009aa:	2014      	movs	r0, #20
 80009ac:	f7ff fe28 	bl	8000600 <ST7789_WriteString>
	BLACK);

	switch (SelectedColor) {
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d021      	beq.n	80009fa <PrintSelectDifficulty+0x76>
 80009b6:	2b02      	cmp	r3, #2
 80009b8:	d03c      	beq.n	8000a34 <PrintSelectDifficulty+0xb0>
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d000      	beq.n	80009c0 <PrintSelectDifficulty+0x3c>
	case 2:
		ST7789_WriteString(10, 120, "- 4x4", Font_11x18, WHITE, BLACK);
		ST7789_WriteString(10, 140, "- 6x6", Font_11x18, YELLOW, BLACK);
		break;
	default:
		break;
 80009be:	e056      	b.n	8000a6e <PrintSelectDifficulty+0xea>
		ST7789_WriteString(10, 120, "- 4x4", Font_11x18, WHITE, BLACK);
 80009c0:	4b2d      	ldr	r3, [pc, #180]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	9202      	str	r2, [sp, #8]
 80009c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009ca:	9201      	str	r2, [sp, #4]
 80009cc:	685a      	ldr	r2, [r3, #4]
 80009ce:	9200      	str	r2, [sp, #0]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a2b      	ldr	r2, [pc, #172]	; (8000a80 <PrintSelectDifficulty+0xfc>)
 80009d4:	2178      	movs	r1, #120	; 0x78
 80009d6:	200a      	movs	r0, #10
 80009d8:	f7ff fe12 	bl	8000600 <ST7789_WriteString>
		ST7789_WriteString(10, 140, "- 6x6", Font_11x18, WHITE, BLACK);
 80009dc:	4b26      	ldr	r3, [pc, #152]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 80009de:	2200      	movs	r2, #0
 80009e0:	9202      	str	r2, [sp, #8]
 80009e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009e6:	9201      	str	r2, [sp, #4]
 80009e8:	685a      	ldr	r2, [r3, #4]
 80009ea:	9200      	str	r2, [sp, #0]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a25      	ldr	r2, [pc, #148]	; (8000a84 <PrintSelectDifficulty+0x100>)
 80009f0:	218c      	movs	r1, #140	; 0x8c
 80009f2:	200a      	movs	r0, #10
 80009f4:	f7ff fe04 	bl	8000600 <ST7789_WriteString>
		break;
 80009f8:	e039      	b.n	8000a6e <PrintSelectDifficulty+0xea>
		ST7789_WriteString(10, 120, "- 4x4", Font_11x18, YELLOW, BLACK);
 80009fa:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	9202      	str	r2, [sp, #8]
 8000a00:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000a04:	9201      	str	r2, [sp, #4]
 8000a06:	685a      	ldr	r2, [r3, #4]
 8000a08:	9200      	str	r2, [sp, #0]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <PrintSelectDifficulty+0xfc>)
 8000a0e:	2178      	movs	r1, #120	; 0x78
 8000a10:	200a      	movs	r0, #10
 8000a12:	f7ff fdf5 	bl	8000600 <ST7789_WriteString>
		ST7789_WriteString(10, 140, "- 6x6", Font_11x18, WHITE, BLACK);
 8000a16:	4b18      	ldr	r3, [pc, #96]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	9202      	str	r2, [sp, #8]
 8000a1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a20:	9201      	str	r2, [sp, #4]
 8000a22:	685a      	ldr	r2, [r3, #4]
 8000a24:	9200      	str	r2, [sp, #0]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a16      	ldr	r2, [pc, #88]	; (8000a84 <PrintSelectDifficulty+0x100>)
 8000a2a:	218c      	movs	r1, #140	; 0x8c
 8000a2c:	200a      	movs	r0, #10
 8000a2e:	f7ff fde7 	bl	8000600 <ST7789_WriteString>
		break;
 8000a32:	e01c      	b.n	8000a6e <PrintSelectDifficulty+0xea>
		ST7789_WriteString(10, 120, "- 4x4", Font_11x18, WHITE, BLACK);
 8000a34:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	9202      	str	r2, [sp, #8]
 8000a3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a3e:	9201      	str	r2, [sp, #4]
 8000a40:	685a      	ldr	r2, [r3, #4]
 8000a42:	9200      	str	r2, [sp, #0]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a0e      	ldr	r2, [pc, #56]	; (8000a80 <PrintSelectDifficulty+0xfc>)
 8000a48:	2178      	movs	r1, #120	; 0x78
 8000a4a:	200a      	movs	r0, #10
 8000a4c:	f7ff fdd8 	bl	8000600 <ST7789_WriteString>
		ST7789_WriteString(10, 140, "- 6x6", Font_11x18, YELLOW, BLACK);
 8000a50:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <PrintSelectDifficulty+0xf4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	9202      	str	r2, [sp, #8]
 8000a56:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000a5a:	9201      	str	r2, [sp, #4]
 8000a5c:	685a      	ldr	r2, [r3, #4]
 8000a5e:	9200      	str	r2, [sp, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a08      	ldr	r2, [pc, #32]	; (8000a84 <PrintSelectDifficulty+0x100>)
 8000a64:	218c      	movs	r1, #140	; 0x8c
 8000a66:	200a      	movs	r0, #10
 8000a68:	f7ff fdca 	bl	8000600 <ST7789_WriteString>
		break;
 8000a6c:	bf00      	nop
	}

}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	08002ac4 	.word	0x08002ac4
 8000a80:	08002ae0 	.word	0x08002ae0
 8000a84:	08002ae8 	.word	0x08002ae8

08000a88 <SelectDifficulty>:
void SelectDifficulty(void) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	PrintSelectDifficulty(0);
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f7ff ff79 	bl	8000984 <PrintSelectDifficulty>

}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <ReadButtons>:

}
void ExibirFimDeJogo(void) {

}
void ReadButtons(char *out) {
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	out[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 8000aa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa4:	4812      	ldr	r0, [pc, #72]	; (8000af0 <ReadButtons+0x58>)
 8000aa6:	f000 fcb9 	bl	800141c <HAL_GPIO_ReadPin>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	461a      	mov	r2, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	701a      	strb	r2, [r3, #0]
	out[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	1c5c      	adds	r4, r3, #1
 8000ab6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aba:	480d      	ldr	r0, [pc, #52]	; (8000af0 <ReadButtons+0x58>)
 8000abc:	f000 fcae 	bl	800141c <HAL_GPIO_ReadPin>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	7023      	strb	r3, [r4, #0]
	out[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	1c9c      	adds	r4, r3, #2
 8000ac8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000acc:	4808      	ldr	r0, [pc, #32]	; (8000af0 <ReadButtons+0x58>)
 8000ace:	f000 fca5 	bl	800141c <HAL_GPIO_ReadPin>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	7023      	strb	r3, [r4, #0]
	out[3] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	1cdc      	adds	r4, r3, #3
 8000ada:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ade:	4804      	ldr	r0, [pc, #16]	; (8000af0 <ReadButtons+0x58>)
 8000ae0:	f000 fc9c 	bl	800141c <HAL_GPIO_ReadPin>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	7023      	strb	r3, [r4, #0]
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	40010800 	.word	0x40010800

08000af4 <AwaitForAnyButton>:
void AwaitForAnyButton(void) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
	char buttons[4];

	do {
		ReadButtons(buttons);
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ffcb 	bl	8000a98 <ReadButtons>
	} while (!Contain(buttons, 4, 0));
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2200      	movs	r2, #0
 8000b06:	2104      	movs	r1, #4
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 f89a 	bl	8000c42 <Contain>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d0f2      	beq.n	8000afa <AwaitForAnyButton+0x6>
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <DetectAnyButtonPress>:
void DetectAnyButtonPress(char *out) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b088      	sub	sp, #32
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
	char buttons[4];
	long btnPressTime = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]
	int time = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	613b      	str	r3, [r7, #16]

	for (int i = 0; i < 4; ++i)
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61fb      	str	r3, [r7, #28]
 8000b30:	e007      	b.n	8000b42 <DetectAnyButtonPress+0x26>
		out[i] = 1;
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	687a      	ldr	r2, [r7, #4]
 8000b36:	4413      	add	r3, r2
 8000b38:	2201      	movs	r2, #1
 8000b3a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i)
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	61fb      	str	r3, [r7, #28]
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	ddf4      	ble.n	8000b32 <DetectAnyButtonPress+0x16>

	do {
		ReadButtons(buttons);
 8000b48:	f107 030c 	add.w	r3, r7, #12
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff ffa3 	bl	8000a98 <ReadButtons>
	} while (!Contain(buttons, 4, 0));
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	2200      	movs	r2, #0
 8000b58:	2104      	movs	r1, #4
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 f871 	bl	8000c42 <Contain>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f0      	beq.n	8000b48 <DetectAnyButtonPress+0x2c>

	btnPressTime = HAL_GetTick();
 8000b66:	f000 f9ef 	bl	8000f48 <HAL_GetTick>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	617b      	str	r3, [r7, #20]

	do {
		for (int i = 0; i < 4; ++i)
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61bb      	str	r3, [r7, #24]
 8000b72:	e011      	b.n	8000b98 <DetectAnyButtonPress+0x7c>
			if (out[i] != 0)
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d008      	beq.n	8000b92 <DetectAnyButtonPress+0x76>
				out[i] = buttons[i];
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	f107 010c 	add.w	r1, r7, #12
 8000b8a:	69ba      	ldr	r2, [r7, #24]
 8000b8c:	440a      	add	r2, r1
 8000b8e:	7812      	ldrb	r2, [r2, #0]
 8000b90:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 4; ++i)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	3301      	adds	r3, #1
 8000b96:	61bb      	str	r3, [r7, #24]
 8000b98:	69bb      	ldr	r3, [r7, #24]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	ddea      	ble.n	8000b74 <DetectAnyButtonPress+0x58>

		time = HAL_GetTick() - btnPressTime;
 8000b9e:	f000 f9d3 	bl	8000f48 <HAL_GetTick>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	613b      	str	r3, [r7, #16]
		ReadButtons(buttons);
 8000baa:	f107 030c 	add.w	r3, r7, #12
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ff72 	bl	8000a98 <ReadButtons>
	} while (time < 100);
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	2b63      	cmp	r3, #99	; 0x63
 8000bb8:	ddd9      	ble.n	8000b6e <DetectAnyButtonPress+0x52>
}
 8000bba:	bf00      	nop
 8000bbc:	3720      	adds	r7, #32
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <DetectButtonPress>:
void DetectButtonPress(const char buttons[], char *out, size_t amount) {
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b088      	sub	sp, #32
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	60f8      	str	r0, [r7, #12]
 8000bca:	60b9      	str	r1, [r7, #8]
 8000bcc:	607a      	str	r2, [r7, #4]
	char btnValues[4];
	char end = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	77fb      	strb	r3, [r7, #31]
	do {
		DetectAnyButtonPress(btnValues);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff ffa0 	bl	8000b1c <DetectAnyButtonPress>

		char outIndex = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	77bb      	strb	r3, [r7, #30]
		for (int i = 0; i < 4; i++) {
 8000be0:	2300      	movs	r3, #0
 8000be2:	61bb      	str	r3, [r7, #24]
 8000be4:	e023      	b.n	8000c2e <DetectButtonPress+0x6c>
			if (Contain(buttons, amount, i+9))
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	3309      	adds	r3, #9
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	461a      	mov	r2, r3
 8000bf0:	6879      	ldr	r1, [r7, #4]
 8000bf2:	68f8      	ldr	r0, [r7, #12]
 8000bf4:	f000 f825 	bl	8000c42 <Contain>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d014      	beq.n	8000c28 <DetectButtonPress+0x66>
			{
				if (btnValues[i] == 0) end = 1;
 8000bfe:	f107 0214 	add.w	r2, r7, #20
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	4413      	add	r3, r2
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d101      	bne.n	8000c10 <DetectButtonPress+0x4e>
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	77fb      	strb	r3, [r7, #31]
				out[outIndex] = btnValues[i];
 8000c10:	7fbb      	ldrb	r3, [r7, #30]
 8000c12:	68ba      	ldr	r2, [r7, #8]
 8000c14:	4413      	add	r3, r2
 8000c16:	f107 0114 	add.w	r1, r7, #20
 8000c1a:	69ba      	ldr	r2, [r7, #24]
 8000c1c:	440a      	add	r2, r1
 8000c1e:	7812      	ldrb	r2, [r2, #0]
 8000c20:	701a      	strb	r2, [r3, #0]
				outIndex++;
 8000c22:	7fbb      	ldrb	r3, [r7, #30]
 8000c24:	3301      	adds	r3, #1
 8000c26:	77bb      	strb	r3, [r7, #30]
		for (int i = 0; i < 4; i++) {
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	61bb      	str	r3, [r7, #24]
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	ddd8      	ble.n	8000be6 <DetectButtonPress+0x24>
			}
		}
	} while (end == 0);
 8000c34:	7ffb      	ldrb	r3, [r7, #31]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d0cb      	beq.n	8000bd2 <DetectButtonPress+0x10>
}
 8000c3a:	bf00      	nop
 8000c3c:	3720      	adds	r7, #32
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <Contain>:

char Contain(char *Iterable, size_t size, char Contains) {
 8000c42:	b480      	push	{r7}
 8000c44:	b087      	sub	sp, #28
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	60f8      	str	r0, [r7, #12]
 8000c4a:	60b9      	str	r1, [r7, #8]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < size; i++) {
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	e00b      	b.n	8000c6e <Contain+0x2c>
		if (Iterable[i] == Contains) {
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	79fa      	ldrb	r2, [r7, #7]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d101      	bne.n	8000c68 <Contain+0x26>
			return 1;
 8000c64:	2301      	movs	r3, #1
 8000c66:	e007      	b.n	8000c78 <Contain+0x36>
	for (int i = 0; i < size; i++) {
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	617b      	str	r3, [r7, #20]
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	68ba      	ldr	r2, [r7, #8]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d8ef      	bhi.n	8000c56 <Contain+0x14>
		}
	}
	return 0;
 8000c76:	2300      	movs	r3, #0
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	371c      	adds	r7, #28
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr

08000c82 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c86:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c88:	e7fe      	b.n	8000c88 <Error_Handler+0x6>
	...

08000c8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c92:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <HAL_MspInit+0x5c>)
 8000c94:	699b      	ldr	r3, [r3, #24]
 8000c96:	4a14      	ldr	r2, [pc, #80]	; (8000ce8 <HAL_MspInit+0x5c>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6193      	str	r3, [r2, #24]
 8000c9e:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <HAL_MspInit+0x5c>)
 8000ca0:	699b      	ldr	r3, [r3, #24]
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <HAL_MspInit+0x5c>)
 8000cac:	69db      	ldr	r3, [r3, #28]
 8000cae:	4a0e      	ldr	r2, [pc, #56]	; (8000ce8 <HAL_MspInit+0x5c>)
 8000cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cb4:	61d3      	str	r3, [r2, #28]
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <HAL_MspInit+0x5c>)
 8000cb8:	69db      	ldr	r3, [r3, #28]
 8000cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <HAL_MspInit+0x60>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	; (8000cec <HAL_MspInit+0x60>)
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	3714      	adds	r7, #20
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40010000 	.word	0x40010000

08000cf0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b088      	sub	sp, #32
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	f107 0310 	add.w	r3, r7, #16
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a1b      	ldr	r2, [pc, #108]	; (8000d78 <HAL_SPI_MspInit+0x88>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d12f      	bne.n	8000d70 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d10:	4b1a      	ldr	r3, [pc, #104]	; (8000d7c <HAL_SPI_MspInit+0x8c>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	4a19      	ldr	r2, [pc, #100]	; (8000d7c <HAL_SPI_MspInit+0x8c>)
 8000d16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d1a:	6193      	str	r3, [r2, #24]
 8000d1c:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <HAL_SPI_MspInit+0x8c>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d28:	4b14      	ldr	r3, [pc, #80]	; (8000d7c <HAL_SPI_MspInit+0x8c>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	4a13      	ldr	r2, [pc, #76]	; (8000d7c <HAL_SPI_MspInit+0x8c>)
 8000d2e:	f043 0304 	orr.w	r3, r3, #4
 8000d32:	6193      	str	r3, [r2, #24]
 8000d34:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <HAL_SPI_MspInit+0x8c>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f003 0304 	and.w	r3, r3, #4
 8000d3c:	60bb      	str	r3, [r7, #8]
 8000d3e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000d40:	23a0      	movs	r3, #160	; 0xa0
 8000d42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	4619      	mov	r1, r3
 8000d52:	480b      	ldr	r0, [pc, #44]	; (8000d80 <HAL_SPI_MspInit+0x90>)
 8000d54:	f000 fa08 	bl	8001168 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d58:	2340      	movs	r3, #64	; 0x40
 8000d5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <HAL_SPI_MspInit+0x90>)
 8000d6c:	f000 f9fc 	bl	8001168 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d70:	bf00      	nop
 8000d72:	3720      	adds	r7, #32
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40013000 	.word	0x40013000
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40010800 	.word	0x40010800

08000d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d88:	e7fe      	b.n	8000d88 <NMI_Handler+0x4>

08000d8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d8e:	e7fe      	b.n	8000d8e <HardFault_Handler+0x4>

08000d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d94:	e7fe      	b.n	8000d94 <MemManage_Handler+0x4>

08000d96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d96:	b480      	push	{r7}
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9a:	e7fe      	b.n	8000d9a <BusFault_Handler+0x4>

08000d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da0:	e7fe      	b.n	8000da0 <UsageFault_Handler+0x4>

08000da2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da2:	b480      	push	{r7}
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000da6:	bf00      	nop
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bc80      	pop	{r7}
 8000dac:	4770      	bx	lr

08000dae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dae:	b480      	push	{r7}
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr

08000dba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bc80      	pop	{r7}
 8000dc4:	4770      	bx	lr

08000dc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dca:	f000 f8ab 	bl	8000f24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ddc:	4a14      	ldr	r2, [pc, #80]	; (8000e30 <_sbrk+0x5c>)
 8000dde:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <_sbrk+0x60>)
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de8:	4b13      	ldr	r3, [pc, #76]	; (8000e38 <_sbrk+0x64>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000df0:	4b11      	ldr	r3, [pc, #68]	; (8000e38 <_sbrk+0x64>)
 8000df2:	4a12      	ldr	r2, [pc, #72]	; (8000e3c <_sbrk+0x68>)
 8000df4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000df6:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <_sbrk+0x64>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d207      	bcs.n	8000e14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e04:	f001 f98a 	bl	800211c <__errno>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	230c      	movs	r3, #12
 8000e0c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	e009      	b.n	8000e28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e14:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <_sbrk+0x64>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e1a:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <_sbrk+0x64>)
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4413      	add	r3, r2
 8000e22:	4a05      	ldr	r2, [pc, #20]	; (8000e38 <_sbrk+0x64>)
 8000e24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e26:	68fb      	ldr	r3, [r7, #12]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3718      	adds	r7, #24
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20005000 	.word	0x20005000
 8000e34:	00000400 	.word	0x00000400
 8000e38:	200000a8 	.word	0x200000a8
 8000e3c:	20000118 	.word	0x20000118

08000e40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e4c:	480c      	ldr	r0, [pc, #48]	; (8000e80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e4e:	490d      	ldr	r1, [pc, #52]	; (8000e84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e50:	4a0d      	ldr	r2, [pc, #52]	; (8000e88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e54:	e002      	b.n	8000e5c <LoopCopyDataInit>

08000e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5a:	3304      	adds	r3, #4

08000e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e60:	d3f9      	bcc.n	8000e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e62:	4a0a      	ldr	r2, [pc, #40]	; (8000e8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e64:	4c0a      	ldr	r4, [pc, #40]	; (8000e90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e68:	e001      	b.n	8000e6e <LoopFillZerobss>

08000e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e6c:	3204      	adds	r2, #4

08000e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e70:	d3fb      	bcc.n	8000e6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e72:	f7ff ffe5 	bl	8000e40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e76:	f001 f957 	bl	8002128 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e7a:	f7ff fc1d 	bl	80006b8 <main>
  bx lr
 8000e7e:	4770      	bx	lr
  ldr r0, =_sdata
 8000e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e84:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000e88:	08005364 	.word	0x08005364
  ldr r2, =_sbss
 8000e8c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000e90:	20000114 	.word	0x20000114

08000e94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e94:	e7fe      	b.n	8000e94 <ADC1_2_IRQHandler>
	...

08000e98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e9c:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <HAL_Init+0x28>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a07      	ldr	r2, [pc, #28]	; (8000ec0 <HAL_Init+0x28>)
 8000ea2:	f043 0310 	orr.w	r3, r3, #16
 8000ea6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f000 f929 	bl	8001100 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f000 f808 	bl	8000ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb4:	f7ff feea 	bl	8000c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40022000 	.word	0x40022000

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ecc:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <HAL_InitTick+0x54>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_InitTick+0x58>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eda:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 f933 	bl	800114e <HAL_SYSTICK_Config>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e00e      	b.n	8000f10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2b0f      	cmp	r3, #15
 8000ef6:	d80a      	bhi.n	8000f0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	f04f 30ff 	mov.w	r0, #4294967295
 8000f00:	f000 f909 	bl	8001116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f04:	4a06      	ldr	r2, [pc, #24]	; (8000f20 <HAL_InitTick+0x5c>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	e000      	b.n	8000f10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000018 	.word	0x20000018
 8000f1c:	20000020 	.word	0x20000020
 8000f20:	2000001c 	.word	0x2000001c

08000f24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f28:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <HAL_IncTick+0x1c>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <HAL_IncTick+0x20>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4413      	add	r3, r2
 8000f34:	4a03      	ldr	r2, [pc, #12]	; (8000f44 <HAL_IncTick+0x20>)
 8000f36:	6013      	str	r3, [r2, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	20000020 	.word	0x20000020
 8000f44:	2000010c 	.word	0x2000010c

08000f48 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f4c:	4b02      	ldr	r3, [pc, #8]	; (8000f58 <HAL_GetTick+0x10>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr
 8000f58:	2000010c 	.word	0x2000010c

08000f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f64:	f7ff fff0 	bl	8000f48 <HAL_GetTick>
 8000f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f74:	d005      	beq.n	8000f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <HAL_Delay+0x40>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	4413      	add	r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f82:	bf00      	nop
 8000f84:	f7ff ffe0 	bl	8000f48 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d8f7      	bhi.n	8000f84 <HAL_Delay+0x28>
  {
  }
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000020 	.word	0x20000020

08000fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	60d3      	str	r3, [r2, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <__NVIC_GetPriorityGrouping+0x18>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	f003 0307 	and.w	r3, r3, #7
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001014:	2b00      	cmp	r3, #0
 8001016:	db0a      	blt.n	800102e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	b2da      	uxtb	r2, r3
 800101c:	490c      	ldr	r1, [pc, #48]	; (8001050 <__NVIC_SetPriority+0x4c>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	0112      	lsls	r2, r2, #4
 8001024:	b2d2      	uxtb	r2, r2
 8001026:	440b      	add	r3, r1
 8001028:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800102c:	e00a      	b.n	8001044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	b2da      	uxtb	r2, r3
 8001032:	4908      	ldr	r1, [pc, #32]	; (8001054 <__NVIC_SetPriority+0x50>)
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 030f 	and.w	r3, r3, #15
 800103a:	3b04      	subs	r3, #4
 800103c:	0112      	lsls	r2, r2, #4
 800103e:	b2d2      	uxtb	r2, r2
 8001040:	440b      	add	r3, r1
 8001042:	761a      	strb	r2, [r3, #24]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	e000e100 	.word	0xe000e100
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001058:	b480      	push	{r7}
 800105a:	b089      	sub	sp, #36	; 0x24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	f1c3 0307 	rsb	r3, r3, #7
 8001072:	2b04      	cmp	r3, #4
 8001074:	bf28      	it	cs
 8001076:	2304      	movcs	r3, #4
 8001078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3304      	adds	r3, #4
 800107e:	2b06      	cmp	r3, #6
 8001080:	d902      	bls.n	8001088 <NVIC_EncodePriority+0x30>
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3b03      	subs	r3, #3
 8001086:	e000      	b.n	800108a <NVIC_EncodePriority+0x32>
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	f04f 32ff 	mov.w	r2, #4294967295
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43da      	mvns	r2, r3
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	401a      	ands	r2, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	fa01 f303 	lsl.w	r3, r1, r3
 80010aa:	43d9      	mvns	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b0:	4313      	orrs	r3, r2
         );
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3724      	adds	r7, #36	; 0x24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr

080010bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010cc:	d301      	bcc.n	80010d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ce:	2301      	movs	r3, #1
 80010d0:	e00f      	b.n	80010f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d2:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <SysTick_Config+0x40>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010da:	210f      	movs	r1, #15
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f7ff ff90 	bl	8001004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e4:	4b05      	ldr	r3, [pc, #20]	; (80010fc <SysTick_Config+0x40>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <SysTick_Config+0x40>)
 80010ec:	2207      	movs	r2, #7
 80010ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	e000e010 	.word	0xe000e010

08001100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff49 	bl	8000fa0 <__NVIC_SetPriorityGrouping>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001128:	f7ff ff5e 	bl	8000fe8 <__NVIC_GetPriorityGrouping>
 800112c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	68b9      	ldr	r1, [r7, #8]
 8001132:	6978      	ldr	r0, [r7, #20]
 8001134:	f7ff ff90 	bl	8001058 <NVIC_EncodePriority>
 8001138:	4602      	mov	r2, r0
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff5f 	bl	8001004 <__NVIC_SetPriority>
}
 8001146:	bf00      	nop
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ffb0 	bl	80010bc <SysTick_Config>
 800115c:	4603      	mov	r3, r0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001168:	b480      	push	{r7}
 800116a:	b08b      	sub	sp, #44	; 0x2c
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001176:	2300      	movs	r3, #0
 8001178:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800117a:	e127      	b.n	80013cc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800117c:	2201      	movs	r2, #1
 800117e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	69fa      	ldr	r2, [r7, #28]
 800118c:	4013      	ands	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	429a      	cmp	r2, r3
 8001196:	f040 8116 	bne.w	80013c6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b12      	cmp	r3, #18
 80011a0:	d034      	beq.n	800120c <HAL_GPIO_Init+0xa4>
 80011a2:	2b12      	cmp	r3, #18
 80011a4:	d80d      	bhi.n	80011c2 <HAL_GPIO_Init+0x5a>
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d02b      	beq.n	8001202 <HAL_GPIO_Init+0x9a>
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d804      	bhi.n	80011b8 <HAL_GPIO_Init+0x50>
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d031      	beq.n	8001216 <HAL_GPIO_Init+0xae>
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d01c      	beq.n	80011f0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011b6:	e048      	b.n	800124a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d043      	beq.n	8001244 <HAL_GPIO_Init+0xdc>
 80011bc:	2b11      	cmp	r3, #17
 80011be:	d01b      	beq.n	80011f8 <HAL_GPIO_Init+0x90>
          break;
 80011c0:	e043      	b.n	800124a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011c2:	4a89      	ldr	r2, [pc, #548]	; (80013e8 <HAL_GPIO_Init+0x280>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d026      	beq.n	8001216 <HAL_GPIO_Init+0xae>
 80011c8:	4a87      	ldr	r2, [pc, #540]	; (80013e8 <HAL_GPIO_Init+0x280>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d806      	bhi.n	80011dc <HAL_GPIO_Init+0x74>
 80011ce:	4a87      	ldr	r2, [pc, #540]	; (80013ec <HAL_GPIO_Init+0x284>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d020      	beq.n	8001216 <HAL_GPIO_Init+0xae>
 80011d4:	4a86      	ldr	r2, [pc, #536]	; (80013f0 <HAL_GPIO_Init+0x288>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d01d      	beq.n	8001216 <HAL_GPIO_Init+0xae>
          break;
 80011da:	e036      	b.n	800124a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011dc:	4a85      	ldr	r2, [pc, #532]	; (80013f4 <HAL_GPIO_Init+0x28c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d019      	beq.n	8001216 <HAL_GPIO_Init+0xae>
 80011e2:	4a85      	ldr	r2, [pc, #532]	; (80013f8 <HAL_GPIO_Init+0x290>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d016      	beq.n	8001216 <HAL_GPIO_Init+0xae>
 80011e8:	4a84      	ldr	r2, [pc, #528]	; (80013fc <HAL_GPIO_Init+0x294>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d013      	beq.n	8001216 <HAL_GPIO_Init+0xae>
          break;
 80011ee:	e02c      	b.n	800124a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	623b      	str	r3, [r7, #32]
          break;
 80011f6:	e028      	b.n	800124a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	3304      	adds	r3, #4
 80011fe:	623b      	str	r3, [r7, #32]
          break;
 8001200:	e023      	b.n	800124a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	3308      	adds	r3, #8
 8001208:	623b      	str	r3, [r7, #32]
          break;
 800120a:	e01e      	b.n	800124a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	330c      	adds	r3, #12
 8001212:	623b      	str	r3, [r7, #32]
          break;
 8001214:	e019      	b.n	800124a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d102      	bne.n	8001224 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800121e:	2304      	movs	r3, #4
 8001220:	623b      	str	r3, [r7, #32]
          break;
 8001222:	e012      	b.n	800124a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d105      	bne.n	8001238 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800122c:	2308      	movs	r3, #8
 800122e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69fa      	ldr	r2, [r7, #28]
 8001234:	611a      	str	r2, [r3, #16]
          break;
 8001236:	e008      	b.n	800124a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001238:	2308      	movs	r3, #8
 800123a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69fa      	ldr	r2, [r7, #28]
 8001240:	615a      	str	r2, [r3, #20]
          break;
 8001242:	e002      	b.n	800124a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001244:	2300      	movs	r3, #0
 8001246:	623b      	str	r3, [r7, #32]
          break;
 8001248:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	2bff      	cmp	r3, #255	; 0xff
 800124e:	d801      	bhi.n	8001254 <HAL_GPIO_Init+0xec>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	e001      	b.n	8001258 <HAL_GPIO_Init+0xf0>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3304      	adds	r3, #4
 8001258:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	2bff      	cmp	r3, #255	; 0xff
 800125e:	d802      	bhi.n	8001266 <HAL_GPIO_Init+0xfe>
 8001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	e002      	b.n	800126c <HAL_GPIO_Init+0x104>
 8001266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001268:	3b08      	subs	r3, #8
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	210f      	movs	r1, #15
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	43db      	mvns	r3, r3
 800127c:	401a      	ands	r2, r3
 800127e:	6a39      	ldr	r1, [r7, #32]
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	fa01 f303 	lsl.w	r3, r1, r3
 8001286:	431a      	orrs	r2, r3
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 8096 	beq.w	80013c6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800129a:	4b59      	ldr	r3, [pc, #356]	; (8001400 <HAL_GPIO_Init+0x298>)
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	4a58      	ldr	r2, [pc, #352]	; (8001400 <HAL_GPIO_Init+0x298>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6193      	str	r3, [r2, #24]
 80012a6:	4b56      	ldr	r3, [pc, #344]	; (8001400 <HAL_GPIO_Init+0x298>)
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	60bb      	str	r3, [r7, #8]
 80012b0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012b2:	4a54      	ldr	r2, [pc, #336]	; (8001404 <HAL_GPIO_Init+0x29c>)
 80012b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b6:	089b      	lsrs	r3, r3, #2
 80012b8:	3302      	adds	r3, #2
 80012ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012be:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	220f      	movs	r2, #15
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43db      	mvns	r3, r3
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	4013      	ands	r3, r2
 80012d4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a4b      	ldr	r2, [pc, #300]	; (8001408 <HAL_GPIO_Init+0x2a0>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d013      	beq.n	8001306 <HAL_GPIO_Init+0x19e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a4a      	ldr	r2, [pc, #296]	; (800140c <HAL_GPIO_Init+0x2a4>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d00d      	beq.n	8001302 <HAL_GPIO_Init+0x19a>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a49      	ldr	r2, [pc, #292]	; (8001410 <HAL_GPIO_Init+0x2a8>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d007      	beq.n	80012fe <HAL_GPIO_Init+0x196>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a48      	ldr	r2, [pc, #288]	; (8001414 <HAL_GPIO_Init+0x2ac>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d101      	bne.n	80012fa <HAL_GPIO_Init+0x192>
 80012f6:	2303      	movs	r3, #3
 80012f8:	e006      	b.n	8001308 <HAL_GPIO_Init+0x1a0>
 80012fa:	2304      	movs	r3, #4
 80012fc:	e004      	b.n	8001308 <HAL_GPIO_Init+0x1a0>
 80012fe:	2302      	movs	r3, #2
 8001300:	e002      	b.n	8001308 <HAL_GPIO_Init+0x1a0>
 8001302:	2301      	movs	r3, #1
 8001304:	e000      	b.n	8001308 <HAL_GPIO_Init+0x1a0>
 8001306:	2300      	movs	r3, #0
 8001308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800130a:	f002 0203 	and.w	r2, r2, #3
 800130e:	0092      	lsls	r2, r2, #2
 8001310:	4093      	lsls	r3, r2
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	4313      	orrs	r3, r2
 8001316:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001318:	493a      	ldr	r1, [pc, #232]	; (8001404 <HAL_GPIO_Init+0x29c>)
 800131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131c:	089b      	lsrs	r3, r3, #2
 800131e:	3302      	adds	r3, #2
 8001320:	68fa      	ldr	r2, [r7, #12]
 8001322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d006      	beq.n	8001340 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001332:	4b39      	ldr	r3, [pc, #228]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4938      	ldr	r1, [pc, #224]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	4313      	orrs	r3, r2
 800133c:	600b      	str	r3, [r1, #0]
 800133e:	e006      	b.n	800134e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001340:	4b35      	ldr	r3, [pc, #212]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	43db      	mvns	r3, r3
 8001348:	4933      	ldr	r1, [pc, #204]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 800134a:	4013      	ands	r3, r2
 800134c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d006      	beq.n	8001368 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800135a:	4b2f      	ldr	r3, [pc, #188]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	492e      	ldr	r1, [pc, #184]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	4313      	orrs	r3, r2
 8001364:	604b      	str	r3, [r1, #4]
 8001366:	e006      	b.n	8001376 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001368:	4b2b      	ldr	r3, [pc, #172]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	43db      	mvns	r3, r3
 8001370:	4929      	ldr	r1, [pc, #164]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001372:	4013      	ands	r3, r2
 8001374:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d006      	beq.n	8001390 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001382:	4b25      	ldr	r3, [pc, #148]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	4924      	ldr	r1, [pc, #144]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	4313      	orrs	r3, r2
 800138c:	608b      	str	r3, [r1, #8]
 800138e:	e006      	b.n	800139e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001390:	4b21      	ldr	r3, [pc, #132]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	43db      	mvns	r3, r3
 8001398:	491f      	ldr	r1, [pc, #124]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 800139a:	4013      	ands	r3, r2
 800139c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d006      	beq.n	80013b8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013aa:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	491a      	ldr	r1, [pc, #104]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	60cb      	str	r3, [r1, #12]
 80013b6:	e006      	b.n	80013c6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 80013ba:	68da      	ldr	r2, [r3, #12]
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	43db      	mvns	r3, r3
 80013c0:	4915      	ldr	r1, [pc, #84]	; (8001418 <HAL_GPIO_Init+0x2b0>)
 80013c2:	4013      	ands	r3, r2
 80013c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80013c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c8:	3301      	adds	r3, #1
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d2:	fa22 f303 	lsr.w	r3, r2, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f47f aed0 	bne.w	800117c <HAL_GPIO_Init+0x14>
  }
}
 80013dc:	bf00      	nop
 80013de:	372c      	adds	r7, #44	; 0x2c
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	10210000 	.word	0x10210000
 80013ec:	10110000 	.word	0x10110000
 80013f0:	10120000 	.word	0x10120000
 80013f4:	10310000 	.word	0x10310000
 80013f8:	10320000 	.word	0x10320000
 80013fc:	10220000 	.word	0x10220000
 8001400:	40021000 	.word	0x40021000
 8001404:	40010000 	.word	0x40010000
 8001408:	40010800 	.word	0x40010800
 800140c:	40010c00 	.word	0x40010c00
 8001410:	40011000 	.word	0x40011000
 8001414:	40011400 	.word	0x40011400
 8001418:	40010400 	.word	0x40010400

0800141c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	887b      	ldrh	r3, [r7, #2]
 800142e:	4013      	ands	r3, r2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001434:	2301      	movs	r3, #1
 8001436:	73fb      	strb	r3, [r7, #15]
 8001438:	e001      	b.n	800143e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800143e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bc80      	pop	{r7}
 8001448:	4770      	bx	lr

0800144a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	460b      	mov	r3, r1
 8001454:	807b      	strh	r3, [r7, #2]
 8001456:	4613      	mov	r3, r2
 8001458:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800145a:	787b      	ldrb	r3, [r7, #1]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d003      	beq.n	8001468 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001460:	887a      	ldrh	r2, [r7, #2]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001466:	e003      	b.n	8001470 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001468:	887b      	ldrh	r3, [r7, #2]
 800146a:	041a      	lsls	r2, r3, #16
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	611a      	str	r2, [r3, #16]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
	...

0800147c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e26c      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 8087 	beq.w	80015aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800149c:	4b92      	ldr	r3, [pc, #584]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 030c 	and.w	r3, r3, #12
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	d00c      	beq.n	80014c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a8:	4b8f      	ldr	r3, [pc, #572]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 030c 	and.w	r3, r3, #12
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d112      	bne.n	80014da <HAL_RCC_OscConfig+0x5e>
 80014b4:	4b8c      	ldr	r3, [pc, #560]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c0:	d10b      	bne.n	80014da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c2:	4b89      	ldr	r3, [pc, #548]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d06c      	beq.n	80015a8 <HAL_RCC_OscConfig+0x12c>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d168      	bne.n	80015a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e246      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e2:	d106      	bne.n	80014f2 <HAL_RCC_OscConfig+0x76>
 80014e4:	4b80      	ldr	r3, [pc, #512]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a7f      	ldr	r2, [pc, #508]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	e02e      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d10c      	bne.n	8001514 <HAL_RCC_OscConfig+0x98>
 80014fa:	4b7b      	ldr	r3, [pc, #492]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a7a      	ldr	r2, [pc, #488]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	4b78      	ldr	r3, [pc, #480]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a77      	ldr	r2, [pc, #476]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800150c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	e01d      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800151c:	d10c      	bne.n	8001538 <HAL_RCC_OscConfig+0xbc>
 800151e:	4b72      	ldr	r3, [pc, #456]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a71      	ldr	r2, [pc, #452]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	4b6f      	ldr	r3, [pc, #444]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a6e      	ldr	r2, [pc, #440]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	e00b      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 8001538:	4b6b      	ldr	r3, [pc, #428]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a6a      	ldr	r2, [pc, #424]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800153e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b68      	ldr	r3, [pc, #416]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a67      	ldr	r2, [pc, #412]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800154a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800154e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d013      	beq.n	8001580 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7ff fcf6 	bl	8000f48 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001560:	f7ff fcf2 	bl	8000f48 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b64      	cmp	r3, #100	; 0x64
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e1fa      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	4b5d      	ldr	r3, [pc, #372]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0f0      	beq.n	8001560 <HAL_RCC_OscConfig+0xe4>
 800157e:	e014      	b.n	80015aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001580:	f7ff fce2 	bl	8000f48 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001588:	f7ff fcde 	bl	8000f48 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b64      	cmp	r3, #100	; 0x64
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e1e6      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159a:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1f0      	bne.n	8001588 <HAL_RCC_OscConfig+0x10c>
 80015a6:	e000      	b.n	80015aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d063      	beq.n	800167e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015b6:	4b4c      	ldr	r3, [pc, #304]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 030c 	and.w	r3, r3, #12
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d00b      	beq.n	80015da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015c2:	4b49      	ldr	r3, [pc, #292]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b08      	cmp	r3, #8
 80015cc:	d11c      	bne.n	8001608 <HAL_RCC_OscConfig+0x18c>
 80015ce:	4b46      	ldr	r3, [pc, #280]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d116      	bne.n	8001608 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015da:	4b43      	ldr	r3, [pc, #268]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d005      	beq.n	80015f2 <HAL_RCC_OscConfig+0x176>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d001      	beq.n	80015f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e1ba      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f2:	4b3d      	ldr	r3, [pc, #244]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	4939      	ldr	r1, [pc, #228]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001602:	4313      	orrs	r3, r2
 8001604:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001606:	e03a      	b.n	800167e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d020      	beq.n	8001652 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001610:	4b36      	ldr	r3, [pc, #216]	; (80016ec <HAL_RCC_OscConfig+0x270>)
 8001612:	2201      	movs	r2, #1
 8001614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001616:	f7ff fc97 	bl	8000f48 <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161e:	f7ff fc93 	bl	8000f48 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e19b      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001630:	4b2d      	ldr	r3, [pc, #180]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163c:	4b2a      	ldr	r3, [pc, #168]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	00db      	lsls	r3, r3, #3
 800164a:	4927      	ldr	r1, [pc, #156]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800164c:	4313      	orrs	r3, r2
 800164e:	600b      	str	r3, [r1, #0]
 8001650:	e015      	b.n	800167e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_RCC_OscConfig+0x270>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fc76 	bl	8000f48 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001660:	f7ff fc72 	bl	8000f48 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e17a      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001672:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d03a      	beq.n	8001700 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d019      	beq.n	80016c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001692:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <HAL_RCC_OscConfig+0x274>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001698:	f7ff fc56 	bl	8000f48 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff fc52 	bl	8000f48 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e15a      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b2:	4b0d      	ldr	r3, [pc, #52]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016be:	2001      	movs	r0, #1
 80016c0:	f000 faa8 	bl	8001c14 <RCC_Delay>
 80016c4:	e01c      	b.n	8001700 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_RCC_OscConfig+0x274>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016cc:	f7ff fc3c 	bl	8000f48 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d2:	e00f      	b.n	80016f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d4:	f7ff fc38 	bl	8000f48 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d908      	bls.n	80016f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e140      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000
 80016ec:	42420000 	.word	0x42420000
 80016f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f4:	4b9e      	ldr	r3, [pc, #632]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1e9      	bne.n	80016d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80a6 	beq.w	800185a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001712:	4b97      	ldr	r3, [pc, #604]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10d      	bne.n	800173a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	4b94      	ldr	r3, [pc, #592]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	4a93      	ldr	r2, [pc, #588]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001728:	61d3      	str	r3, [r2, #28]
 800172a:	4b91      	ldr	r3, [pc, #580]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001736:	2301      	movs	r3, #1
 8001738:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173a:	4b8e      	ldr	r3, [pc, #568]	; (8001974 <HAL_RCC_OscConfig+0x4f8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001742:	2b00      	cmp	r3, #0
 8001744:	d118      	bne.n	8001778 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001746:	4b8b      	ldr	r3, [pc, #556]	; (8001974 <HAL_RCC_OscConfig+0x4f8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a8a      	ldr	r2, [pc, #552]	; (8001974 <HAL_RCC_OscConfig+0x4f8>)
 800174c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001752:	f7ff fbf9 	bl	8000f48 <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800175a:	f7ff fbf5 	bl	8000f48 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b64      	cmp	r3, #100	; 0x64
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e0fd      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176c:	4b81      	ldr	r3, [pc, #516]	; (8001974 <HAL_RCC_OscConfig+0x4f8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d106      	bne.n	800178e <HAL_RCC_OscConfig+0x312>
 8001780:	4b7b      	ldr	r3, [pc, #492]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	4a7a      	ldr	r2, [pc, #488]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6213      	str	r3, [r2, #32]
 800178c:	e02d      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10c      	bne.n	80017b0 <HAL_RCC_OscConfig+0x334>
 8001796:	4b76      	ldr	r3, [pc, #472]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4a75      	ldr	r2, [pc, #468]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 800179c:	f023 0301 	bic.w	r3, r3, #1
 80017a0:	6213      	str	r3, [r2, #32]
 80017a2:	4b73      	ldr	r3, [pc, #460]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	4a72      	ldr	r2, [pc, #456]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017a8:	f023 0304 	bic.w	r3, r3, #4
 80017ac:	6213      	str	r3, [r2, #32]
 80017ae:	e01c      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	2b05      	cmp	r3, #5
 80017b6:	d10c      	bne.n	80017d2 <HAL_RCC_OscConfig+0x356>
 80017b8:	4b6d      	ldr	r3, [pc, #436]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4a6c      	ldr	r2, [pc, #432]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017be:	f043 0304 	orr.w	r3, r3, #4
 80017c2:	6213      	str	r3, [r2, #32]
 80017c4:	4b6a      	ldr	r3, [pc, #424]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4a69      	ldr	r2, [pc, #420]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	6213      	str	r3, [r2, #32]
 80017d0:	e00b      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 80017d2:	4b67      	ldr	r3, [pc, #412]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a66      	ldr	r2, [pc, #408]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017d8:	f023 0301 	bic.w	r3, r3, #1
 80017dc:	6213      	str	r3, [r2, #32]
 80017de:	4b64      	ldr	r3, [pc, #400]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	4a63      	ldr	r2, [pc, #396]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80017e4:	f023 0304 	bic.w	r3, r3, #4
 80017e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d015      	beq.n	800181e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f2:	f7ff fba9 	bl	8000f48 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f8:	e00a      	b.n	8001810 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017fa:	f7ff fba5 	bl	8000f48 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	f241 3288 	movw	r2, #5000	; 0x1388
 8001808:	4293      	cmp	r3, r2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e0ab      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001810:	4b57      	ldr	r3, [pc, #348]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0ee      	beq.n	80017fa <HAL_RCC_OscConfig+0x37e>
 800181c:	e014      	b.n	8001848 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181e:	f7ff fb93 	bl	8000f48 <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001824:	e00a      	b.n	800183c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001826:	f7ff fb8f 	bl	8000f48 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f241 3288 	movw	r2, #5000	; 0x1388
 8001834:	4293      	cmp	r3, r2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e095      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183c:	4b4c      	ldr	r3, [pc, #304]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 800183e:	6a1b      	ldr	r3, [r3, #32]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1ee      	bne.n	8001826 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001848:	7dfb      	ldrb	r3, [r7, #23]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d105      	bne.n	800185a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184e:	4b48      	ldr	r3, [pc, #288]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	4a47      	ldr	r2, [pc, #284]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001854:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001858:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 8081 	beq.w	8001966 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001864:	4b42      	ldr	r3, [pc, #264]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 030c 	and.w	r3, r3, #12
 800186c:	2b08      	cmp	r3, #8
 800186e:	d061      	beq.n	8001934 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d146      	bne.n	8001906 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001878:	4b3f      	ldr	r3, [pc, #252]	; (8001978 <HAL_RCC_OscConfig+0x4fc>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187e:	f7ff fb63 	bl	8000f48 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001886:	f7ff fb5f 	bl	8000f48 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e067      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001898:	4b35      	ldr	r3, [pc, #212]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1f0      	bne.n	8001886 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ac:	d108      	bne.n	80018c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018ae:	4b30      	ldr	r3, [pc, #192]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	492d      	ldr	r1, [pc, #180]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018c0:	4b2b      	ldr	r3, [pc, #172]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a19      	ldr	r1, [r3, #32]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d0:	430b      	orrs	r3, r1
 80018d2:	4927      	ldr	r1, [pc, #156]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d8:	4b27      	ldr	r3, [pc, #156]	; (8001978 <HAL_RCC_OscConfig+0x4fc>)
 80018da:	2201      	movs	r2, #1
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff fb33 	bl	8000f48 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e6:	f7ff fb2f 	bl	8000f48 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e037      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f8:	4b1d      	ldr	r3, [pc, #116]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x46a>
 8001904:	e02f      	b.n	8001966 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001906:	4b1c      	ldr	r3, [pc, #112]	; (8001978 <HAL_RCC_OscConfig+0x4fc>)
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7ff fb1c 	bl	8000f48 <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001914:	f7ff fb18 	bl	8000f48 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b02      	cmp	r3, #2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e020      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	4b12      	ldr	r3, [pc, #72]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1f0      	bne.n	8001914 <HAL_RCC_OscConfig+0x498>
 8001932:	e018      	b.n	8001966 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d101      	bne.n	8001940 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e013      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001940:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <HAL_RCC_OscConfig+0x4f4>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a1b      	ldr	r3, [r3, #32]
 8001950:	429a      	cmp	r2, r3
 8001952:	d106      	bne.n	8001962 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800195e:	429a      	cmp	r2, r3
 8001960:	d001      	beq.n	8001966 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3718      	adds	r7, #24
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40021000 	.word	0x40021000
 8001974:	40007000 	.word	0x40007000
 8001978:	42420060 	.word	0x42420060

0800197c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d101      	bne.n	8001990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e0d0      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001990:	4b6a      	ldr	r3, [pc, #424]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d910      	bls.n	80019c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199e:	4b67      	ldr	r3, [pc, #412]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 0207 	bic.w	r2, r3, #7
 80019a6:	4965      	ldr	r1, [pc, #404]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ae:	4b63      	ldr	r3, [pc, #396]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0b8      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d020      	beq.n	8001a0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d005      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d8:	4b59      	ldr	r3, [pc, #356]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	4a58      	ldr	r2, [pc, #352]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0308 	and.w	r3, r3, #8
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d005      	beq.n	80019fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019f0:	4b53      	ldr	r3, [pc, #332]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	4a52      	ldr	r2, [pc, #328]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019fc:	4b50      	ldr	r3, [pc, #320]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	494d      	ldr	r1, [pc, #308]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d040      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d107      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a22:	4b47      	ldr	r3, [pc, #284]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d115      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e07f      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d107      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3a:	4b41      	ldr	r3, [pc, #260]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d109      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e073      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e06b      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a5a:	4b39      	ldr	r3, [pc, #228]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f023 0203 	bic.w	r2, r3, #3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	4936      	ldr	r1, [pc, #216]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a6c:	f7ff fa6c 	bl	8000f48 <HAL_GetTick>
 8001a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a72:	e00a      	b.n	8001a8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a74:	f7ff fa68 	bl	8000f48 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e053      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8a:	4b2d      	ldr	r3, [pc, #180]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 020c 	and.w	r2, r3, #12
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d1eb      	bne.n	8001a74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a9c:	4b27      	ldr	r3, [pc, #156]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0307 	and.w	r3, r3, #7
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d210      	bcs.n	8001acc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f023 0207 	bic.w	r2, r3, #7
 8001ab2:	4922      	ldr	r1, [pc, #136]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aba:	4b20      	ldr	r3, [pc, #128]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	683a      	ldr	r2, [r7, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d001      	beq.n	8001acc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e032      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d008      	beq.n	8001aea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad8:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	4916      	ldr	r1, [pc, #88]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d009      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001af6:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	490e      	ldr	r1, [pc, #56]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b0a:	f000 f821 	bl	8001b50 <HAL_RCC_GetSysClockFreq>
 8001b0e:	4601      	mov	r1, r0
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	4a0a      	ldr	r2, [pc, #40]	; (8001b44 <HAL_RCC_ClockConfig+0x1c8>)
 8001b1c:	5cd3      	ldrb	r3, [r2, r3]
 8001b1e:	fa21 f303 	lsr.w	r3, r1, r3
 8001b22:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <HAL_RCC_ClockConfig+0x1cc>)
 8001b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <HAL_RCC_ClockConfig+0x1d0>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff f9ca 	bl	8000ec4 <HAL_InitTick>

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40022000 	.word	0x40022000
 8001b40:	40021000 	.word	0x40021000
 8001b44:	08005318 	.word	0x08005318
 8001b48:	20000018 	.word	0x20000018
 8001b4c:	2000001c 	.word	0x2000001c

08001b50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b50:	b490      	push	{r4, r7}
 8001b52:	b08a      	sub	sp, #40	; 0x28
 8001b54:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b56:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001b58:	1d3c      	adds	r4, r7, #4
 8001b5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b60:	4b28      	ldr	r3, [pc, #160]	; (8001c04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	61fb      	str	r3, [r7, #28]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
 8001b6e:	2300      	movs	r3, #0
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b7a:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d002      	beq.n	8001b90 <HAL_RCC_GetSysClockFreq+0x40>
 8001b8a:	2b08      	cmp	r3, #8
 8001b8c:	d003      	beq.n	8001b96 <HAL_RCC_GetSysClockFreq+0x46>
 8001b8e:	e02d      	b.n	8001bec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b90:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b92:	623b      	str	r3, [r7, #32]
      break;
 8001b94:	e02d      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	0c9b      	lsrs	r3, r3, #18
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ba2:	4413      	add	r3, r2
 8001ba4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ba8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d013      	beq.n	8001bdc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bb4:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	0c5b      	lsrs	r3, r3, #17
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001bc2:	4413      	add	r3, r2
 8001bc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001bc8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	4a0f      	ldr	r2, [pc, #60]	; (8001c0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001bce:	fb02 f203 	mul.w	r2, r2, r3
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bda:	e004      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	4a0c      	ldr	r2, [pc, #48]	; (8001c10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001be0:	fb02 f303 	mul.w	r3, r2, r3
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	623b      	str	r3, [r7, #32]
      break;
 8001bea:	e002      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bec:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001bee:	623b      	str	r3, [r7, #32]
      break;
 8001bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf2:	6a3b      	ldr	r3, [r7, #32]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3728      	adds	r7, #40	; 0x28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc90      	pop	{r4, r7}
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	08002af0 	.word	0x08002af0
 8001c04:	08002b00 	.word	0x08002b00
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	007a1200 	.word	0x007a1200
 8001c10:	003d0900 	.word	0x003d0900

08001c14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c1c:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <RCC_Delay+0x34>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <RCC_Delay+0x38>)
 8001c22:	fba2 2303 	umull	r2, r3, r2, r3
 8001c26:	0a5b      	lsrs	r3, r3, #9
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	fb02 f303 	mul.w	r3, r2, r3
 8001c2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c30:	bf00      	nop
  }
  while (Delay --);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	1e5a      	subs	r2, r3, #1
 8001c36:	60fa      	str	r2, [r7, #12]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1f9      	bne.n	8001c30 <RCC_Delay+0x1c>
}
 8001c3c:	bf00      	nop
 8001c3e:	3714      	adds	r7, #20
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	20000018 	.word	0x20000018
 8001c4c:	10624dd3 	.word	0x10624dd3

08001c50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e076      	b.n	8001d50 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d108      	bne.n	8001c7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c72:	d009      	beq.n	8001c88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	61da      	str	r2, [r3, #28]
 8001c7a:	e005      	b.n	8001c88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d106      	bne.n	8001ca8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f7ff f824 	bl	8000cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2202      	movs	r2, #2
 8001cac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	431a      	orrs	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a1b      	ldr	r3, [r3, #32]
 8001d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d0c:	ea42 0103 	orr.w	r1, r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d14:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	0c1a      	lsrs	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f002 0204 	and.w	r2, r2, #4
 8001d2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	603b      	str	r3, [r7, #0]
 8001d64:	4613      	mov	r3, r2
 8001d66:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_SPI_Transmit+0x22>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e126      	b.n	8001fc8 <HAL_SPI_Transmit+0x270>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d82:	f7ff f8e1 	bl	8000f48 <HAL_GetTick>
 8001d86:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001d88:	88fb      	ldrh	r3, [r7, #6]
 8001d8a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d002      	beq.n	8001d9e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d9c:	e10b      	b.n	8001fb6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d002      	beq.n	8001daa <HAL_SPI_Transmit+0x52>
 8001da4:	88fb      	ldrh	r3, [r7, #6]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d102      	bne.n	8001db0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001dae:	e102      	b.n	8001fb6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2203      	movs	r2, #3
 8001db4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	68ba      	ldr	r2, [r7, #8]
 8001dc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	88fa      	ldrh	r2, [r7, #6]
 8001dc8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	88fa      	ldrh	r2, [r7, #6]
 8001dce:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2200      	movs	r2, #0
 8001de6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001df6:	d10f      	bne.n	8001e18 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e06:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e16:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e22:	2b40      	cmp	r3, #64	; 0x40
 8001e24:	d007      	beq.n	8001e36 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e3e:	d14b      	bne.n	8001ed8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <HAL_SPI_Transmit+0xf6>
 8001e48:	8afb      	ldrh	r3, [r7, #22]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d13e      	bne.n	8001ecc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	881a      	ldrh	r2, [r3, #0]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	1c9a      	adds	r2, r3, #2
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001e72:	e02b      	b.n	8001ecc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d112      	bne.n	8001ea8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	881a      	ldrh	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	1c9a      	adds	r2, r3, #2
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	86da      	strh	r2, [r3, #54]	; 0x36
 8001ea6:	e011      	b.n	8001ecc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ea8:	f7ff f84e 	bl	8000f48 <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d803      	bhi.n	8001ec0 <HAL_SPI_Transmit+0x168>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ebe:	d102      	bne.n	8001ec6 <HAL_SPI_Transmit+0x16e>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d102      	bne.n	8001ecc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001eca:	e074      	b.n	8001fb6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1ce      	bne.n	8001e74 <HAL_SPI_Transmit+0x11c>
 8001ed6:	e04c      	b.n	8001f72 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d002      	beq.n	8001ee6 <HAL_SPI_Transmit+0x18e>
 8001ee0:	8afb      	ldrh	r3, [r7, #22]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d140      	bne.n	8001f68 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	330c      	adds	r3, #12
 8001ef0:	7812      	ldrb	r2, [r2, #0]
 8001ef2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	1c5a      	adds	r2, r3, #1
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	3b01      	subs	r3, #1
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001f0c:	e02c      	b.n	8001f68 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d113      	bne.n	8001f44 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	330c      	adds	r3, #12
 8001f26:	7812      	ldrb	r2, [r2, #0]
 8001f28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	1c5a      	adds	r2, r3, #1
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	86da      	strh	r2, [r3, #54]	; 0x36
 8001f42:	e011      	b.n	8001f68 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f44:	f7ff f800 	bl	8000f48 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d803      	bhi.n	8001f5c <HAL_SPI_Transmit+0x204>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5a:	d102      	bne.n	8001f62 <HAL_SPI_Transmit+0x20a>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d102      	bne.n	8001f68 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001f66:	e026      	b.n	8001fb6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1cd      	bne.n	8001f0e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	6839      	ldr	r1, [r7, #0]
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f000 f8b2 	bl	80020e0 <SPI_EndRxTxTransaction>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2220      	movs	r2, #32
 8001f86:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10a      	bne.n	8001fa6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f90:	2300      	movs	r3, #0
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	613b      	str	r3, [r7, #16]
 8001fa4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	77fb      	strb	r3, [r7, #31]
 8001fb2:	e000      	b.n	8001fb6 <HAL_SPI_Transmit+0x25e>
  }

error:
 8001fb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001fc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3720      	adds	r7, #32
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001fe0:	f7fe ffb2 	bl	8000f48 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fe8:	1a9b      	subs	r3, r3, r2
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	4413      	add	r3, r2
 8001fee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001ff0:	f7fe ffaa 	bl	8000f48 <HAL_GetTick>
 8001ff4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001ff6:	4b39      	ldr	r3, [pc, #228]	; (80020dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	015b      	lsls	r3, r3, #5
 8001ffc:	0d1b      	lsrs	r3, r3, #20
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	fb02 f303 	mul.w	r3, r2, r3
 8002004:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002006:	e054      	b.n	80020b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200e:	d050      	beq.n	80020b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002010:	f7fe ff9a 	bl	8000f48 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	69fa      	ldr	r2, [r7, #28]
 800201c:	429a      	cmp	r2, r3
 800201e:	d902      	bls.n	8002026 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d13d      	bne.n	80020a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002034:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800203e:	d111      	bne.n	8002064 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002048:	d004      	beq.n	8002054 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002052:	d107      	bne.n	8002064 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002062:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002068:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800206c:	d10f      	bne.n	800208e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800208c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e017      	b.n	80020d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	4013      	ands	r3, r2
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	429a      	cmp	r2, r3
 80020c0:	bf0c      	ite	eq
 80020c2:	2301      	moveq	r3, #1
 80020c4:	2300      	movne	r3, #0
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	461a      	mov	r2, r3
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d19b      	bne.n	8002008 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000018 	.word	0x20000018

080020e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af02      	add	r7, sp, #8
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2200      	movs	r2, #0
 80020f4:	2180      	movs	r1, #128	; 0x80
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f7ff ff6a 	bl	8001fd0 <SPI_WaitFlagStateUntilTimeout>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002106:	f043 0220 	orr.w	r2, r3, #32
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e000      	b.n	8002114 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <__errno>:
 800211c:	4b01      	ldr	r3, [pc, #4]	; (8002124 <__errno+0x8>)
 800211e:	6818      	ldr	r0, [r3, #0]
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000024 	.word	0x20000024

08002128 <__libc_init_array>:
 8002128:	b570      	push	{r4, r5, r6, lr}
 800212a:	2500      	movs	r5, #0
 800212c:	4e0c      	ldr	r6, [pc, #48]	; (8002160 <__libc_init_array+0x38>)
 800212e:	4c0d      	ldr	r4, [pc, #52]	; (8002164 <__libc_init_array+0x3c>)
 8002130:	1ba4      	subs	r4, r4, r6
 8002132:	10a4      	asrs	r4, r4, #2
 8002134:	42a5      	cmp	r5, r4
 8002136:	d109      	bne.n	800214c <__libc_init_array+0x24>
 8002138:	f000 fc34 	bl	80029a4 <_init>
 800213c:	2500      	movs	r5, #0
 800213e:	4e0a      	ldr	r6, [pc, #40]	; (8002168 <__libc_init_array+0x40>)
 8002140:	4c0a      	ldr	r4, [pc, #40]	; (800216c <__libc_init_array+0x44>)
 8002142:	1ba4      	subs	r4, r4, r6
 8002144:	10a4      	asrs	r4, r4, #2
 8002146:	42a5      	cmp	r5, r4
 8002148:	d105      	bne.n	8002156 <__libc_init_array+0x2e>
 800214a:	bd70      	pop	{r4, r5, r6, pc}
 800214c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002150:	4798      	blx	r3
 8002152:	3501      	adds	r5, #1
 8002154:	e7ee      	b.n	8002134 <__libc_init_array+0xc>
 8002156:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800215a:	4798      	blx	r3
 800215c:	3501      	adds	r5, #1
 800215e:	e7f2      	b.n	8002146 <__libc_init_array+0x1e>
 8002160:	0800535c 	.word	0x0800535c
 8002164:	0800535c 	.word	0x0800535c
 8002168:	0800535c 	.word	0x0800535c
 800216c:	08005360 	.word	0x08005360

08002170 <memset>:
 8002170:	4603      	mov	r3, r0
 8002172:	4402      	add	r2, r0
 8002174:	4293      	cmp	r3, r2
 8002176:	d100      	bne.n	800217a <memset+0xa>
 8002178:	4770      	bx	lr
 800217a:	f803 1b01 	strb.w	r1, [r3], #1
 800217e:	e7f9      	b.n	8002174 <memset+0x4>

08002180 <siprintf>:
 8002180:	b40e      	push	{r1, r2, r3}
 8002182:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002186:	b500      	push	{lr}
 8002188:	b09c      	sub	sp, #112	; 0x70
 800218a:	ab1d      	add	r3, sp, #116	; 0x74
 800218c:	9002      	str	r0, [sp, #8]
 800218e:	9006      	str	r0, [sp, #24]
 8002190:	9107      	str	r1, [sp, #28]
 8002192:	9104      	str	r1, [sp, #16]
 8002194:	4808      	ldr	r0, [pc, #32]	; (80021b8 <siprintf+0x38>)
 8002196:	4909      	ldr	r1, [pc, #36]	; (80021bc <siprintf+0x3c>)
 8002198:	f853 2b04 	ldr.w	r2, [r3], #4
 800219c:	9105      	str	r1, [sp, #20]
 800219e:	6800      	ldr	r0, [r0, #0]
 80021a0:	a902      	add	r1, sp, #8
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	f000 f866 	bl	8002274 <_svfiprintf_r>
 80021a8:	2200      	movs	r2, #0
 80021aa:	9b02      	ldr	r3, [sp, #8]
 80021ac:	701a      	strb	r2, [r3, #0]
 80021ae:	b01c      	add	sp, #112	; 0x70
 80021b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80021b4:	b003      	add	sp, #12
 80021b6:	4770      	bx	lr
 80021b8:	20000024 	.word	0x20000024
 80021bc:	ffff0208 	.word	0xffff0208

080021c0 <__ssputs_r>:
 80021c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021c4:	688e      	ldr	r6, [r1, #8]
 80021c6:	4682      	mov	sl, r0
 80021c8:	429e      	cmp	r6, r3
 80021ca:	460c      	mov	r4, r1
 80021cc:	4690      	mov	r8, r2
 80021ce:	4699      	mov	r9, r3
 80021d0:	d837      	bhi.n	8002242 <__ssputs_r+0x82>
 80021d2:	898a      	ldrh	r2, [r1, #12]
 80021d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80021d8:	d031      	beq.n	800223e <__ssputs_r+0x7e>
 80021da:	2302      	movs	r3, #2
 80021dc:	6825      	ldr	r5, [r4, #0]
 80021de:	6909      	ldr	r1, [r1, #16]
 80021e0:	1a6f      	subs	r7, r5, r1
 80021e2:	6965      	ldr	r5, [r4, #20]
 80021e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80021e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80021ec:	f109 0301 	add.w	r3, r9, #1
 80021f0:	443b      	add	r3, r7
 80021f2:	429d      	cmp	r5, r3
 80021f4:	bf38      	it	cc
 80021f6:	461d      	movcc	r5, r3
 80021f8:	0553      	lsls	r3, r2, #21
 80021fa:	d530      	bpl.n	800225e <__ssputs_r+0x9e>
 80021fc:	4629      	mov	r1, r5
 80021fe:	f000 fb37 	bl	8002870 <_malloc_r>
 8002202:	4606      	mov	r6, r0
 8002204:	b950      	cbnz	r0, 800221c <__ssputs_r+0x5c>
 8002206:	230c      	movs	r3, #12
 8002208:	f04f 30ff 	mov.w	r0, #4294967295
 800220c:	f8ca 3000 	str.w	r3, [sl]
 8002210:	89a3      	ldrh	r3, [r4, #12]
 8002212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002216:	81a3      	strh	r3, [r4, #12]
 8002218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800221c:	463a      	mov	r2, r7
 800221e:	6921      	ldr	r1, [r4, #16]
 8002220:	f000 fab6 	bl	8002790 <memcpy>
 8002224:	89a3      	ldrh	r3, [r4, #12]
 8002226:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800222a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800222e:	81a3      	strh	r3, [r4, #12]
 8002230:	6126      	str	r6, [r4, #16]
 8002232:	443e      	add	r6, r7
 8002234:	6026      	str	r6, [r4, #0]
 8002236:	464e      	mov	r6, r9
 8002238:	6165      	str	r5, [r4, #20]
 800223a:	1bed      	subs	r5, r5, r7
 800223c:	60a5      	str	r5, [r4, #8]
 800223e:	454e      	cmp	r6, r9
 8002240:	d900      	bls.n	8002244 <__ssputs_r+0x84>
 8002242:	464e      	mov	r6, r9
 8002244:	4632      	mov	r2, r6
 8002246:	4641      	mov	r1, r8
 8002248:	6820      	ldr	r0, [r4, #0]
 800224a:	f000 faac 	bl	80027a6 <memmove>
 800224e:	68a3      	ldr	r3, [r4, #8]
 8002250:	2000      	movs	r0, #0
 8002252:	1b9b      	subs	r3, r3, r6
 8002254:	60a3      	str	r3, [r4, #8]
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	441e      	add	r6, r3
 800225a:	6026      	str	r6, [r4, #0]
 800225c:	e7dc      	b.n	8002218 <__ssputs_r+0x58>
 800225e:	462a      	mov	r2, r5
 8002260:	f000 fb60 	bl	8002924 <_realloc_r>
 8002264:	4606      	mov	r6, r0
 8002266:	2800      	cmp	r0, #0
 8002268:	d1e2      	bne.n	8002230 <__ssputs_r+0x70>
 800226a:	6921      	ldr	r1, [r4, #16]
 800226c:	4650      	mov	r0, sl
 800226e:	f000 fab3 	bl	80027d8 <_free_r>
 8002272:	e7c8      	b.n	8002206 <__ssputs_r+0x46>

08002274 <_svfiprintf_r>:
 8002274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002278:	461d      	mov	r5, r3
 800227a:	898b      	ldrh	r3, [r1, #12]
 800227c:	b09d      	sub	sp, #116	; 0x74
 800227e:	061f      	lsls	r7, r3, #24
 8002280:	4680      	mov	r8, r0
 8002282:	460c      	mov	r4, r1
 8002284:	4616      	mov	r6, r2
 8002286:	d50f      	bpl.n	80022a8 <_svfiprintf_r+0x34>
 8002288:	690b      	ldr	r3, [r1, #16]
 800228a:	b96b      	cbnz	r3, 80022a8 <_svfiprintf_r+0x34>
 800228c:	2140      	movs	r1, #64	; 0x40
 800228e:	f000 faef 	bl	8002870 <_malloc_r>
 8002292:	6020      	str	r0, [r4, #0]
 8002294:	6120      	str	r0, [r4, #16]
 8002296:	b928      	cbnz	r0, 80022a4 <_svfiprintf_r+0x30>
 8002298:	230c      	movs	r3, #12
 800229a:	f8c8 3000 	str.w	r3, [r8]
 800229e:	f04f 30ff 	mov.w	r0, #4294967295
 80022a2:	e0c8      	b.n	8002436 <_svfiprintf_r+0x1c2>
 80022a4:	2340      	movs	r3, #64	; 0x40
 80022a6:	6163      	str	r3, [r4, #20]
 80022a8:	2300      	movs	r3, #0
 80022aa:	9309      	str	r3, [sp, #36]	; 0x24
 80022ac:	2320      	movs	r3, #32
 80022ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80022b2:	2330      	movs	r3, #48	; 0x30
 80022b4:	f04f 0b01 	mov.w	fp, #1
 80022b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80022bc:	9503      	str	r5, [sp, #12]
 80022be:	4637      	mov	r7, r6
 80022c0:	463d      	mov	r5, r7
 80022c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80022c6:	b10b      	cbz	r3, 80022cc <_svfiprintf_r+0x58>
 80022c8:	2b25      	cmp	r3, #37	; 0x25
 80022ca:	d13e      	bne.n	800234a <_svfiprintf_r+0xd6>
 80022cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80022d0:	d00b      	beq.n	80022ea <_svfiprintf_r+0x76>
 80022d2:	4653      	mov	r3, sl
 80022d4:	4632      	mov	r2, r6
 80022d6:	4621      	mov	r1, r4
 80022d8:	4640      	mov	r0, r8
 80022da:	f7ff ff71 	bl	80021c0 <__ssputs_r>
 80022de:	3001      	adds	r0, #1
 80022e0:	f000 80a4 	beq.w	800242c <_svfiprintf_r+0x1b8>
 80022e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022e6:	4453      	add	r3, sl
 80022e8:	9309      	str	r3, [sp, #36]	; 0x24
 80022ea:	783b      	ldrb	r3, [r7, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 809d 	beq.w	800242c <_svfiprintf_r+0x1b8>
 80022f2:	2300      	movs	r3, #0
 80022f4:	f04f 32ff 	mov.w	r2, #4294967295
 80022f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022fc:	9304      	str	r3, [sp, #16]
 80022fe:	9307      	str	r3, [sp, #28]
 8002300:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002304:	931a      	str	r3, [sp, #104]	; 0x68
 8002306:	462f      	mov	r7, r5
 8002308:	2205      	movs	r2, #5
 800230a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800230e:	4850      	ldr	r0, [pc, #320]	; (8002450 <_svfiprintf_r+0x1dc>)
 8002310:	f000 fa30 	bl	8002774 <memchr>
 8002314:	9b04      	ldr	r3, [sp, #16]
 8002316:	b9d0      	cbnz	r0, 800234e <_svfiprintf_r+0xda>
 8002318:	06d9      	lsls	r1, r3, #27
 800231a:	bf44      	itt	mi
 800231c:	2220      	movmi	r2, #32
 800231e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002322:	071a      	lsls	r2, r3, #28
 8002324:	bf44      	itt	mi
 8002326:	222b      	movmi	r2, #43	; 0x2b
 8002328:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800232c:	782a      	ldrb	r2, [r5, #0]
 800232e:	2a2a      	cmp	r2, #42	; 0x2a
 8002330:	d015      	beq.n	800235e <_svfiprintf_r+0xea>
 8002332:	462f      	mov	r7, r5
 8002334:	2000      	movs	r0, #0
 8002336:	250a      	movs	r5, #10
 8002338:	9a07      	ldr	r2, [sp, #28]
 800233a:	4639      	mov	r1, r7
 800233c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002340:	3b30      	subs	r3, #48	; 0x30
 8002342:	2b09      	cmp	r3, #9
 8002344:	d94d      	bls.n	80023e2 <_svfiprintf_r+0x16e>
 8002346:	b1b8      	cbz	r0, 8002378 <_svfiprintf_r+0x104>
 8002348:	e00f      	b.n	800236a <_svfiprintf_r+0xf6>
 800234a:	462f      	mov	r7, r5
 800234c:	e7b8      	b.n	80022c0 <_svfiprintf_r+0x4c>
 800234e:	4a40      	ldr	r2, [pc, #256]	; (8002450 <_svfiprintf_r+0x1dc>)
 8002350:	463d      	mov	r5, r7
 8002352:	1a80      	subs	r0, r0, r2
 8002354:	fa0b f000 	lsl.w	r0, fp, r0
 8002358:	4318      	orrs	r0, r3
 800235a:	9004      	str	r0, [sp, #16]
 800235c:	e7d3      	b.n	8002306 <_svfiprintf_r+0x92>
 800235e:	9a03      	ldr	r2, [sp, #12]
 8002360:	1d11      	adds	r1, r2, #4
 8002362:	6812      	ldr	r2, [r2, #0]
 8002364:	9103      	str	r1, [sp, #12]
 8002366:	2a00      	cmp	r2, #0
 8002368:	db01      	blt.n	800236e <_svfiprintf_r+0xfa>
 800236a:	9207      	str	r2, [sp, #28]
 800236c:	e004      	b.n	8002378 <_svfiprintf_r+0x104>
 800236e:	4252      	negs	r2, r2
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	9207      	str	r2, [sp, #28]
 8002376:	9304      	str	r3, [sp, #16]
 8002378:	783b      	ldrb	r3, [r7, #0]
 800237a:	2b2e      	cmp	r3, #46	; 0x2e
 800237c:	d10c      	bne.n	8002398 <_svfiprintf_r+0x124>
 800237e:	787b      	ldrb	r3, [r7, #1]
 8002380:	2b2a      	cmp	r3, #42	; 0x2a
 8002382:	d133      	bne.n	80023ec <_svfiprintf_r+0x178>
 8002384:	9b03      	ldr	r3, [sp, #12]
 8002386:	3702      	adds	r7, #2
 8002388:	1d1a      	adds	r2, r3, #4
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	9203      	str	r2, [sp, #12]
 800238e:	2b00      	cmp	r3, #0
 8002390:	bfb8      	it	lt
 8002392:	f04f 33ff 	movlt.w	r3, #4294967295
 8002396:	9305      	str	r3, [sp, #20]
 8002398:	4d2e      	ldr	r5, [pc, #184]	; (8002454 <_svfiprintf_r+0x1e0>)
 800239a:	2203      	movs	r2, #3
 800239c:	7839      	ldrb	r1, [r7, #0]
 800239e:	4628      	mov	r0, r5
 80023a0:	f000 f9e8 	bl	8002774 <memchr>
 80023a4:	b138      	cbz	r0, 80023b6 <_svfiprintf_r+0x142>
 80023a6:	2340      	movs	r3, #64	; 0x40
 80023a8:	1b40      	subs	r0, r0, r5
 80023aa:	fa03 f000 	lsl.w	r0, r3, r0
 80023ae:	9b04      	ldr	r3, [sp, #16]
 80023b0:	3701      	adds	r7, #1
 80023b2:	4303      	orrs	r3, r0
 80023b4:	9304      	str	r3, [sp, #16]
 80023b6:	7839      	ldrb	r1, [r7, #0]
 80023b8:	2206      	movs	r2, #6
 80023ba:	4827      	ldr	r0, [pc, #156]	; (8002458 <_svfiprintf_r+0x1e4>)
 80023bc:	1c7e      	adds	r6, r7, #1
 80023be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80023c2:	f000 f9d7 	bl	8002774 <memchr>
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d038      	beq.n	800243c <_svfiprintf_r+0x1c8>
 80023ca:	4b24      	ldr	r3, [pc, #144]	; (800245c <_svfiprintf_r+0x1e8>)
 80023cc:	bb13      	cbnz	r3, 8002414 <_svfiprintf_r+0x1a0>
 80023ce:	9b03      	ldr	r3, [sp, #12]
 80023d0:	3307      	adds	r3, #7
 80023d2:	f023 0307 	bic.w	r3, r3, #7
 80023d6:	3308      	adds	r3, #8
 80023d8:	9303      	str	r3, [sp, #12]
 80023da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023dc:	444b      	add	r3, r9
 80023de:	9309      	str	r3, [sp, #36]	; 0x24
 80023e0:	e76d      	b.n	80022be <_svfiprintf_r+0x4a>
 80023e2:	fb05 3202 	mla	r2, r5, r2, r3
 80023e6:	2001      	movs	r0, #1
 80023e8:	460f      	mov	r7, r1
 80023ea:	e7a6      	b.n	800233a <_svfiprintf_r+0xc6>
 80023ec:	2300      	movs	r3, #0
 80023ee:	250a      	movs	r5, #10
 80023f0:	4619      	mov	r1, r3
 80023f2:	3701      	adds	r7, #1
 80023f4:	9305      	str	r3, [sp, #20]
 80023f6:	4638      	mov	r0, r7
 80023f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023fc:	3a30      	subs	r2, #48	; 0x30
 80023fe:	2a09      	cmp	r2, #9
 8002400:	d903      	bls.n	800240a <_svfiprintf_r+0x196>
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0c8      	beq.n	8002398 <_svfiprintf_r+0x124>
 8002406:	9105      	str	r1, [sp, #20]
 8002408:	e7c6      	b.n	8002398 <_svfiprintf_r+0x124>
 800240a:	fb05 2101 	mla	r1, r5, r1, r2
 800240e:	2301      	movs	r3, #1
 8002410:	4607      	mov	r7, r0
 8002412:	e7f0      	b.n	80023f6 <_svfiprintf_r+0x182>
 8002414:	ab03      	add	r3, sp, #12
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	4622      	mov	r2, r4
 800241a:	4b11      	ldr	r3, [pc, #68]	; (8002460 <_svfiprintf_r+0x1ec>)
 800241c:	a904      	add	r1, sp, #16
 800241e:	4640      	mov	r0, r8
 8002420:	f3af 8000 	nop.w
 8002424:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002428:	4681      	mov	r9, r0
 800242a:	d1d6      	bne.n	80023da <_svfiprintf_r+0x166>
 800242c:	89a3      	ldrh	r3, [r4, #12]
 800242e:	065b      	lsls	r3, r3, #25
 8002430:	f53f af35 	bmi.w	800229e <_svfiprintf_r+0x2a>
 8002434:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002436:	b01d      	add	sp, #116	; 0x74
 8002438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800243c:	ab03      	add	r3, sp, #12
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	4622      	mov	r2, r4
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <_svfiprintf_r+0x1ec>)
 8002444:	a904      	add	r1, sp, #16
 8002446:	4640      	mov	r0, r8
 8002448:	f000 f882 	bl	8002550 <_printf_i>
 800244c:	e7ea      	b.n	8002424 <_svfiprintf_r+0x1b0>
 800244e:	bf00      	nop
 8002450:	08005328 	.word	0x08005328
 8002454:	0800532e 	.word	0x0800532e
 8002458:	08005332 	.word	0x08005332
 800245c:	00000000 	.word	0x00000000
 8002460:	080021c1 	.word	0x080021c1

08002464 <_printf_common>:
 8002464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002468:	4691      	mov	r9, r2
 800246a:	461f      	mov	r7, r3
 800246c:	688a      	ldr	r2, [r1, #8]
 800246e:	690b      	ldr	r3, [r1, #16]
 8002470:	4606      	mov	r6, r0
 8002472:	4293      	cmp	r3, r2
 8002474:	bfb8      	it	lt
 8002476:	4613      	movlt	r3, r2
 8002478:	f8c9 3000 	str.w	r3, [r9]
 800247c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002480:	460c      	mov	r4, r1
 8002482:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002486:	b112      	cbz	r2, 800248e <_printf_common+0x2a>
 8002488:	3301      	adds	r3, #1
 800248a:	f8c9 3000 	str.w	r3, [r9]
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	0699      	lsls	r1, r3, #26
 8002492:	bf42      	ittt	mi
 8002494:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002498:	3302      	addmi	r3, #2
 800249a:	f8c9 3000 	strmi.w	r3, [r9]
 800249e:	6825      	ldr	r5, [r4, #0]
 80024a0:	f015 0506 	ands.w	r5, r5, #6
 80024a4:	d107      	bne.n	80024b6 <_printf_common+0x52>
 80024a6:	f104 0a19 	add.w	sl, r4, #25
 80024aa:	68e3      	ldr	r3, [r4, #12]
 80024ac:	f8d9 2000 	ldr.w	r2, [r9]
 80024b0:	1a9b      	subs	r3, r3, r2
 80024b2:	42ab      	cmp	r3, r5
 80024b4:	dc29      	bgt.n	800250a <_printf_common+0xa6>
 80024b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80024ba:	6822      	ldr	r2, [r4, #0]
 80024bc:	3300      	adds	r3, #0
 80024be:	bf18      	it	ne
 80024c0:	2301      	movne	r3, #1
 80024c2:	0692      	lsls	r2, r2, #26
 80024c4:	d42e      	bmi.n	8002524 <_printf_common+0xc0>
 80024c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024ca:	4639      	mov	r1, r7
 80024cc:	4630      	mov	r0, r6
 80024ce:	47c0      	blx	r8
 80024d0:	3001      	adds	r0, #1
 80024d2:	d021      	beq.n	8002518 <_printf_common+0xb4>
 80024d4:	6823      	ldr	r3, [r4, #0]
 80024d6:	68e5      	ldr	r5, [r4, #12]
 80024d8:	f003 0306 	and.w	r3, r3, #6
 80024dc:	2b04      	cmp	r3, #4
 80024de:	bf18      	it	ne
 80024e0:	2500      	movne	r5, #0
 80024e2:	f8d9 2000 	ldr.w	r2, [r9]
 80024e6:	f04f 0900 	mov.w	r9, #0
 80024ea:	bf08      	it	eq
 80024ec:	1aad      	subeq	r5, r5, r2
 80024ee:	68a3      	ldr	r3, [r4, #8]
 80024f0:	6922      	ldr	r2, [r4, #16]
 80024f2:	bf08      	it	eq
 80024f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024f8:	4293      	cmp	r3, r2
 80024fa:	bfc4      	itt	gt
 80024fc:	1a9b      	subgt	r3, r3, r2
 80024fe:	18ed      	addgt	r5, r5, r3
 8002500:	341a      	adds	r4, #26
 8002502:	454d      	cmp	r5, r9
 8002504:	d11a      	bne.n	800253c <_printf_common+0xd8>
 8002506:	2000      	movs	r0, #0
 8002508:	e008      	b.n	800251c <_printf_common+0xb8>
 800250a:	2301      	movs	r3, #1
 800250c:	4652      	mov	r2, sl
 800250e:	4639      	mov	r1, r7
 8002510:	4630      	mov	r0, r6
 8002512:	47c0      	blx	r8
 8002514:	3001      	adds	r0, #1
 8002516:	d103      	bne.n	8002520 <_printf_common+0xbc>
 8002518:	f04f 30ff 	mov.w	r0, #4294967295
 800251c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002520:	3501      	adds	r5, #1
 8002522:	e7c2      	b.n	80024aa <_printf_common+0x46>
 8002524:	2030      	movs	r0, #48	; 0x30
 8002526:	18e1      	adds	r1, r4, r3
 8002528:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002532:	4422      	add	r2, r4
 8002534:	3302      	adds	r3, #2
 8002536:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800253a:	e7c4      	b.n	80024c6 <_printf_common+0x62>
 800253c:	2301      	movs	r3, #1
 800253e:	4622      	mov	r2, r4
 8002540:	4639      	mov	r1, r7
 8002542:	4630      	mov	r0, r6
 8002544:	47c0      	blx	r8
 8002546:	3001      	adds	r0, #1
 8002548:	d0e6      	beq.n	8002518 <_printf_common+0xb4>
 800254a:	f109 0901 	add.w	r9, r9, #1
 800254e:	e7d8      	b.n	8002502 <_printf_common+0x9e>

08002550 <_printf_i>:
 8002550:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002554:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002558:	460c      	mov	r4, r1
 800255a:	7e09      	ldrb	r1, [r1, #24]
 800255c:	b085      	sub	sp, #20
 800255e:	296e      	cmp	r1, #110	; 0x6e
 8002560:	4617      	mov	r7, r2
 8002562:	4606      	mov	r6, r0
 8002564:	4698      	mov	r8, r3
 8002566:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002568:	f000 80b3 	beq.w	80026d2 <_printf_i+0x182>
 800256c:	d822      	bhi.n	80025b4 <_printf_i+0x64>
 800256e:	2963      	cmp	r1, #99	; 0x63
 8002570:	d036      	beq.n	80025e0 <_printf_i+0x90>
 8002572:	d80a      	bhi.n	800258a <_printf_i+0x3a>
 8002574:	2900      	cmp	r1, #0
 8002576:	f000 80b9 	beq.w	80026ec <_printf_i+0x19c>
 800257a:	2958      	cmp	r1, #88	; 0x58
 800257c:	f000 8083 	beq.w	8002686 <_printf_i+0x136>
 8002580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002584:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002588:	e032      	b.n	80025f0 <_printf_i+0xa0>
 800258a:	2964      	cmp	r1, #100	; 0x64
 800258c:	d001      	beq.n	8002592 <_printf_i+0x42>
 800258e:	2969      	cmp	r1, #105	; 0x69
 8002590:	d1f6      	bne.n	8002580 <_printf_i+0x30>
 8002592:	6820      	ldr	r0, [r4, #0]
 8002594:	6813      	ldr	r3, [r2, #0]
 8002596:	0605      	lsls	r5, r0, #24
 8002598:	f103 0104 	add.w	r1, r3, #4
 800259c:	d52a      	bpl.n	80025f4 <_printf_i+0xa4>
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6011      	str	r1, [r2, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	da03      	bge.n	80025ae <_printf_i+0x5e>
 80025a6:	222d      	movs	r2, #45	; 0x2d
 80025a8:	425b      	negs	r3, r3
 80025aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80025ae:	486f      	ldr	r0, [pc, #444]	; (800276c <_printf_i+0x21c>)
 80025b0:	220a      	movs	r2, #10
 80025b2:	e039      	b.n	8002628 <_printf_i+0xd8>
 80025b4:	2973      	cmp	r1, #115	; 0x73
 80025b6:	f000 809d 	beq.w	80026f4 <_printf_i+0x1a4>
 80025ba:	d808      	bhi.n	80025ce <_printf_i+0x7e>
 80025bc:	296f      	cmp	r1, #111	; 0x6f
 80025be:	d020      	beq.n	8002602 <_printf_i+0xb2>
 80025c0:	2970      	cmp	r1, #112	; 0x70
 80025c2:	d1dd      	bne.n	8002580 <_printf_i+0x30>
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	f043 0320 	orr.w	r3, r3, #32
 80025ca:	6023      	str	r3, [r4, #0]
 80025cc:	e003      	b.n	80025d6 <_printf_i+0x86>
 80025ce:	2975      	cmp	r1, #117	; 0x75
 80025d0:	d017      	beq.n	8002602 <_printf_i+0xb2>
 80025d2:	2978      	cmp	r1, #120	; 0x78
 80025d4:	d1d4      	bne.n	8002580 <_printf_i+0x30>
 80025d6:	2378      	movs	r3, #120	; 0x78
 80025d8:	4865      	ldr	r0, [pc, #404]	; (8002770 <_printf_i+0x220>)
 80025da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80025de:	e055      	b.n	800268c <_printf_i+0x13c>
 80025e0:	6813      	ldr	r3, [r2, #0]
 80025e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025e6:	1d19      	adds	r1, r3, #4
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6011      	str	r1, [r2, #0]
 80025ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025f0:	2301      	movs	r3, #1
 80025f2:	e08c      	b.n	800270e <_printf_i+0x1be>
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025fa:	6011      	str	r1, [r2, #0]
 80025fc:	bf18      	it	ne
 80025fe:	b21b      	sxthne	r3, r3
 8002600:	e7cf      	b.n	80025a2 <_printf_i+0x52>
 8002602:	6813      	ldr	r3, [r2, #0]
 8002604:	6825      	ldr	r5, [r4, #0]
 8002606:	1d18      	adds	r0, r3, #4
 8002608:	6010      	str	r0, [r2, #0]
 800260a:	0628      	lsls	r0, r5, #24
 800260c:	d501      	bpl.n	8002612 <_printf_i+0xc2>
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	e002      	b.n	8002618 <_printf_i+0xc8>
 8002612:	0668      	lsls	r0, r5, #25
 8002614:	d5fb      	bpl.n	800260e <_printf_i+0xbe>
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	296f      	cmp	r1, #111	; 0x6f
 800261a:	bf14      	ite	ne
 800261c:	220a      	movne	r2, #10
 800261e:	2208      	moveq	r2, #8
 8002620:	4852      	ldr	r0, [pc, #328]	; (800276c <_printf_i+0x21c>)
 8002622:	2100      	movs	r1, #0
 8002624:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002628:	6865      	ldr	r5, [r4, #4]
 800262a:	2d00      	cmp	r5, #0
 800262c:	60a5      	str	r5, [r4, #8]
 800262e:	f2c0 8095 	blt.w	800275c <_printf_i+0x20c>
 8002632:	6821      	ldr	r1, [r4, #0]
 8002634:	f021 0104 	bic.w	r1, r1, #4
 8002638:	6021      	str	r1, [r4, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d13d      	bne.n	80026ba <_printf_i+0x16a>
 800263e:	2d00      	cmp	r5, #0
 8002640:	f040 808e 	bne.w	8002760 <_printf_i+0x210>
 8002644:	4665      	mov	r5, ip
 8002646:	2a08      	cmp	r2, #8
 8002648:	d10b      	bne.n	8002662 <_printf_i+0x112>
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	07db      	lsls	r3, r3, #31
 800264e:	d508      	bpl.n	8002662 <_printf_i+0x112>
 8002650:	6923      	ldr	r3, [r4, #16]
 8002652:	6862      	ldr	r2, [r4, #4]
 8002654:	429a      	cmp	r2, r3
 8002656:	bfde      	ittt	le
 8002658:	2330      	movle	r3, #48	; 0x30
 800265a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800265e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002662:	ebac 0305 	sub.w	r3, ip, r5
 8002666:	6123      	str	r3, [r4, #16]
 8002668:	f8cd 8000 	str.w	r8, [sp]
 800266c:	463b      	mov	r3, r7
 800266e:	aa03      	add	r2, sp, #12
 8002670:	4621      	mov	r1, r4
 8002672:	4630      	mov	r0, r6
 8002674:	f7ff fef6 	bl	8002464 <_printf_common>
 8002678:	3001      	adds	r0, #1
 800267a:	d14d      	bne.n	8002718 <_printf_i+0x1c8>
 800267c:	f04f 30ff 	mov.w	r0, #4294967295
 8002680:	b005      	add	sp, #20
 8002682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002686:	4839      	ldr	r0, [pc, #228]	; (800276c <_printf_i+0x21c>)
 8002688:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800268c:	6813      	ldr	r3, [r2, #0]
 800268e:	6821      	ldr	r1, [r4, #0]
 8002690:	1d1d      	adds	r5, r3, #4
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6015      	str	r5, [r2, #0]
 8002696:	060a      	lsls	r2, r1, #24
 8002698:	d50b      	bpl.n	80026b2 <_printf_i+0x162>
 800269a:	07ca      	lsls	r2, r1, #31
 800269c:	bf44      	itt	mi
 800269e:	f041 0120 	orrmi.w	r1, r1, #32
 80026a2:	6021      	strmi	r1, [r4, #0]
 80026a4:	b91b      	cbnz	r3, 80026ae <_printf_i+0x15e>
 80026a6:	6822      	ldr	r2, [r4, #0]
 80026a8:	f022 0220 	bic.w	r2, r2, #32
 80026ac:	6022      	str	r2, [r4, #0]
 80026ae:	2210      	movs	r2, #16
 80026b0:	e7b7      	b.n	8002622 <_printf_i+0xd2>
 80026b2:	064d      	lsls	r5, r1, #25
 80026b4:	bf48      	it	mi
 80026b6:	b29b      	uxthmi	r3, r3
 80026b8:	e7ef      	b.n	800269a <_printf_i+0x14a>
 80026ba:	4665      	mov	r5, ip
 80026bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80026c0:	fb02 3311 	mls	r3, r2, r1, r3
 80026c4:	5cc3      	ldrb	r3, [r0, r3]
 80026c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80026ca:	460b      	mov	r3, r1
 80026cc:	2900      	cmp	r1, #0
 80026ce:	d1f5      	bne.n	80026bc <_printf_i+0x16c>
 80026d0:	e7b9      	b.n	8002646 <_printf_i+0xf6>
 80026d2:	6813      	ldr	r3, [r2, #0]
 80026d4:	6825      	ldr	r5, [r4, #0]
 80026d6:	1d18      	adds	r0, r3, #4
 80026d8:	6961      	ldr	r1, [r4, #20]
 80026da:	6010      	str	r0, [r2, #0]
 80026dc:	0628      	lsls	r0, r5, #24
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	d501      	bpl.n	80026e6 <_printf_i+0x196>
 80026e2:	6019      	str	r1, [r3, #0]
 80026e4:	e002      	b.n	80026ec <_printf_i+0x19c>
 80026e6:	066a      	lsls	r2, r5, #25
 80026e8:	d5fb      	bpl.n	80026e2 <_printf_i+0x192>
 80026ea:	8019      	strh	r1, [r3, #0]
 80026ec:	2300      	movs	r3, #0
 80026ee:	4665      	mov	r5, ip
 80026f0:	6123      	str	r3, [r4, #16]
 80026f2:	e7b9      	b.n	8002668 <_printf_i+0x118>
 80026f4:	6813      	ldr	r3, [r2, #0]
 80026f6:	1d19      	adds	r1, r3, #4
 80026f8:	6011      	str	r1, [r2, #0]
 80026fa:	681d      	ldr	r5, [r3, #0]
 80026fc:	6862      	ldr	r2, [r4, #4]
 80026fe:	2100      	movs	r1, #0
 8002700:	4628      	mov	r0, r5
 8002702:	f000 f837 	bl	8002774 <memchr>
 8002706:	b108      	cbz	r0, 800270c <_printf_i+0x1bc>
 8002708:	1b40      	subs	r0, r0, r5
 800270a:	6060      	str	r0, [r4, #4]
 800270c:	6863      	ldr	r3, [r4, #4]
 800270e:	6123      	str	r3, [r4, #16]
 8002710:	2300      	movs	r3, #0
 8002712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002716:	e7a7      	b.n	8002668 <_printf_i+0x118>
 8002718:	6923      	ldr	r3, [r4, #16]
 800271a:	462a      	mov	r2, r5
 800271c:	4639      	mov	r1, r7
 800271e:	4630      	mov	r0, r6
 8002720:	47c0      	blx	r8
 8002722:	3001      	adds	r0, #1
 8002724:	d0aa      	beq.n	800267c <_printf_i+0x12c>
 8002726:	6823      	ldr	r3, [r4, #0]
 8002728:	079b      	lsls	r3, r3, #30
 800272a:	d413      	bmi.n	8002754 <_printf_i+0x204>
 800272c:	68e0      	ldr	r0, [r4, #12]
 800272e:	9b03      	ldr	r3, [sp, #12]
 8002730:	4298      	cmp	r0, r3
 8002732:	bfb8      	it	lt
 8002734:	4618      	movlt	r0, r3
 8002736:	e7a3      	b.n	8002680 <_printf_i+0x130>
 8002738:	2301      	movs	r3, #1
 800273a:	464a      	mov	r2, r9
 800273c:	4639      	mov	r1, r7
 800273e:	4630      	mov	r0, r6
 8002740:	47c0      	blx	r8
 8002742:	3001      	adds	r0, #1
 8002744:	d09a      	beq.n	800267c <_printf_i+0x12c>
 8002746:	3501      	adds	r5, #1
 8002748:	68e3      	ldr	r3, [r4, #12]
 800274a:	9a03      	ldr	r2, [sp, #12]
 800274c:	1a9b      	subs	r3, r3, r2
 800274e:	42ab      	cmp	r3, r5
 8002750:	dcf2      	bgt.n	8002738 <_printf_i+0x1e8>
 8002752:	e7eb      	b.n	800272c <_printf_i+0x1dc>
 8002754:	2500      	movs	r5, #0
 8002756:	f104 0919 	add.w	r9, r4, #25
 800275a:	e7f5      	b.n	8002748 <_printf_i+0x1f8>
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1ac      	bne.n	80026ba <_printf_i+0x16a>
 8002760:	7803      	ldrb	r3, [r0, #0]
 8002762:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002766:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800276a:	e76c      	b.n	8002646 <_printf_i+0xf6>
 800276c:	08005339 	.word	0x08005339
 8002770:	0800534a 	.word	0x0800534a

08002774 <memchr>:
 8002774:	b510      	push	{r4, lr}
 8002776:	b2c9      	uxtb	r1, r1
 8002778:	4402      	add	r2, r0
 800277a:	4290      	cmp	r0, r2
 800277c:	4603      	mov	r3, r0
 800277e:	d101      	bne.n	8002784 <memchr+0x10>
 8002780:	2300      	movs	r3, #0
 8002782:	e003      	b.n	800278c <memchr+0x18>
 8002784:	781c      	ldrb	r4, [r3, #0]
 8002786:	3001      	adds	r0, #1
 8002788:	428c      	cmp	r4, r1
 800278a:	d1f6      	bne.n	800277a <memchr+0x6>
 800278c:	4618      	mov	r0, r3
 800278e:	bd10      	pop	{r4, pc}

08002790 <memcpy>:
 8002790:	b510      	push	{r4, lr}
 8002792:	1e43      	subs	r3, r0, #1
 8002794:	440a      	add	r2, r1
 8002796:	4291      	cmp	r1, r2
 8002798:	d100      	bne.n	800279c <memcpy+0xc>
 800279a:	bd10      	pop	{r4, pc}
 800279c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80027a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80027a4:	e7f7      	b.n	8002796 <memcpy+0x6>

080027a6 <memmove>:
 80027a6:	4288      	cmp	r0, r1
 80027a8:	b510      	push	{r4, lr}
 80027aa:	eb01 0302 	add.w	r3, r1, r2
 80027ae:	d807      	bhi.n	80027c0 <memmove+0x1a>
 80027b0:	1e42      	subs	r2, r0, #1
 80027b2:	4299      	cmp	r1, r3
 80027b4:	d00a      	beq.n	80027cc <memmove+0x26>
 80027b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80027ba:	f802 4f01 	strb.w	r4, [r2, #1]!
 80027be:	e7f8      	b.n	80027b2 <memmove+0xc>
 80027c0:	4283      	cmp	r3, r0
 80027c2:	d9f5      	bls.n	80027b0 <memmove+0xa>
 80027c4:	1881      	adds	r1, r0, r2
 80027c6:	1ad2      	subs	r2, r2, r3
 80027c8:	42d3      	cmn	r3, r2
 80027ca:	d100      	bne.n	80027ce <memmove+0x28>
 80027cc:	bd10      	pop	{r4, pc}
 80027ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80027d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80027d6:	e7f7      	b.n	80027c8 <memmove+0x22>

080027d8 <_free_r>:
 80027d8:	b538      	push	{r3, r4, r5, lr}
 80027da:	4605      	mov	r5, r0
 80027dc:	2900      	cmp	r1, #0
 80027de:	d043      	beq.n	8002868 <_free_r+0x90>
 80027e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027e4:	1f0c      	subs	r4, r1, #4
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	bfb8      	it	lt
 80027ea:	18e4      	addlt	r4, r4, r3
 80027ec:	f000 f8d0 	bl	8002990 <__malloc_lock>
 80027f0:	4a1e      	ldr	r2, [pc, #120]	; (800286c <_free_r+0x94>)
 80027f2:	6813      	ldr	r3, [r2, #0]
 80027f4:	4610      	mov	r0, r2
 80027f6:	b933      	cbnz	r3, 8002806 <_free_r+0x2e>
 80027f8:	6063      	str	r3, [r4, #4]
 80027fa:	6014      	str	r4, [r2, #0]
 80027fc:	4628      	mov	r0, r5
 80027fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002802:	f000 b8c6 	b.w	8002992 <__malloc_unlock>
 8002806:	42a3      	cmp	r3, r4
 8002808:	d90b      	bls.n	8002822 <_free_r+0x4a>
 800280a:	6821      	ldr	r1, [r4, #0]
 800280c:	1862      	adds	r2, r4, r1
 800280e:	4293      	cmp	r3, r2
 8002810:	bf01      	itttt	eq
 8002812:	681a      	ldreq	r2, [r3, #0]
 8002814:	685b      	ldreq	r3, [r3, #4]
 8002816:	1852      	addeq	r2, r2, r1
 8002818:	6022      	streq	r2, [r4, #0]
 800281a:	6063      	str	r3, [r4, #4]
 800281c:	6004      	str	r4, [r0, #0]
 800281e:	e7ed      	b.n	80027fc <_free_r+0x24>
 8002820:	4613      	mov	r3, r2
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	b10a      	cbz	r2, 800282a <_free_r+0x52>
 8002826:	42a2      	cmp	r2, r4
 8002828:	d9fa      	bls.n	8002820 <_free_r+0x48>
 800282a:	6819      	ldr	r1, [r3, #0]
 800282c:	1858      	adds	r0, r3, r1
 800282e:	42a0      	cmp	r0, r4
 8002830:	d10b      	bne.n	800284a <_free_r+0x72>
 8002832:	6820      	ldr	r0, [r4, #0]
 8002834:	4401      	add	r1, r0
 8002836:	1858      	adds	r0, r3, r1
 8002838:	4282      	cmp	r2, r0
 800283a:	6019      	str	r1, [r3, #0]
 800283c:	d1de      	bne.n	80027fc <_free_r+0x24>
 800283e:	6810      	ldr	r0, [r2, #0]
 8002840:	6852      	ldr	r2, [r2, #4]
 8002842:	4401      	add	r1, r0
 8002844:	6019      	str	r1, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	e7d8      	b.n	80027fc <_free_r+0x24>
 800284a:	d902      	bls.n	8002852 <_free_r+0x7a>
 800284c:	230c      	movs	r3, #12
 800284e:	602b      	str	r3, [r5, #0]
 8002850:	e7d4      	b.n	80027fc <_free_r+0x24>
 8002852:	6820      	ldr	r0, [r4, #0]
 8002854:	1821      	adds	r1, r4, r0
 8002856:	428a      	cmp	r2, r1
 8002858:	bf01      	itttt	eq
 800285a:	6811      	ldreq	r1, [r2, #0]
 800285c:	6852      	ldreq	r2, [r2, #4]
 800285e:	1809      	addeq	r1, r1, r0
 8002860:	6021      	streq	r1, [r4, #0]
 8002862:	6062      	str	r2, [r4, #4]
 8002864:	605c      	str	r4, [r3, #4]
 8002866:	e7c9      	b.n	80027fc <_free_r+0x24>
 8002868:	bd38      	pop	{r3, r4, r5, pc}
 800286a:	bf00      	nop
 800286c:	200000ac 	.word	0x200000ac

08002870 <_malloc_r>:
 8002870:	b570      	push	{r4, r5, r6, lr}
 8002872:	1ccd      	adds	r5, r1, #3
 8002874:	f025 0503 	bic.w	r5, r5, #3
 8002878:	3508      	adds	r5, #8
 800287a:	2d0c      	cmp	r5, #12
 800287c:	bf38      	it	cc
 800287e:	250c      	movcc	r5, #12
 8002880:	2d00      	cmp	r5, #0
 8002882:	4606      	mov	r6, r0
 8002884:	db01      	blt.n	800288a <_malloc_r+0x1a>
 8002886:	42a9      	cmp	r1, r5
 8002888:	d903      	bls.n	8002892 <_malloc_r+0x22>
 800288a:	230c      	movs	r3, #12
 800288c:	6033      	str	r3, [r6, #0]
 800288e:	2000      	movs	r0, #0
 8002890:	bd70      	pop	{r4, r5, r6, pc}
 8002892:	f000 f87d 	bl	8002990 <__malloc_lock>
 8002896:	4a21      	ldr	r2, [pc, #132]	; (800291c <_malloc_r+0xac>)
 8002898:	6814      	ldr	r4, [r2, #0]
 800289a:	4621      	mov	r1, r4
 800289c:	b991      	cbnz	r1, 80028c4 <_malloc_r+0x54>
 800289e:	4c20      	ldr	r4, [pc, #128]	; (8002920 <_malloc_r+0xb0>)
 80028a0:	6823      	ldr	r3, [r4, #0]
 80028a2:	b91b      	cbnz	r3, 80028ac <_malloc_r+0x3c>
 80028a4:	4630      	mov	r0, r6
 80028a6:	f000 f863 	bl	8002970 <_sbrk_r>
 80028aa:	6020      	str	r0, [r4, #0]
 80028ac:	4629      	mov	r1, r5
 80028ae:	4630      	mov	r0, r6
 80028b0:	f000 f85e 	bl	8002970 <_sbrk_r>
 80028b4:	1c43      	adds	r3, r0, #1
 80028b6:	d124      	bne.n	8002902 <_malloc_r+0x92>
 80028b8:	230c      	movs	r3, #12
 80028ba:	4630      	mov	r0, r6
 80028bc:	6033      	str	r3, [r6, #0]
 80028be:	f000 f868 	bl	8002992 <__malloc_unlock>
 80028c2:	e7e4      	b.n	800288e <_malloc_r+0x1e>
 80028c4:	680b      	ldr	r3, [r1, #0]
 80028c6:	1b5b      	subs	r3, r3, r5
 80028c8:	d418      	bmi.n	80028fc <_malloc_r+0x8c>
 80028ca:	2b0b      	cmp	r3, #11
 80028cc:	d90f      	bls.n	80028ee <_malloc_r+0x7e>
 80028ce:	600b      	str	r3, [r1, #0]
 80028d0:	18cc      	adds	r4, r1, r3
 80028d2:	50cd      	str	r5, [r1, r3]
 80028d4:	4630      	mov	r0, r6
 80028d6:	f000 f85c 	bl	8002992 <__malloc_unlock>
 80028da:	f104 000b 	add.w	r0, r4, #11
 80028de:	1d23      	adds	r3, r4, #4
 80028e0:	f020 0007 	bic.w	r0, r0, #7
 80028e4:	1ac3      	subs	r3, r0, r3
 80028e6:	d0d3      	beq.n	8002890 <_malloc_r+0x20>
 80028e8:	425a      	negs	r2, r3
 80028ea:	50e2      	str	r2, [r4, r3]
 80028ec:	e7d0      	b.n	8002890 <_malloc_r+0x20>
 80028ee:	684b      	ldr	r3, [r1, #4]
 80028f0:	428c      	cmp	r4, r1
 80028f2:	bf16      	itet	ne
 80028f4:	6063      	strne	r3, [r4, #4]
 80028f6:	6013      	streq	r3, [r2, #0]
 80028f8:	460c      	movne	r4, r1
 80028fa:	e7eb      	b.n	80028d4 <_malloc_r+0x64>
 80028fc:	460c      	mov	r4, r1
 80028fe:	6849      	ldr	r1, [r1, #4]
 8002900:	e7cc      	b.n	800289c <_malloc_r+0x2c>
 8002902:	1cc4      	adds	r4, r0, #3
 8002904:	f024 0403 	bic.w	r4, r4, #3
 8002908:	42a0      	cmp	r0, r4
 800290a:	d005      	beq.n	8002918 <_malloc_r+0xa8>
 800290c:	1a21      	subs	r1, r4, r0
 800290e:	4630      	mov	r0, r6
 8002910:	f000 f82e 	bl	8002970 <_sbrk_r>
 8002914:	3001      	adds	r0, #1
 8002916:	d0cf      	beq.n	80028b8 <_malloc_r+0x48>
 8002918:	6025      	str	r5, [r4, #0]
 800291a:	e7db      	b.n	80028d4 <_malloc_r+0x64>
 800291c:	200000ac 	.word	0x200000ac
 8002920:	200000b0 	.word	0x200000b0

08002924 <_realloc_r>:
 8002924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002926:	4607      	mov	r7, r0
 8002928:	4614      	mov	r4, r2
 800292a:	460e      	mov	r6, r1
 800292c:	b921      	cbnz	r1, 8002938 <_realloc_r+0x14>
 800292e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002932:	4611      	mov	r1, r2
 8002934:	f7ff bf9c 	b.w	8002870 <_malloc_r>
 8002938:	b922      	cbnz	r2, 8002944 <_realloc_r+0x20>
 800293a:	f7ff ff4d 	bl	80027d8 <_free_r>
 800293e:	4625      	mov	r5, r4
 8002940:	4628      	mov	r0, r5
 8002942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002944:	f000 f826 	bl	8002994 <_malloc_usable_size_r>
 8002948:	42a0      	cmp	r0, r4
 800294a:	d20f      	bcs.n	800296c <_realloc_r+0x48>
 800294c:	4621      	mov	r1, r4
 800294e:	4638      	mov	r0, r7
 8002950:	f7ff ff8e 	bl	8002870 <_malloc_r>
 8002954:	4605      	mov	r5, r0
 8002956:	2800      	cmp	r0, #0
 8002958:	d0f2      	beq.n	8002940 <_realloc_r+0x1c>
 800295a:	4631      	mov	r1, r6
 800295c:	4622      	mov	r2, r4
 800295e:	f7ff ff17 	bl	8002790 <memcpy>
 8002962:	4631      	mov	r1, r6
 8002964:	4638      	mov	r0, r7
 8002966:	f7ff ff37 	bl	80027d8 <_free_r>
 800296a:	e7e9      	b.n	8002940 <_realloc_r+0x1c>
 800296c:	4635      	mov	r5, r6
 800296e:	e7e7      	b.n	8002940 <_realloc_r+0x1c>

08002970 <_sbrk_r>:
 8002970:	b538      	push	{r3, r4, r5, lr}
 8002972:	2300      	movs	r3, #0
 8002974:	4c05      	ldr	r4, [pc, #20]	; (800298c <_sbrk_r+0x1c>)
 8002976:	4605      	mov	r5, r0
 8002978:	4608      	mov	r0, r1
 800297a:	6023      	str	r3, [r4, #0]
 800297c:	f7fe fa2a 	bl	8000dd4 <_sbrk>
 8002980:	1c43      	adds	r3, r0, #1
 8002982:	d102      	bne.n	800298a <_sbrk_r+0x1a>
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	b103      	cbz	r3, 800298a <_sbrk_r+0x1a>
 8002988:	602b      	str	r3, [r5, #0]
 800298a:	bd38      	pop	{r3, r4, r5, pc}
 800298c:	20000110 	.word	0x20000110

08002990 <__malloc_lock>:
 8002990:	4770      	bx	lr

08002992 <__malloc_unlock>:
 8002992:	4770      	bx	lr

08002994 <_malloc_usable_size_r>:
 8002994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002998:	1f18      	subs	r0, r3, #4
 800299a:	2b00      	cmp	r3, #0
 800299c:	bfbc      	itt	lt
 800299e:	580b      	ldrlt	r3, [r1, r0]
 80029a0:	18c0      	addlt	r0, r0, r3
 80029a2:	4770      	bx	lr

080029a4 <_init>:
 80029a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a6:	bf00      	nop
 80029a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029aa:	bc08      	pop	{r3}
 80029ac:	469e      	mov	lr, r3
 80029ae:	4770      	bx	lr

080029b0 <_fini>:
 80029b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029b2:	bf00      	nop
 80029b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029b6:	bc08      	pop	{r3}
 80029b8:	469e      	mov	lr, r3
 80029ba:	4770      	bx	lr
