INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_module
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module distributor
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register1
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab1/ALU/ALU.srcs/sim_1/new/ALU_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_simulation
