{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650011189173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650011189180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 16:26:29 2022 " "Processing started: Fri Apr 15 16:26:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650011189180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011189180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fetch -c fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off fetch -c fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011189180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650011190627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650011190627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Github/OpenRSIC-V/fetch/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650011200603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011200603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/fetch/pc_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650011200607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011200607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_fetch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_fetch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch_tb " "Found entity 1: inst_fetch_tb" {  } { { "inst_fetch_tb.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650011200610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011200610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch " "Found entity 1: inst_fetch" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650011200612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011200612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inst_fetch " "Elaborating entity \"inst_fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650011200669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc_reg0\"" {  } { { "inst_fetch.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650011200670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom0 " "Elaborating entity \"rom\" for hierarchy \"rom:rom0\"" {  } { { "inst_fetch.v" "rom0" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650011200672 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "67 0 63 rom.v(12) " "Verilog HDL warning at rom.v(12): number of words (67) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "rom.v" "" { Text "D:/Github/OpenRSIC-V/fetch/rom.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1650011200673 "|inst_fetch|rom:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom.v(10) " "Net \"rom.data_a\" at rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/Github/OpenRSIC-V/fetch/rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650011200673 "|inst_fetch|rom:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom.v(10) " "Net \"rom.waddr_a\" at rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/Github/OpenRSIC-V/fetch/rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650011200673 "|inst_fetch|rom:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom.v(10) " "Net \"rom.we_a\" at rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/Github/OpenRSIC-V/fetch/rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650011200673 "|inst_fetch|rom:rom0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[6\] GND " "Pin \"inst_o\[6\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[7\] GND " "Pin \"inst_o\[7\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[14\] GND " "Pin \"inst_o\[14\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[15\] GND " "Pin \"inst_o\[15\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[22\] GND " "Pin \"inst_o\[22\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[23\] GND " "Pin \"inst_o\[23\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[30\] GND " "Pin \"inst_o\[30\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_o\[31\] GND " "Pin \"inst_o\[31\]\" is stuck at GND" {  } { { "inst_fetch.v" "" { Text "D:/Github/OpenRSIC-V/fetch/inst_fetch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650011201117 "|inst_fetch|inst_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650011201117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650011201221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650011201685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650011201685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650011201709 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650011201709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650011201709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650011201709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650011201722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 16:26:41 2022 " "Processing ended: Fri Apr 15 16:26:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650011201722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650011201722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650011201722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650011201722 ""}
