# This is a complex makefile with multiple targets and dependencies

# Define variables to be used throughout the makefile
CC = gcc
CFLAGS = -Wall -Werror -g
LIBS = -lm

# Define the all target, which will be the default target if none is specified
all: program1 program2 program3

# Define the program1 target, which has dependencies on object files
program1: program1.o helper.o
	$(CC) $(CFLAGS) -o program1 program1.o helper.o $(LIBS)

# Define the program1.o target, which will compile the program1 source code
program1.o: program1.c
	$(CC) $(CFLAGS) -c program1.c

# Define the helper.o target, which will compile the helper source code
helper.o: helper.c helper.h
	$(CC) $(CFLAGS) -c helper.c

# Define the program2 target, which has dependencies on object files
program2: program2.o helper.o
	$(CC) $(CFLAGS) -o program2 program2.o helper.o $(LIBS)

# Define the program2.o target, which will compile the program2 source code
program2.o: program2.c
	$(CC) $(CFLAGS) -c program2.c

# Define the program3 target, which has dependencies on object files
program3: program3.o helper.o
	$(CC) $(CFLAGS) -o program3 program3.o helper.o $(LIBS)

# Define the program3.o target, which will compile the program3 source code
program3.o: program3.c
	$(CC) $(CFLAGS) -c program3.c

# Define the clean target, which will remove all object files and executables
clean:
	rm -f *.o program1 program2 program3