Catalyst rexported (built Sun Mar 23 23:37:30 EDT 2014 on tycon.netgear.com)
  created this file on Thu Mar 27 16:29:19 2014.
Do not edit this file.
Flag settings: 
   align: 4
   atMLtons: ()
   chunk: coalesce 4096
   closureConvertGlobalize: true
   closureConvertShrink: true
   codegen: x86
   contifyIntoMain: false
   debug: false
   defaultChar: char8
   defaultWideChar: widechar32
   defaultInt: int32
   defaultReal: real64
   defaultWord: word32
   diag passes: []
   drop passes: []
   elaborate allowConstant (default): false
   elaborate allowConstant (enabled): true
   elaborate allowFFI (default): false
   elaborate allowFFI (enabled): true
   elaborate allowPrim (default): false
   elaborate allowPrim (enabled): true
   elaborate allowOverload (default): false
   elaborate allowOverload (enabled): true
   elaborate allowRebindEquals (default): false
   elaborate allowRebindEquals (enabled): true
   elaborate deadCode (default): false
   elaborate deadCode (enabled): true
   elaborate forceUsed (default): false
   elaborate forceUsed (enabled): true
   elaborate ffiStr (default): 
   elaborate ffiStr (enabled): true
   elaborate nonexhaustiveExnMatch (default): default
   elaborate nonexhaustiveExnMatch (enabled): true
   elaborate nonexhaustiveMatch (default): warn
   elaborate nonexhaustiveMatch (enabled): true
   elaborate redundantMatch (default): warn
   elaborate redundantMatch (enabled): true
   elaborate resolveScope (default): strdec
   elaborate resolveScope (enabled): true
   elaborate sequenceNonUnit (default): ignore
   elaborate sequenceNonUnit (enabled): true
   elaborate warnUnused (default): false
   elaborate warnUnused (enabled): true
   elaborate only: false
   emit main: true
   export header: None
   exn history: false
   generated output format: executable
   gc check: Limit
   indentation: 3
   inlineIntoMain: true
   inlineLeafA: {loops = true, repeat = true, size = Some 20}
   inlineLeafB: {loops = true, repeat = true, size = Some 40}
   inlineNonRec: {small = 60, product = 320}
   input file: filter.evcs
   spec file: test/filter.spec
   keep CoreML: true
   keep Env: false
   keep def use: true
   keep dot: false
   keep Machine: false
   keep passes: []
   keep RSSA: false
   keep SSA: false
   keep SSA2: false
   keep SXML: false
   keep XML: false
   extra_: false
   lib dir: /Users/gowtham/git/mlton/newexecs/usr/local/lib/mlton
   lib target dir: /Users/gowtham/git/mlton/newexecs/usr/local/lib/mlton/targets/self
   loop passes: 1
   mark cards: true
   max function size: 10000
   mlb path vars: [{var = MLTON_ROOT, path = $(LIB_MLTON_DIR)/sml}, {var = SML_LIB, path = $(LIB_MLTON_DIR)/sml}]
   native commented: 0
   native live stack: false
   native optimize: 1
   native move hoist: true
   native copy prop: true
   native copy prop cutoff: 1000
   native cutoff: 100
   native live transfer: 8
   native shuffle: true
   native ieee fp: false
   native split: Some 20000
   optimizationPasses: []
   polyvariance: Some {hofo = true, rounds = 2, small = 30, product = 300}
   prefer abs paths: false
   prof passes: []
   profile: None
   profile branch: false
   profile C: []
   profile IL: ProfileSource
   profile include/exclude: []
   profile raise: false
   profile stack: false
   profile val: false
   show basis: None
   show def-use: None
   show types: true
   target: self
   target arch: X86
   target OS: Linux
   type check: false
   verbosity: Pass
   warn unrecognized annotation: true
   warn deprecated features: true
   zone cut depth: 100
Verification Conditions:

bindings(v :  bool,
	 x : 'a_4258,
	 sv_4103 :  'a_4258 list,
	 xs :  'a_4258 list,
	 x : 'a_4258,
	 l :  'a_4258 list,
	 anc_0 :  'a_4258 list,
	 x_0 :  'a_4258 list,
	 Rhd1 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem0 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 R1 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool))
in
      (Rmem0)(l) = ({(x)} U ((Rmem0)(xs) U {()}))
      (Rhd1)(l) = {(x)}
      l = x_0
      l = anc_0
      anc_0 = x_0
      v = true => (R1)(x) = {()}
      v = false => (R1)(x) = {(x)}
   =>
      v = true => (R1)(x) = {()}
end
bindings(v :  bool,
	 x : 'a_4258,
	 sv_4103 :  'a_4258 list,
	 xs :  'a_4258 list,
	 x : 'a_4258,
	 l :  'a_4258 list,
	 anc_0 :  'a_4258 list,
	 x_0 :  'a_4258 list,
	 Rhd1 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem0 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 R1 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool))
in
      (Rmem0)(l) = ({(x)} U ((Rmem0)(xs) U {()}))
      (Rhd1)(l) = {(x)}
      l = x_0
      l = anc_0
      anc_0 = x_0
      v = true => (R1)(x) = {()}
      v = false => (R1)(x) = {(x)}
   =>
      v = false => (R1)(x) = {(x)}
end
bindings(v_11 :  'a_4258 list,
	 x_0 :  'a_4258 list,
	 anc_0 :  'a_4258 list,
	 l :  'a_4258 list,
	 sv_4100 :  'a_4258 list,
	 Rmem4 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem3 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 RId2 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool),
	 Rhd1 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem0 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 R1 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool))
	RId2 :-> {typescheme = (). (). 'a_4258 :-> {['a_4258]}, def = \pv_0.{(pv_0)}}
	Rmem3 :-> {typescheme = (). ().  'a_4258 list :-> {['a_4258]}, def = \v_3. bind (Rmem0 () (v_3),\(v_2). (RId2)(v_2))}
	Rmem4 :-> {typescheme = (). ().  'a_4258 list :-> {['a_4258]}, def = \v_3. bind (Rmem0 () (v_3),\(v_2). (R1)(v_2))}
in
      anc_0 = x_0
      l = x_0
      l = anc_0
      (Rmem0)(l) = {()}
      (Rhd1)(l) = {()}
      (Rmem0)(v_11) = {()}
      (Rhd1)(v_11) = {()}
   =>
      (Rmem3)(v_11) = (Rmem4)(x_0)
end
bindings(v_11 :  'a_4258 list,
	 x_0 :  'a_4258 list,
	 anc_0 :  'a_4258 list,
	 l :  'a_4258 list,
	 x : 'a_4258,
	 xs :  'a_4258 list,
	 sv_4103 :  'a_4258 list,
	 v1 :  'a_4258 list,
	 v2 :  bool,
	 sv_4107 :  bool,
	 Rmem4 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem3 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 RId2 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool),
	 Rhd1 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem0 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 R1 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool))
	RId2 :-> {typescheme = (). (). 'a_4258 :-> {['a_4258]}, def = \pv_0.{(pv_0)}}
	Rmem3 :-> {typescheme = (). ().  'a_4258 list :-> {['a_4258]}, def = \v_3. bind (Rmem0 () (v_3),\(v_2). (RId2)(v_2))}
	Rmem4 :-> {typescheme = (). ().  'a_4258 list :-> {['a_4258]}, def = \v_3. bind (Rmem0 () (v_3),\(v_2). (R1)(v_2))}
in
      anc_0 = x_0
      l = x_0
      l = anc_0
      (Rmem0)(l) = ({(x)} U ((Rmem0)(xs) U {()}))
      (Rhd1)(l) = {(x)}
      v2 = true => (R1)(x) = {()}
      v2 = false => (R1)(x) = {(x)}
      (Rmem3)(v1) = (Rmem4)(xs)
      v2 = true
      (Rmem3)(v_11) = (Rmem4)(xs)
      v_11 = v1
   =>
      (Rmem3)(v_11) = (Rmem4)(x_0)
end
bindings(v_11 :  'a_4258 list,
	 x_0 :  'a_4258 list,
	 anc_0 :  'a_4258 list,
	 l :  'a_4258 list,
	 x : 'a_4258,
	 xs :  'a_4258 list,
	 sv_4103 :  'a_4258 list,
	 v1 :  'a_4258 list,
	 v2 :  bool,
	 sv_4110 :  bool,
	 anc_3 : 'a_4258,
	 anc_4 :  'a_4258 list,
	 Rmem4 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem3 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 RId2 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool),
	 Rhd1 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 Rmem0 : ({(1 :  'a_4258 list, 2 : 'a_4258)}) -> ( bool),
	 R1 : ({(1 : 'a_4258, 2 : 'a_4258)}) -> ( bool))
	RId2 :-> {typescheme = (). (). 'a_4258 :-> {['a_4258]}, def = \pv_0.{(pv_0)}}
	Rmem3 :-> {typescheme = (). ().  'a_4258 list :-> {['a_4258]}, def = \v_3. bind (Rmem0 () (v_3),\(v_2). (RId2)(v_2))}
	Rmem4 :-> {typescheme = (). ().  'a_4258 list :-> {['a_4258]}, def = \v_3. bind (Rmem0 () (v_3),\(v_2). (R1)(v_2))}
in
      anc_0 = x_0
      l = x_0
      l = anc_0
      (Rmem0)(l) = ({(x)} U ((Rmem0)(xs) U {()}))
      (Rhd1)(l) = {(x)}
      v2 = true => (R1)(x) = {()}
      v2 = false => (R1)(x) = {(x)}
      (Rmem3)(v1) = (Rmem4)(xs)
      v2 = false
      (Rmem3)(anc_4) = (Rmem4)(xs)
      anc_4 = v1
      anc_3 = x
      (Rmem0)(v_11) = ({(anc_3)} U ((Rmem0)(anc_4) U {()}))
      (Rhd1)(v_11) = {(anc_3)}
   =>
      (Rmem3)(v_11) = (Rmem4)(x_0)
end
