
---------- Begin Simulation Statistics ----------
final_tick                                83973993500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664704                       # Number of bytes of host memory used
host_op_rate                                   398899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.18                       # Real time elapsed on the host
host_tick_rate                              334315263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083974                       # Number of seconds simulated
sim_ticks                                 83973993500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.679480                       # CPI: cycles per instruction
system.cpu.discardedOps                        191098                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35232426                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595422                       # IPC: instructions per cycle
system.cpu.numCycles                        167947987                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132715561                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       107021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230584                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       789349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          286                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1579414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            286                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486242                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735930                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104237                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102164                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.901484                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65246                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51223320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51223320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51223881                       # number of overall hits
system.cpu.dcache.overall_hits::total        51223881                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       825489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         825489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       833347                       # number of overall misses
system.cpu.dcache.overall_misses::total        833347                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22649123000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22649123000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22649123000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22649123000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27437.219636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27437.219636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27178.501873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27178.501873                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       730174                       # number of writebacks
system.cpu.dcache.writebacks::total            730174                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40078                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40078                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40078                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40078                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       785411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       785411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       789387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       789387                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19327729500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19327729500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19667447500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19667447500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015090                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015090                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015164                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015164                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24608.427307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24608.427307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24914.835816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24914.835816                       # average overall mshr miss latency
system.cpu.dcache.replacements                 788875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40639346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40639346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       460389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        460389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8898193000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8898193000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19327.553439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19327.553439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       454534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       454534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8207369000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8207369000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18056.666828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18056.666828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10583974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10583974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       365100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       365100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13750930000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13750930000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37663.462065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37663.462065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        34223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        34223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       330877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       330877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11120360500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11120360500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33608.744337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33608.744337                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          561                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           561                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7858                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7858                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933365                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933365                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    339718000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    339718000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85442.152918                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85442.152918                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.918891                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52013344                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            789387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.890804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.918891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52846691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52846691                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688293                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477587                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026214                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8530205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8530205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8530205                       # number of overall hits
system.cpu.icache.overall_hits::total         8530205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          679                       # number of overall misses
system.cpu.icache.overall_misses::total           679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41637500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41637500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41637500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41637500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530884                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530884                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61321.796760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61321.796760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61321.796760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61321.796760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          473                       # number of writebacks
system.cpu.icache.writebacks::total               473                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          679                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40958500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40958500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60321.796760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60321.796760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60321.796760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60321.796760                       # average overall mshr miss latency
system.cpu.icache.replacements                    473                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8530205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8530205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61321.796760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61321.796760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60321.796760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60321.796760                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           171.690214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               679                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12563.893962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   171.690214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8531563                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8531563                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83973993500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               666257                       # number of demand (read+write) hits
system.l2.demand_hits::total                   666491                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 234                       # number of overall hits
system.l2.overall_hits::.cpu.data              666257                       # number of overall hits
system.l2.overall_hits::total                  666491                       # number of overall hits
system.l2.demand_misses::.cpu.inst                445                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123130                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123575                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               445                       # number of overall misses
system.l2.overall_misses::.cpu.data            123130                       # number of overall misses
system.l2.overall_misses::total                123575                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11283019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11320326000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11283019000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11320326000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           789387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               790066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          789387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              790066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.655376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.155982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156411                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.655376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.155982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156411                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83835.955056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91635.011776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91606.926967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83835.955056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91635.011776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91606.926967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72865                       # number of writebacks
system.l2.writebacks::total                     72865                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32857000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10051518000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10084375000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32857000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10051518000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10084375000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.655376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.155978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156407                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.655376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.155978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156407                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73835.955056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81635.368359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81607.281585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73835.955056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81635.368359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81607.281585                       # average overall mshr miss latency
system.l2.replacements                         107298                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       730174                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           730174                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       730174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       730174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          443                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              443                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          443                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            245977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                245977                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7968939500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7968939500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        331147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            331147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.257197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93565.099213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93565.099213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7117239500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7117239500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.257197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83565.099213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83565.099213                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.655376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.655376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83835.955056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83835.955056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32857000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32857000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.655376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.655376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73835.955056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73835.955056                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        420280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3314079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3314079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.082839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87304.517914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87304.517914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2934278500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2934278500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77305.332350                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77305.332350                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15941.790906                       # Cycle average of tags in use
system.l2.tags.total_refs                     1578269                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.760701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.246556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        60.674768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15842.869581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973010                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12749858                       # Number of tag accesses
system.l2.tags.data_accesses                 12749858                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    145730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    246209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003558442500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8778                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8778                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72865                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247144                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145730                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247144                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145730                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.148439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.435732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.946266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8764     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           12      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8778                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.569123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6358     72.43%     72.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.35%     72.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2155     24.55%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.54%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              166      1.89%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8778                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15817216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9326720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    188.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83959626000                       # Total gap between requests
system.mem_ctrls.avgGap                     427412.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        56960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15757376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9325120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 678305.242205731221                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 187645904.919360548258                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 111047713.837737157941                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          890                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       246254                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       145730                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26893000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9352902750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1958222077500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30216.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37980.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13437329.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        56960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15760256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15817216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        56960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9326720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9326720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       123127                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         123572                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72865                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72865                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       678305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    187680201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        188358506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       678305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       678305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    111066767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       111066767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    111066767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       678305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    187680201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       299425274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               247099                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              145705                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        15770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9032                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4746689500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1235495000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9379795750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19209.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37959.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              203817                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             116250                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        72737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   345.621293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.296942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   356.617770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3411      4.69%      4.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44069     60.59%     65.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4916      6.76%     72.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1772      2.44%     74.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1667      2.29%     76.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1665      2.29%     79.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          849      1.17%     80.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          812      1.12%     81.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13576     18.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        72737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15814336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9325120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              188.324210                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              111.047714                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       263009040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       139792620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      883839180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     383163660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6628277760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18100518720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17003471520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43402072500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.851357                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  44002167250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2803840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37167986250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       256333140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       136244295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      880447680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     377416440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6628277760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17613299250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17413761600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43305780165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.704665                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  45061744250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2803840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  36108409250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72865                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34147                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85170                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       354156                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 354156                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25143936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25143936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123572                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           842678500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1156843000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            458919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       803039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           93134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           331147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          331147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           679                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458240                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2367649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2369480                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    194503808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              194651264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          107298                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9326720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           897364                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039874                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 895935     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1429      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             897364                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83973993500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2251001000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1697500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1973468997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
