/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [18:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_1z[2]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_11z[0] | ~(celloutsig_1_1z);
  assign celloutsig_1_0z = in_data[180] | ~(in_data[185]);
  assign celloutsig_1_9z = celloutsig_1_2z[0] == celloutsig_1_1z;
  assign celloutsig_1_13z = in_data[137:117] == { celloutsig_1_5z[8:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_2z[8:3], celloutsig_1_0z } === { in_data[116:111], celloutsig_1_3z };
  assign celloutsig_0_5z = ! { in_data[71:62], celloutsig_0_3z };
  assign celloutsig_0_3z = & celloutsig_0_1z[4:2];
  assign celloutsig_0_4z = & in_data[89:85];
  assign celloutsig_1_4z = & in_data[152:136];
  assign celloutsig_0_7z = | { in_data[26:21], celloutsig_0_5z };
  assign celloutsig_1_1z = | in_data[182:180];
  assign celloutsig_1_15z = ^ { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_5z[9:2] >> { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[30:23], celloutsig_0_0z, celloutsig_0_0z } >> in_data[80:71];
  assign celloutsig_1_2z = { in_data[140:130], celloutsig_1_0z } >> { in_data[162:159], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[110:101] >> in_data[107:98];
  assign celloutsig_1_11z = celloutsig_1_2z[6:4] ~^ { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_0z = ~((in_data[64] & in_data[81]) | in_data[68]);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & in_data[151]) | in_data[118]);
  assign celloutsig_1_12z = ~((in_data[106] & celloutsig_1_0z) | celloutsig_1_8z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_1z[8:0], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_8z[17:12], celloutsig_0_4z };
  assign celloutsig_0_15z = ~((celloutsig_0_7z & celloutsig_0_7z) | (celloutsig_0_6z & celloutsig_0_0z));
  assign celloutsig_1_6z = ~((in_data[136] & in_data[144]) | (celloutsig_1_0z & celloutsig_1_3z));
  assign { out_data[129], out_data[136], out_data[128], out_data[144:137] } = { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z[7:0] } ~^ { celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_16z[7:1], celloutsig_1_12z };
  assign { out_data[135:130], out_data[96], out_data[32], out_data[6:0] } = { 6'h3f, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
