[2025-09-17 12:59:25] START suite=qualcomm_srv trace=srv469_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv469_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2631799 heartbeat IPC: 3.8 cumulative IPC: 3.8 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5072925 heartbeat IPC: 4.096 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5072925 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5072925 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13774310 heartbeat IPC: 1.149 cumulative IPC: 1.149 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22470060 heartbeat IPC: 1.15 cumulative IPC: 1.15 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 31204795 heartbeat IPC: 1.145 cumulative IPC: 1.148 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39986638 heartbeat IPC: 1.139 cumulative IPC: 1.146 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 48708533 heartbeat IPC: 1.147 cumulative IPC: 1.146 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 57353590 heartbeat IPC: 1.157 cumulative IPC: 1.148 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv469_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 66135467 heartbeat IPC: 1.139 cumulative IPC: 1.146 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 74794774 heartbeat IPC: 1.155 cumulative IPC: 1.147 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 83285673 heartbeat IPC: 1.178 cumulative IPC: 1.151 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86803168 cumulative IPC: 1.152 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86803168 cumulative IPC: 1.152 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv469_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.152 instructions: 100000000 cycles: 86803168
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.61 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1359
BRANCH_INDIRECT: 0.3707
BRANCH_CONDITIONAL: 11.67
BRANCH_DIRECT_CALL: 0.4845
BRANCH_INDIRECT_CALL: 0.5346
BRANCH_RETURN: 0.422


====Backend Stall Breakdown====
ROB_STALL: 60619
LQ_STALL: 0
SQ_STALL: 370382


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 173.01695
REPLAY_LOAD: 51.19512
NON_REPLAY_LOAD: 12.359722

== Total ==
ADDR_TRANS: 10208
REPLAY_LOAD: 4198
NON_REPLAY_LOAD: 46213

== Counts ==
ADDR_TRANS: 59
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 3739

cpu0->cpu0_STLB TOTAL        ACCESS:    2046825 HIT:    2033118 MISS:      13707 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2046825 HIT:    2033118 MISS:      13707 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 78.14 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9627988 HIT:    8633039 MISS:     994949 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7849636 HIT:    6964853 MISS:     884783 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598292 HIT:     506594 MISS:      91698 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1157237 HIT:    1149347 MISS:       7890 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22823 HIT:      12245 MISS:      10578 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15067529 HIT:    7574221 MISS:    7493308 MSHR_MERGE:    1813015
cpu0->cpu0_L1I LOAD         ACCESS:   15067529 HIT:    7574221 MISS:    7493308 MSHR_MERGE:    1813015
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29756872 HIT:   25265963 MISS:    4490909 MSHR_MERGE:    1700451
cpu0->cpu0_L1D LOAD         ACCESS:   16569960 HIT:   13919608 MISS:    2650352 MSHR_MERGE:     481008
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13159211 HIT:   11341596 MISS:    1817615 MSHR_MERGE:    1219324
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27701 HIT:       4759 MISS:      22942 MSHR_MERGE:        119
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12381828 HIT:   10277017 MISS:    2104811 MSHR_MERGE:    1058910
cpu0->cpu0_ITLB LOAD         ACCESS:   12381828 HIT:   10277017 MISS:    2104811 MSHR_MERGE:    1058910
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.324 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28287132 HIT:   26943988 MISS:    1343144 MSHR_MERGE:     342219
cpu0->cpu0_DTLB LOAD         ACCESS:   28287132 HIT:   26943988 MISS:    1343144 MSHR_MERGE:     342219
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.715 cycles
cpu0->LLC TOTAL        ACCESS:    1156320 HIT:    1130817 MISS:      25503 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     884783 HIT:     867083 MISS:      17700 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91698 HIT:      86604 MISS:       5094 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     169261 HIT:     169176 MISS:         85 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10578 HIT:       7954 MISS:       2624 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        439
  ROW_BUFFER_MISS:      24979
  AVG DBUS CONGESTED CYCLE: 3.173
Channel 0 WQ ROW_BUFFER_HIT:         97
  ROW_BUFFER_MISS:       2076
  FULL:          0
Channel 0 REFRESHES ISSUED:       7234

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498833       549305        93592         2088
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           45         2532          749          237
  STLB miss resolved @ L2C                0         2310         3160         1146          142
  STLB miss resolved @ LLC                0          302         1211         3119          630
  STLB miss resolved @ MEM                0            0          626         1920         1133

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             184098        52937      1382276       154454          160
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1454          216           29
  STLB miss resolved @ L2C                0          871         7364         1280            2
  STLB miss resolved @ LLC                0          557         3073         1352           23
  STLB miss resolved @ MEM                0            0           66          105           81
[2025-09-17 13:12:02] END   suite=qualcomm_srv trace=srv469_ap (rc=0)
