base register component - DONE
32-1 mux - DONE
32-5 encoder - DONE
MD register - DONE?

ALU plus ALL operations
operations that are completed:
Add
And
Or
Shr
Shl
Shra
Shla
Not
Neg
Ror
Rol

Still to do:
Mul
Div

create all the testbench stuff for each component and for phase 1 as a whole

somehow combine it all into one main.vhd file for phase 1?