
---------- Begin Simulation Statistics ----------
final_tick                                 8857273500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865356                       # Number of bytes of host memory used
host_op_rate                                   203013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.59                       # Real time elapsed on the host
host_tick_rate                              151174874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008857                       # Number of seconds simulated
sim_ticks                                  8857273500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.669441                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  856612                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               859453                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1341914                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1995                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2585                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              590                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1755559                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  152428                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3058851                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2956402                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             31753                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                587155                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          375224                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     16249803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.732967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.791487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12454220     76.64%     76.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1431660      8.81%     85.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       663934      4.09%     89.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       499976      3.08%     92.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       281816      1.73%     94.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       183155      1.13%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       124378      0.77%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        23509      0.14%     96.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       587155      3.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16249803                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.771455                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.771455                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                765268                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   758                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               845475                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12368898                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13257768                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2124948                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  31949                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2901                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                136612                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1755559                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1432486                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2669236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 25819                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10559484                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   65404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.099103                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           13614533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1011035                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.596091                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           16316545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.764728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.110727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13929723     85.37%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   289109      1.77%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   253329      1.55%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   248176      1.52%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   214709      1.32%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   195962      1.20%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   136546      0.84%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   112433      0.69%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   936558      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16316545                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1398005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                37079                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1696326                       # Number of branches executed
system.cpu.iew.exec_nop                         18820                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.686741                       # Inst execution rate
system.cpu.iew.exec_refs                      3946865                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1859801                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   37610                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2073336                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1984                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8760                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1864319                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12285691                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2087064                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28514                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12165303                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    518                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 37898                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  31949                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 38437                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29335                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        23751                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        72420                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8198                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18646                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18433                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11507810                       # num instructions consuming a value
system.cpu.iew.wb_count                      12124471                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589687                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6786003                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.684436                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12129398                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13816427                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6995915                       # number of integer regfile writes
system.cpu.ipc                               0.564508                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.564508                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5379      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6791202     55.69%     55.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57486      0.47%     56.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     56.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179241      1.47%     57.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53028      0.43%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              204988      1.68%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             170705      1.40%     61.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395746      3.25%     64.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61038      0.50%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             254245      2.09%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10087      0.08%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13259      0.11%     67.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12252      0.10%     67.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  690      0.01%     67.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28519      0.23%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2095724     17.19%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1860205     15.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12193822                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      359413                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.029475                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9408      2.62%      2.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%      2.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   548      0.15%      2.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   580      0.16%      2.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                48453     13.48%     16.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             59325     16.51%     32.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  1840      0.51%     33.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                37840     10.53%     43.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    551      0.15%     44.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    501      0.14%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20197      5.62%     49.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                180167     50.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10431886                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36974555                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10162129                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10542039                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12264887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12193822                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1984                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          372383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               202                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             27                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       380774                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16316545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.747329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.557499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11921688     73.07%     73.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1513244      9.27%     82.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              807494      4.95%     87.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              771445      4.73%     92.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              508076      3.11%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              370287      2.27%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              184792      1.13%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              157388      0.96%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               82131      0.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16316545                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.688351                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2115970                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4089244                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1962342                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2097297                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48629                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            62971                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2073336                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1864319                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12463564                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                         17714550                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  107700                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 120037                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13312579                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 193404                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 34129                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              24910836                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12340789                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13193618                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2201471                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 137143                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  31949                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                495610                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   571965                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13948275                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         167236                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18310                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    670259                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1976                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2605169                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27946826                       # The number of ROB reads
system.cpu.rob.rob_writes                    24638427                       # The number of ROB writes
system.cpu.timesIdled                          414411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2514072                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1876344                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       564506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1130052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1709                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5230                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1709                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6952                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8687000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36804500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            559730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       555519                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        555535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          188                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1666589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1695598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     71107456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1145920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72253376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           565546                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001330                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 565545    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             565546                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1128627000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14837482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         833302500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               554327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4092                       # number of demand (read+write) hits
system.l2.demand_hits::total                   558419                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              554327                       # number of overall hits
system.l2.overall_hits::.cpu.data                4092                       # number of overall hits
system.l2.overall_hits::total                  558419                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5731                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6939                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1208                       # number of overall misses
system.l2.overall_misses::.cpu.data              5731                       # number of overall misses
system.l2.overall_misses::total                  6939                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    464743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        558084500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93341000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    464743500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       558084500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           555535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               565358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          555535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              565358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.583427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012274                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.583427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012274                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77269.039735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81092.915722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80427.222943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77269.039735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81092.915722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80427.222943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    407433500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    488694500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    407433500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    488694500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.583427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.583427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012274                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67269.039735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71092.915722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70427.222943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67269.039735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71092.915722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70427.222943                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8082                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8082                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       555518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           555518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       555518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       555518                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    423451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     423451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80965.774379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80965.774379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    371151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    371151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70965.774379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70965.774379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         554327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             554327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93341000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93341000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       555535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         555535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77269.039735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77269.039735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67269.039735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67269.039735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41292500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41292500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82420.159681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82420.159681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36282500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36282500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72420.159681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72420.159681                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           175                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               175                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          188                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           188                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.069149                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.069149                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.069149                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.069149                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2339.724410                       # Cycle average of tags in use
system.l2.tags.total_refs                     1130038                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    158.557317                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.831979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1049.577697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1282.314734                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.039133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.071403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2799                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.212158                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9047535                       # Number of tag accesses
system.l2.tags.data_accesses                  9047535                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          77312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        77312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6939                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8728645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41410486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50139131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8728645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8728645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8728645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41410486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50139131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     72494250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               202600500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10447.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29197.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.600540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.810950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.471665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1372     61.72%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          434     19.52%     81.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92      4.14%     85.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      2.16%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      1.71%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      1.21%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      0.72%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.36%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          188      8.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2223                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 444096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  444096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8857185500                       # Total gap between requests
system.mem_ctrls.avgGap                    1276435.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        77312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8728645.446028057486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41410485.969525493681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31549250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    171051250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26116.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29846.67                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7689780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4087215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26061000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     698845680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1232655210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2363167680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4332506565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.146752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6130324250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    295620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2431329250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8196720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4349070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23483460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     698845680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1325538990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2284949760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4345363680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        490.598340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5926051000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    295620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2635602500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       862819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           862819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       862819                       # number of overall hits
system.cpu.icache.overall_hits::total          862819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       569667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         569667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       569667                       # number of overall misses
system.cpu.icache.overall_misses::total        569667                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7569509498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7569509498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7569509498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7569509498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1432486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1432486                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1432486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1432486                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.397677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.397677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.397677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.397677                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13287.603983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13287.603983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13287.603983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13287.603983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1180                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.891892                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       555519                       # number of writebacks
system.cpu.icache.writebacks::total            555519                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        14132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        14132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       555535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       555535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       555535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       555535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6914492498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6914492498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6914492498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6914492498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.387812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.387812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.387812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.387812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12446.547019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12446.547019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12446.547019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12446.547019                       # average overall mshr miss latency
system.cpu.icache.replacements                 555519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       862819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          862819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       569667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        569667                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7569509498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7569509498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1432486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1432486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.397677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.397677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13287.603983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13287.603983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       555535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       555535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6914492498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6914492498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.387812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.387812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12446.547019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12446.547019                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1418354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            555535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.553132                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3420507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3420507                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3865072                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3865072                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3866218                       # number of overall hits
system.cpu.dcache.overall_hits::total         3866218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39066                       # number of overall misses
system.cpu.dcache.overall_misses::total         39066                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1867937586                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1867937586                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1867937586                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1867937586                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3904126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3904126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3905284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3905284                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47829.609925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47829.609925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47814.917985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47814.917985                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23632                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               656                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.024390                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8082                       # number of writebacks
system.cpu.dcache.writebacks::total              8082                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29046                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29046                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10011                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    525298491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    525298491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    525529491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    525529491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002563                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52487.858813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52487.858813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52495.204375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52495.204375                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8987                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2036057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2036057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    324410500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    324410500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2049307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2049307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24483.811321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24483.811321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     86521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     86521500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20639.670802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20639.670802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1829015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1829015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25797                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25797                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1543304588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1543304588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59824.963678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59824.963678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19988                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19988                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    438561493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    438561493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75496.900155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75496.900155                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1146                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1146                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1158                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1158                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010363                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010363                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1943                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1943                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           867.263766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3880094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10011                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            387.583059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   867.263766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7828309                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7828309                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8857273500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8857273500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
