# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ctp7_top_project.srcs/sources_1/bd/2017/ipshared/b65a" --include "../../../../ctp7_top_project.srcs/sources_1/bd/2017/ipshared/ec67/hdl" --include "../../../../ctp7_top_project.srcs/sources_1/ip/ttc_mmcm" \
"../../../../ctp7_top_project.ip_user_files/ip/sync_fifo_gth_40/sim/sync_fifo_gth_40.v" \
"../../../../ctp7_top_project.ip_user_files/ip/xlx_k7v7_rx_dpram/sim/xlx_k7v7_rx_dpram.v" \
"../../../../ctp7_top_project.ip_user_files/ip/xlx_k7v7_tx_dpram/sim/xlx_k7v7_tx_dpram.v" \
"../../../../ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_clk_wiz.v" \
"../../../../ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.v" \
"../../../../ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/sim/v7_bd_axi_chip2chip_0_0.v" \
"../../../../ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../../ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.v" \
"../../../../ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xbar_0/sim/v7_bd_xbar_0.v" \
"../../../../ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_auto_pc_0/sim/v7_bd_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
