{
  "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
  "modules": {
    "efpga_core": {
      "attributes": {
        "hdlname": "efpga_core",
        "top": "00000000000000000000000000000001",
        "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:4.1-65.10"
      },
      "ports": {
        "vccd1": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "vssd1": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "io_in": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "io_out": {
          "direction": "output",
          "bits": [ 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "io_oeb": {
          "direction": "output",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "resetn": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "Rx": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ComActive": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "ReceiveLED": {
          "direction": "output",
          "bits": [ 92 ]
        }
      },
      "cells": {
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_0.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$58": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 98 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_0.$procdff$117": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
            "Q": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_0.$procmux$74": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 98 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_1.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$56": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 195 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_1.$procdff$118": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "Q": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_1.$procmux$76": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 195 ],
            "Y": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_10.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$38": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "1", "0", "1", "0" ],
            "Y": [ 260 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_10.$procdff$127": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
            "Q": [ 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_10.$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 260 ],
            "Y": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_11.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$36": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "0", "1", "1", "0" ],
            "Y": [ 325 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_11.$procdff$128": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ],
            "Q": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_11.$procmux$96": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 325 ],
            "Y": [ 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_12.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$34": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "0", "1", "1", "0" ],
            "Y": [ 390 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_12.$procdff$129": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ],
            "Q": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_12.$procmux$98": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 390 ],
            "Y": [ 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_13.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$32": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "1", "1", "1", "0" ],
            "Y": [ 455 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_13.$procdff$130": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487 ],
            "Q": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_13.$procmux$100": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 455 ],
            "Y": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_2.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$54": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "1", "0", "0", "0" ],
            "Y": [ 520 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_2.$procdff$119": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552 ],
            "Q": [ 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_2.$procmux$78": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 520 ],
            "Y": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_3.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$52": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 585 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_3.$procdff$120": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617 ],
            "Q": [ 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_3.$procmux$80": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 585 ],
            "Y": [ 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_4.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$50": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "0", "1", "0", "0" ],
            "Y": [ 650 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_4.$procdff$121": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
            "Q": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_4.$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 650 ],
            "Y": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_5.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$48": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "1", "1", "0", "0" ],
            "Y": [ 715 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_5.$procdff$122": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
            "Q": [ 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_5.$procmux$84": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 715 ],
            "Y": [ 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_6.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$46": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "1", "1", "0", "0" ],
            "Y": [ 780 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_6.$procdff$123": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812 ],
            "Q": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_6.$procmux$86": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 780 ],
            "Y": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_7.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$44": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 845 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_7.$procdff$124": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877 ],
            "Q": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_7.$procmux$88": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 845 ],
            "Y": [ 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_8.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$42": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "1", "0", "0", "1", "0" ],
            "Y": [ 910 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_8.$procdff$125": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ],
            "Q": [ 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_8.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 910 ],
            "Y": [ 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_9.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$40": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94, 95, 96, 97 ],
            "B": [ "0", "1", "0", "1", "0" ],
            "Y": [ 975 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_9.$procdff$126": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 88 ],
            "D": [ 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007 ],
            "Q": [ 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_9.$procmux$92": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.9-16.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039 ],
            "B": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 975 ],
            "Y": [ 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_0.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$29": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "Y": [ 1045 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_0.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$30": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1045 ],
            "Y": [ 1047 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_0.$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1047 ],
            "Y": [ 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_1.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$26": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 1088 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_1.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$27": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1088 ],
            "Y": [ 1089 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_1.$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1089 ],
            "Y": [ 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_2.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$23": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 1110 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_2.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$24": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1110 ],
            "Y": [ 1111 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_2.$procmux$109": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1111 ],
            "Y": [ 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_3.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$20": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "1", "1", "0", "0", "0" ],
            "Y": [ 1132 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_3.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$21": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1132 ],
            "Y": [ 1133 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_3.$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1133 ],
            "Y": [ 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_4.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$17": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 1154 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_4.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$18": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1154 ],
            "Y": [ 1155 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_4.$procmux$115": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1155 ],
            "Y": [ 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_5.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$14": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "1", "0", "1", "0", "0" ],
            "Y": [ 1176 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_5.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$15": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1176 ],
            "Y": [ 1177 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_5.$procmux$72": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1177 ],
            "Y": [ 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_6.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$11": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "0", "1", "1", "0", "0" ],
            "Y": [ 1198 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_6.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$12": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1198 ],
            "Y": [ 1199 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_6.$procmux$60": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1199 ],
            "Y": [ 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_7.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$8": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "1", "1", "1", "0", "0" ],
            "Y": [ 1220 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_7.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$9": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1220 ],
            "Y": [ 1221 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_7.$procmux$63": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1221 ],
            "Y": [ 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_8.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$5": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 1242 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_8.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$6": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1242 ],
            "Y": [ 1243 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_8.$procmux$66": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1243 ],
            "Y": [ 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_9.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$2": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1040, 1041, 1042, 1043, 1044 ],
            "B": [ "1", "0", "0", "1", "0" ],
            "Y": [ 1264 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_9.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$3": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1046 ],
            "B": [ 1264 ],
            "Y": [ 1265 ]
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_9.$procmux$69": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48|/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.9-18.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067 ],
            "S": [ 1265 ],
            "Y": [ 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_0": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1223.18-1239.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1286 ],
            "C1": [ 1287 ],
            "C2": [ 1288 ],
            "C3": [ 1289 ],
            "C4": [ 1290 ],
            "C5": [ 1291 ],
            "clk": [ 88 ],
            "rd_addr": [ 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299 ],
            "rd_data": [ 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339 ],
            "wr_data": [ 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_1": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1241.18-1257.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1372 ],
            "C1": [ 1373 ],
            "C2": [ 1374 ],
            "C3": [ 1375 ],
            "C4": [ 1376 ],
            "C5": [ 1377 ],
            "clk": [ 88 ],
            "rd_addr": [ 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385 ],
            "rd_data": [ 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "wr_data": [ 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_2": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1259.18-1275.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1458 ],
            "C1": [ 1459 ],
            "C2": [ 1460 ],
            "C3": [ 1461 ],
            "C4": [ 1462 ],
            "C5": [ 1463 ],
            "clk": [ 88 ],
            "rd_addr": [ 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471 ],
            "rd_data": [ 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511 ],
            "wr_data": [ 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_3": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1277.18-1293.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1544 ],
            "C1": [ 1545 ],
            "C2": [ 1546 ],
            "C3": [ 1547 ],
            "C4": [ 1548 ],
            "C5": [ 1549 ],
            "clk": [ 88 ],
            "rd_addr": [ 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557 ],
            "rd_data": [ 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597 ],
            "wr_data": [ 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_4": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1295.18-1311.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1630 ],
            "C1": [ 1631 ],
            "C2": [ 1632 ],
            "C3": [ 1633 ],
            "C4": [ 1634 ],
            "C5": [ 1635 ],
            "clk": [ 88 ],
            "rd_addr": [ 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643 ],
            "rd_data": [ 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683 ],
            "wr_data": [ 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_5": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1313.18-1329.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1716 ],
            "C1": [ 1717 ],
            "C2": [ 1718 ],
            "C3": [ 1719 ],
            "C4": [ 1720 ],
            "C5": [ 1721 ],
            "clk": [ 88 ],
            "rd_addr": [ 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729 ],
            "rd_data": [ 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769 ],
            "wr_data": [ 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801 ]
          }
        },
        "eFPGA_top_i.Inst_BlockRAM_6": {
          "hide_name": 0,
          "type": "BlockRAM_1KB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i Inst_BlockRAM_6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:1331.18-1347.6"
          },
          "port_directions": {
            "C0": "input",
            "C1": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "clk": "input",
            "rd_addr": "input",
            "rd_data": "output",
            "vccd1": "inout",
            "vssd1": "inout",
            "wr_addr": "input",
            "wr_data": "input"
          },
          "connections": {
            "C0": [ 1802 ],
            "C1": [ 1803 ],
            "C2": [ 1804 ],
            "C3": [ 1805 ],
            "C4": [ 1806 ],
            "C5": [ 1807 ],
            "clk": [ 88 ],
            "rd_addr": [ 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815 ],
            "rd_data": [ 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ],
            "wr_addr": [ 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855 ],
            "wr_data": [ 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887 ]
          }
        },
        "eFPGA_top_i.eFPGA_Config_inst": {
          "hide_name": 0,
          "type": "eFPGA_Config",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_Config_inst",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:57.18-78.6"
          },
          "port_directions": {
            "CLK": "input",
            "ComActive": "output",
            "ConfigWriteData": "output",
            "ConfigWriteStrobe": "output",
            "FrameAddressRegister": "output",
            "LongFrameStrobe": "output",
            "ReceiveLED": "output",
            "RowSelect": "output",
            "Rx": "input",
            "SelfWriteData": "input",
            "SelfWriteStrobe": "input",
            "resetn": "input",
            "s_clk": "input",
            "s_data": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "CLK": [ 88 ],
            "ComActive": [ 91 ],
            "ConfigWriteData": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
            "ConfigWriteStrobe": [ ],
            "FrameAddressRegister": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1040, 1041, 1042, 1043, 1044 ],
            "LongFrameStrobe": [ 1046 ],
            "ReceiveLED": [ 92 ],
            "RowSelect": [ 93, 94, 95, 96, 97 ],
            "Rx": [ 90 ],
            "SelfWriteData": [ 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926 ],
            "SelfWriteStrobe": [ 1927 ],
            "resetn": [ 89 ],
            "s_clk": [ 1928 ],
            "s_data": [ 1929 ],
            "vccd1": [ 2 ],
            "vssd1": [ 3 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9975.2-10011.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 41 ],
            "A_O_top": [ 13 ],
            "A_T_top": [ 69 ],
            "A_config_C_bit0": [ 1930 ],
            "A_config_C_bit1": [ 1931 ],
            "A_config_C_bit2": [ 1932 ],
            "A_config_C_bit3": [ 1933 ],
            "B_I_top": [ 40 ],
            "B_O_top": [ 12 ],
            "B_T_top": [ 68 ],
            "B_config_C_bit0": [ 1934 ],
            "B_config_C_bit1": [ 1935 ],
            "B_config_C_bit2": [ 1936 ],
            "B_config_C_bit3": [ 1937 ],
            "E1BEG": [ 1938, 1939, 1940, 1941 ],
            "E2BEG": [ 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949 ],
            "E2BEGb": [ 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957 ],
            "E6BEG": [ 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969 ],
            "EE4BEG": [ 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985 ],
            "FrameData": [ 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039 ],
            "FrameData_O": [ 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017 ],
            "FrameStrobe": [ 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037 ],
            "FrameStrobe_O": [ 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057 ],
            "UserCLK": [ 2058 ],
            "UserCLKo": [ 2059 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 2062, 2063, 2064, 2065 ],
            "W2END": [ 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073 ],
            "W2MID": [ 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081 ],
            "W6END": [ 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093 ],
            "WW4END": [ 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10554.2-10590.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 39 ],
            "A_O_top": [ 11 ],
            "A_T_top": [ 67 ],
            "A_config_C_bit0": [ 2110 ],
            "A_config_C_bit1": [ 2111 ],
            "A_config_C_bit2": [ 2112 ],
            "A_config_C_bit3": [ 2113 ],
            "B_I_top": [ 38 ],
            "B_O_top": [ 10 ],
            "B_T_top": [ 66 ],
            "B_config_C_bit0": [ 2114 ],
            "B_config_C_bit1": [ 2115 ],
            "B_config_C_bit2": [ 2116 ],
            "B_config_C_bit3": [ 2117 ],
            "E1BEG": [ 2118, 2119, 2120, 2121 ],
            "E2BEG": [ 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129 ],
            "E2BEGb": [ 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137 ],
            "E6BEG": [ 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149 ],
            "EE4BEG": [ 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
            "FrameData": [ 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324 ],
            "FrameData_O": [ 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197 ],
            "FrameStrobe": [ 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217 ],
            "FrameStrobe_O": [ 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037 ],
            "UserCLK": [ 2218 ],
            "UserCLKo": [ 2058 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 2219, 2220, 2221, 2222 ],
            "W2END": [ 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230 ],
            "W2MID": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238 ],
            "W6END": [ 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250 ],
            "WW4END": [ 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11217.2-11253.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 37 ],
            "A_O_top": [ 9 ],
            "A_T_top": [ 65 ],
            "A_config_C_bit0": [ 2267 ],
            "A_config_C_bit1": [ 2268 ],
            "A_config_C_bit2": [ 2269 ],
            "A_config_C_bit3": [ 2270 ],
            "B_I_top": [ 36 ],
            "B_O_top": [ 8 ],
            "B_T_top": [ 64 ],
            "B_config_C_bit0": [ 2271 ],
            "B_config_C_bit1": [ 2272 ],
            "B_config_C_bit2": [ 2273 ],
            "B_config_C_bit3": [ 2274 ],
            "E1BEG": [ 2275, 2276, 2277, 2278 ],
            "E2BEG": [ 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286 ],
            "E2BEGb": [ 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294 ],
            "E6BEG": [ 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
            "EE4BEG": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
            "FrameData": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389 ],
            "FrameData_O": [ 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
            "FrameStrobe": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374 ],
            "FrameStrobe_O": [ 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217 ],
            "UserCLK": [ 2375 ],
            "UserCLKo": [ 2218 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 2376, 2377, 2378, 2379 ],
            "W2END": [ 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387 ],
            "W2MID": [ 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
            "W6END": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407 ],
            "WW4END": [ 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11796.2-11832.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 35 ],
            "A_O_top": [ 7 ],
            "A_T_top": [ 63 ],
            "A_config_C_bit0": [ 2424 ],
            "A_config_C_bit1": [ 2425 ],
            "A_config_C_bit2": [ 2426 ],
            "A_config_C_bit3": [ 2427 ],
            "B_I_top": [ 34 ],
            "B_O_top": [ 6 ],
            "B_T_top": [ 62 ],
            "B_config_C_bit0": [ 2428 ],
            "B_config_C_bit1": [ 2429 ],
            "B_config_C_bit2": [ 2430 ],
            "B_config_C_bit3": [ 2431 ],
            "E1BEG": [ 2432, 2433, 2434, 2435 ],
            "E2BEG": [ 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443 ],
            "E2BEGb": [ 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451 ],
            "E6BEG": [ 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463 ],
            "EE4BEG": [ 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479 ],
            "FrameData": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ],
            "FrameData_O": [ 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511 ],
            "FrameStrobe": [ 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531 ],
            "FrameStrobe_O": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374 ],
            "UserCLK": [ 2532 ],
            "UserCLKo": [ 2375 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 2533, 2534, 2535, 2536 ],
            "W2END": [ 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544 ],
            "W2MID": [ 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
            "W6END": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564 ],
            "WW4END": [ 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12459.2-12495.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 33 ],
            "A_O_top": [ 5 ],
            "A_T_top": [ 61 ],
            "A_config_C_bit0": [ 2581 ],
            "A_config_C_bit1": [ 2582 ],
            "A_config_C_bit2": [ 2583 ],
            "A_config_C_bit3": [ 2584 ],
            "B_I_top": [ 32 ],
            "B_O_top": [ 4 ],
            "B_T_top": [ 60 ],
            "B_config_C_bit0": [ 2585 ],
            "B_config_C_bit1": [ 2586 ],
            "B_config_C_bit2": [ 2587 ],
            "B_config_C_bit3": [ 2588 ],
            "E1BEG": [ 2589, 2590, 2591, 2592 ],
            "E2BEG": [ 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600 ],
            "E2BEGb": [ 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608 ],
            "E6BEG": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620 ],
            "EE4BEG": [ 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636 ],
            "FrameData": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
            "FrameData_O": [ 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668 ],
            "FrameStrobe": [ 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087 ],
            "FrameStrobe_O": [ 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 2532 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 2669, 2670, 2671, 2672 ],
            "W2END": [ 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680 ],
            "W2MID": [ 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688 ],
            "W6END": [ 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700 ],
            "WW4END": [ 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4344.2-4380.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 59 ],
            "A_O_top": [ 31 ],
            "A_T_top": [ 87 ],
            "A_config_C_bit0": [ 2717 ],
            "A_config_C_bit1": [ 2718 ],
            "A_config_C_bit2": [ 2719 ],
            "A_config_C_bit3": [ 2720 ],
            "B_I_top": [ 58 ],
            "B_O_top": [ 30 ],
            "B_T_top": [ 86 ],
            "B_config_C_bit0": [ 2721 ],
            "B_config_C_bit1": [ 2722 ],
            "B_config_C_bit2": [ 2723 ],
            "B_config_C_bit3": [ 2724 ],
            "E1BEG": [ 2725, 2726, 2727, 2728 ],
            "E2BEG": [ 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736 ],
            "E2BEGb": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744 ],
            "E6BEG": [ 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756 ],
            "EE4BEG": [ 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772 ],
            "FrameData": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "FrameData_O": [ 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804 ],
            "FrameStrobe": [ 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824 ],
            "FrameStrobe_O": [ 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844 ],
            "UserCLK": [ 2845 ],
            "UserCLKo": [ 2846 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 2847, 2848, 2849, 2850 ],
            "W2END": [ 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858 ],
            "W2MID": [ 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866 ],
            "W6END": [ 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878 ],
            "WW4END": [ 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5007.2-5043.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 57 ],
            "A_O_top": [ 29 ],
            "A_T_top": [ 85 ],
            "A_config_C_bit0": [ 2895 ],
            "A_config_C_bit1": [ 2896 ],
            "A_config_C_bit2": [ 2897 ],
            "A_config_C_bit3": [ 2898 ],
            "B_I_top": [ 56 ],
            "B_O_top": [ 28 ],
            "B_T_top": [ 84 ],
            "B_config_C_bit0": [ 2899 ],
            "B_config_C_bit1": [ 2900 ],
            "B_config_C_bit2": [ 2901 ],
            "B_config_C_bit3": [ 2902 ],
            "E1BEG": [ 2903, 2904, 2905, 2906 ],
            "E2BEG": [ 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914 ],
            "E2BEGb": [ 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922 ],
            "E6BEG": [ 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934 ],
            "EE4BEG": [ 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950 ],
            "FrameData": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "FrameData_O": [ 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982 ],
            "FrameStrobe": [ 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002 ],
            "FrameStrobe_O": [ 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824 ],
            "UserCLK": [ 3003 ],
            "UserCLKo": [ 2845 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3004, 3005, 3006, 3007 ],
            "W2END": [ 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015 ],
            "W2MID": [ 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023 ],
            "W6END": [ 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035 ],
            "WW4END": [ 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5586.2-5622.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 55 ],
            "A_O_top": [ 27 ],
            "A_T_top": [ 83 ],
            "A_config_C_bit0": [ 3052 ],
            "A_config_C_bit1": [ 3053 ],
            "A_config_C_bit2": [ 3054 ],
            "A_config_C_bit3": [ 3055 ],
            "B_I_top": [ 54 ],
            "B_O_top": [ 26 ],
            "B_T_top": [ 82 ],
            "B_config_C_bit0": [ 3056 ],
            "B_config_C_bit1": [ 3057 ],
            "B_config_C_bit2": [ 3058 ],
            "B_config_C_bit3": [ 3059 ],
            "E1BEG": [ 3060, 3061, 3062, 3063 ],
            "E2BEG": [ 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071 ],
            "E2BEGb": [ 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079 ],
            "E6BEG": [ 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091 ],
            "EE4BEG": [ 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107 ],
            "FrameData": [ 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
            "FrameData_O": [ 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
            "FrameStrobe": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159 ],
            "FrameStrobe_O": [ 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002 ],
            "UserCLK": [ 3160 ],
            "UserCLKo": [ 3003 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3161, 3162, 3163, 3164 ],
            "W2END": [ 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172 ],
            "W2MID": [ 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180 ],
            "W6END": [ 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
            "WW4END": [ 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6249.2-6285.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 53 ],
            "A_O_top": [ 25 ],
            "A_T_top": [ 81 ],
            "A_config_C_bit0": [ 3209 ],
            "A_config_C_bit1": [ 3210 ],
            "A_config_C_bit2": [ 3211 ],
            "A_config_C_bit3": [ 3212 ],
            "B_I_top": [ 52 ],
            "B_O_top": [ 24 ],
            "B_T_top": [ 80 ],
            "B_config_C_bit0": [ 3213 ],
            "B_config_C_bit1": [ 3214 ],
            "B_config_C_bit2": [ 3215 ],
            "B_config_C_bit3": [ 3216 ],
            "E1BEG": [ 3217, 3218, 3219, 3220 ],
            "E2BEG": [ 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228 ],
            "E2BEGb": [ 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236 ],
            "E6BEG": [ 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248 ],
            "EE4BEG": [ 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264 ],
            "FrameData": [ 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649 ],
            "FrameData_O": [ 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296 ],
            "FrameStrobe": [ 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316 ],
            "FrameStrobe_O": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159 ],
            "UserCLK": [ 3317 ],
            "UserCLKo": [ 3160 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3318, 3319, 3320, 3321 ],
            "W2END": [ 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329 ],
            "W2MID": [ 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337 ],
            "W6END": [ 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349 ],
            "WW4END": [ 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6828.2-6864.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 51 ],
            "A_O_top": [ 23 ],
            "A_T_top": [ 79 ],
            "A_config_C_bit0": [ 3366 ],
            "A_config_C_bit1": [ 3367 ],
            "A_config_C_bit2": [ 3368 ],
            "A_config_C_bit3": [ 3369 ],
            "B_I_top": [ 50 ],
            "B_O_top": [ 22 ],
            "B_T_top": [ 78 ],
            "B_config_C_bit0": [ 3370 ],
            "B_config_C_bit1": [ 3371 ],
            "B_config_C_bit2": [ 3372 ],
            "B_config_C_bit3": [ 3373 ],
            "E1BEG": [ 3374, 3375, 3376, 3377 ],
            "E2BEG": [ 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385 ],
            "E2BEGb": [ 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393 ],
            "E6BEG": [ 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405 ],
            "EE4BEG": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
            "FrameData": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
            "FrameData_O": [ 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453 ],
            "FrameStrobe": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473 ],
            "FrameStrobe_O": [ 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316 ],
            "UserCLK": [ 3474 ],
            "UserCLKo": [ 3317 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3475, 3476, 3477, 3478 ],
            "W2END": [ 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486 ],
            "W2MID": [ 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494 ],
            "W6END": [ 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506 ],
            "WW4END": [ 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7491.2-7527.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 49 ],
            "A_O_top": [ 21 ],
            "A_T_top": [ 77 ],
            "A_config_C_bit0": [ 3523 ],
            "A_config_C_bit1": [ 3524 ],
            "A_config_C_bit2": [ 3525 ],
            "A_config_C_bit3": [ 3526 ],
            "B_I_top": [ 48 ],
            "B_O_top": [ 20 ],
            "B_T_top": [ 76 ],
            "B_config_C_bit0": [ 3527 ],
            "B_config_C_bit1": [ 3528 ],
            "B_config_C_bit2": [ 3529 ],
            "B_config_C_bit3": [ 3530 ],
            "E1BEG": [ 3531, 3532, 3533, 3534 ],
            "E2BEG": [ 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542 ],
            "E2BEGb": [ 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550 ],
            "E6BEG": [ 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562 ],
            "EE4BEG": [ 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578 ],
            "FrameData": [ 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779 ],
            "FrameData_O": [ 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610 ],
            "FrameStrobe": [ 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630 ],
            "FrameStrobe_O": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473 ],
            "UserCLK": [ 3631 ],
            "UserCLKo": [ 3474 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3632, 3633, 3634, 3635 ],
            "W2END": [ 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643 ],
            "W2MID": [ 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651 ],
            "W6END": [ 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663 ],
            "WW4END": [ 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8070.2-8106.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 47 ],
            "A_O_top": [ 19 ],
            "A_T_top": [ 75 ],
            "A_config_C_bit0": [ 3680 ],
            "A_config_C_bit1": [ 3681 ],
            "A_config_C_bit2": [ 3682 ],
            "A_config_C_bit3": [ 3683 ],
            "B_I_top": [ 46 ],
            "B_O_top": [ 18 ],
            "B_T_top": [ 74 ],
            "B_config_C_bit0": [ 3684 ],
            "B_config_C_bit1": [ 3685 ],
            "B_config_C_bit2": [ 3686 ],
            "B_config_C_bit3": [ 3687 ],
            "E1BEG": [ 3688, 3689, 3690, 3691 ],
            "E2BEG": [ 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699 ],
            "E2BEGb": [ 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
            "E6BEG": [ 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719 ],
            "EE4BEG": [ 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735 ],
            "FrameData": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
            "FrameData_O": [ 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767 ],
            "FrameStrobe": [ 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787 ],
            "FrameStrobe_O": [ 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630 ],
            "UserCLK": [ 3788 ],
            "UserCLKo": [ 3631 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3789, 3790, 3791, 3792 ],
            "W2END": [ 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800 ],
            "W2MID": [ 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808 ],
            "W6END": [ 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820 ],
            "WW4END": [ 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8733.2-8769.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 45 ],
            "A_O_top": [ 17 ],
            "A_T_top": [ 73 ],
            "A_config_C_bit0": [ 3837 ],
            "A_config_C_bit1": [ 3838 ],
            "A_config_C_bit2": [ 3839 ],
            "A_config_C_bit3": [ 3840 ],
            "B_I_top": [ 44 ],
            "B_O_top": [ 16 ],
            "B_T_top": [ 72 ],
            "B_config_C_bit0": [ 3841 ],
            "B_config_C_bit1": [ 3842 ],
            "B_config_C_bit2": [ 3843 ],
            "B_config_C_bit3": [ 3844 ],
            "E1BEG": [ 3845, 3846, 3847, 3848 ],
            "E2BEG": [ 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856 ],
            "E2BEGb": [ 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864 ],
            "E6BEG": [ 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876 ],
            "EE4BEG": [ 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892 ],
            "FrameData": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ],
            "FrameData_O": [ 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924 ],
            "FrameStrobe": [ 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944 ],
            "FrameStrobe_O": [ 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787 ],
            "UserCLK": [ 3945 ],
            "UserCLKo": [ 3788 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 3946, 3947, 3948, 3949 ],
            "W2END": [ 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957 ],
            "W2MID": [ 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965 ],
            "W6END": [ 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977 ],
            "WW4END": [ 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO": {
          "hide_name": 0,
          "type": "W_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_W_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9312.2-9348.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "A_config_C_bit0": "output",
            "A_config_C_bit1": "output",
            "A_config_C_bit2": "output",
            "A_config_C_bit3": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "B_config_C_bit0": "output",
            "B_config_C_bit1": "output",
            "B_config_C_bit2": "output",
            "B_config_C_bit3": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "A_I_top": [ 43 ],
            "A_O_top": [ 15 ],
            "A_T_top": [ 71 ],
            "A_config_C_bit0": [ 3994 ],
            "A_config_C_bit1": [ 3995 ],
            "A_config_C_bit2": [ 3996 ],
            "A_config_C_bit3": [ 3997 ],
            "B_I_top": [ 42 ],
            "B_O_top": [ 14 ],
            "B_T_top": [ 70 ],
            "B_config_C_bit0": [ 3998 ],
            "B_config_C_bit1": [ 3999 ],
            "B_config_C_bit2": [ 4000 ],
            "B_config_C_bit3": [ 4001 ],
            "E1BEG": [ 4002, 4003, 4004, 4005 ],
            "E2BEG": [ 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013 ],
            "E2BEGb": [ 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021 ],
            "E6BEG": [ 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033 ],
            "EE4BEG": [ 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049 ],
            "FrameData": [ 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974 ],
            "FrameData_O": [ 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081 ],
            "FrameStrobe": [ 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057 ],
            "FrameStrobe_O": [ 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944 ],
            "UserCLK": [ 2059 ],
            "UserCLKo": [ 3945 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1END": [ 4082, 4083, 4084, 4085 ],
            "W2END": [ 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093 ],
            "W2MID": [ 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101 ],
            "W6END": [ 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113 ],
            "WW4END": [ 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single": {
          "hide_name": 0,
          "type": "N_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_N_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4119.15-4140.2"
          },
          "port_directions": {
            "Ci": "input",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 4130 ],
            "FrameStrobe": [ 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150 ],
            "FrameStrobe_O": [ 4151, 4152, 4153, 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170 ],
            "N1END": [ 4171, 4172, 4173, 4174 ],
            "N2END": [ 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182 ],
            "N2MID": [ 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190 ],
            "N4END": [ 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206 ],
            "NN4END": [ 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222 ],
            "S1BEG": [ 4223, 4224, 4225, 4226 ],
            "S2BEG": [ 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234 ],
            "S2BEGb": [ 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242 ],
            "S4BEG": [ 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258 ],
            "SS4BEG": [ 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274 ],
            "UserCLK": [ 4275 ],
            "UserCLKo": [ 4276 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10020.2-10074.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 4277 ],
            "Co": [ 4278 ],
            "E1BEG": [ 4279, 4280, 4281, 4282 ],
            "E1END": [ 1938, 1939, 1940, 1941 ],
            "E2BEG": [ 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290 ],
            "E2BEGb": [ 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298 ],
            "E2END": [ 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957 ],
            "E2MID": [ 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949 ],
            "E6BEG": [ 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310 ],
            "E6END": [ 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969 ],
            "EE4BEG": [ 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326 ],
            "EE4END": [ 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985 ],
            "FrameData": [ 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017 ],
            "FrameData_O": [ 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
            "FrameStrobe": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378 ],
            "FrameStrobe_O": [ 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398 ],
            "N1BEG": [ 4399, 4400, 4401, 4402 ],
            "N1END": [ 4403, 4404, 4405, 4406 ],
            "N2BEG": [ 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414 ],
            "N2BEGb": [ 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422 ],
            "N2END": [ 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430 ],
            "N2MID": [ 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438 ],
            "N4BEG": [ 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454 ],
            "N4END": [ 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470 ],
            "NN4BEG": [ 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486 ],
            "NN4END": [ 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502 ],
            "S1BEG": [ 4503, 4504, 4505, 4506 ],
            "S1END": [ 4507, 4508, 4509, 4510 ],
            "S2BEG": [ 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518 ],
            "S2BEGb": [ 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526 ],
            "S2END": [ 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534 ],
            "S2MID": [ 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542 ],
            "S4BEG": [ 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558 ],
            "S4END": [ 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574 ],
            "SS4BEG": [ 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590 ],
            "SS4END": [ 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606 ],
            "UserCLK": [ 4607 ],
            "UserCLKo": [ 4608 ],
            "W1BEG": [ 2062, 2063, 2064, 2065 ],
            "W1END": [ 4609, 4610, 4611, 4612 ],
            "W2BEG": [ 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081 ],
            "W2BEGb": [ 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073 ],
            "W2END": [ 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620 ],
            "W2MID": [ 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628 ],
            "W6BEG": [ 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093 ],
            "W6END": [ 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640 ],
            "WW4BEG": [ 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109 ],
            "WW4END": [ 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10599.2-10653.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 4657 ],
            "Co": [ 4277 ],
            "E1BEG": [ 4658, 4659, 4660, 4661 ],
            "E1END": [ 2118, 2119, 2120, 2121 ],
            "E2BEG": [ 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669 ],
            "E2BEGb": [ 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677 ],
            "E2END": [ 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137 ],
            "E2MID": [ 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129 ],
            "E6BEG": [ 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689 ],
            "E6END": [ 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149 ],
            "EE4BEG": [ 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705 ],
            "EE4END": [ 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
            "FrameData": [ 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197 ],
            "FrameData_O": [ 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737 ],
            "FrameStrobe": [ 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757 ],
            "FrameStrobe_O": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378 ],
            "N1BEG": [ 4403, 4404, 4405, 4406 ],
            "N1END": [ 4758, 4759, 4760, 4761 ],
            "N2BEG": [ 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438 ],
            "N2BEGb": [ 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430 ],
            "N2END": [ 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769 ],
            "N2MID": [ 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777 ],
            "N4BEG": [ 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470 ],
            "N4END": [ 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793 ],
            "NN4BEG": [ 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502 ],
            "NN4END": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809 ],
            "S1BEG": [ 4810, 4811, 4812, 4813 ],
            "S1END": [ 4503, 4504, 4505, 4506 ],
            "S2BEG": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821 ],
            "S2BEGb": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829 ],
            "S2END": [ 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526 ],
            "S2MID": [ 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518 ],
            "S4BEG": [ 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845 ],
            "S4END": [ 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558 ],
            "SS4BEG": [ 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861 ],
            "SS4END": [ 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590 ],
            "UserCLK": [ 4862 ],
            "UserCLKo": [ 4607 ],
            "W1BEG": [ 2219, 2220, 2221, 2222 ],
            "W1END": [ 4863, 4864, 4865, 4866 ],
            "W2BEG": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238 ],
            "W2BEGb": [ 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230 ],
            "W2END": [ 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874 ],
            "W2MID": [ 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882 ],
            "W6BEG": [ 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250 ],
            "W6END": [ 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894 ],
            "WW4BEG": [ 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266 ],
            "WW4END": [ 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11262.2-11316.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 4911 ],
            "Co": [ 4657 ],
            "E1BEG": [ 4912, 4913, 4914, 4915 ],
            "E1END": [ 2275, 2276, 2277, 2278 ],
            "E2BEG": [ 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923 ],
            "E2BEGb": [ 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931 ],
            "E2END": [ 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294 ],
            "E2MID": [ 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286 ],
            "E6BEG": [ 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943 ],
            "E6END": [ 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
            "EE4BEG": [ 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959 ],
            "EE4END": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
            "FrameData": [ 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
            "FrameData_O": [ 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991 ],
            "FrameStrobe": [ 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011 ],
            "FrameStrobe_O": [ 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757 ],
            "N1BEG": [ 4758, 4759, 4760, 4761 ],
            "N1END": [ 5012, 5013, 5014, 5015 ],
            "N2BEG": [ 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777 ],
            "N2BEGb": [ 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769 ],
            "N2END": [ 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023 ],
            "N2MID": [ 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031 ],
            "N4BEG": [ 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793 ],
            "N4END": [ 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047 ],
            "NN4BEG": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809 ],
            "NN4END": [ 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063 ],
            "S1BEG": [ 5064, 5065, 5066, 5067 ],
            "S1END": [ 4810, 4811, 4812, 4813 ],
            "S2BEG": [ 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075 ],
            "S2BEGb": [ 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083 ],
            "S2END": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829 ],
            "S2MID": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821 ],
            "S4BEG": [ 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099 ],
            "S4END": [ 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845 ],
            "SS4BEG": [ 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115 ],
            "SS4END": [ 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861 ],
            "UserCLK": [ 5116 ],
            "UserCLKo": [ 4862 ],
            "W1BEG": [ 2376, 2377, 2378, 2379 ],
            "W1END": [ 5117, 5118, 5119, 5120 ],
            "W2BEG": [ 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
            "W2BEGb": [ 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387 ],
            "W2END": [ 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128 ],
            "W2MID": [ 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136 ],
            "W6BEG": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407 ],
            "W6END": [ 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148 ],
            "WW4BEG": [ 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423 ],
            "WW4END": [ 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11841.2-11895.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 5165 ],
            "Co": [ 4911 ],
            "E1BEG": [ 5166, 5167, 5168, 5169 ],
            "E1END": [ 2432, 2433, 2434, 2435 ],
            "E2BEG": [ 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177 ],
            "E2BEGb": [ 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185 ],
            "E2END": [ 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451 ],
            "E2MID": [ 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443 ],
            "E6BEG": [ 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197 ],
            "E6END": [ 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463 ],
            "EE4BEG": [ 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213 ],
            "EE4END": [ 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479 ],
            "FrameData": [ 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511 ],
            "FrameData_O": [ 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245 ],
            "FrameStrobe": [ 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265 ],
            "FrameStrobe_O": [ 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011 ],
            "N1BEG": [ 5012, 5013, 5014, 5015 ],
            "N1END": [ 5266, 5267, 5268, 5269 ],
            "N2BEG": [ 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031 ],
            "N2BEGb": [ 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023 ],
            "N2END": [ 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277 ],
            "N2MID": [ 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285 ],
            "N4BEG": [ 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047 ],
            "N4END": [ 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301 ],
            "NN4BEG": [ 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063 ],
            "NN4END": [ 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317 ],
            "S1BEG": [ 5318, 5319, 5320, 5321 ],
            "S1END": [ 5064, 5065, 5066, 5067 ],
            "S2BEG": [ 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329 ],
            "S2BEGb": [ 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337 ],
            "S2END": [ 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083 ],
            "S2MID": [ 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075 ],
            "S4BEG": [ 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353 ],
            "S4END": [ 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099 ],
            "SS4BEG": [ 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369 ],
            "SS4END": [ 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115 ],
            "UserCLK": [ 5370 ],
            "UserCLKo": [ 5116 ],
            "W1BEG": [ 2533, 2534, 2535, 2536 ],
            "W1END": [ 5371, 5372, 5373, 5374 ],
            "W2BEG": [ 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
            "W2BEGb": [ 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544 ],
            "W2END": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382 ],
            "W2MID": [ 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390 ],
            "W6BEG": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564 ],
            "W6END": [ 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402 ],
            "WW4BEG": [ 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580 ],
            "WW4END": [ 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12504.2-12558.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 5419 ],
            "Co": [ 5165 ],
            "E1BEG": [ 5420, 5421, 5422, 5423 ],
            "E1END": [ 2589, 2590, 2591, 2592 ],
            "E2BEG": [ 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431 ],
            "E2BEGb": [ 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439 ],
            "E2END": [ 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608 ],
            "E2MID": [ 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600 ],
            "E6BEG": [ 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
            "E6END": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620 ],
            "EE4BEG": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467 ],
            "EE4END": [ 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636 ],
            "FrameData": [ 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668 ],
            "FrameData_O": [ 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499 ],
            "FrameStrobe": [ 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519 ],
            "FrameStrobe_O": [ 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265 ],
            "N1BEG": [ 5266, 5267, 5268, 5269 ],
            "N1END": [ 5520, 5521, 5522, 5523 ],
            "N2BEG": [ 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285 ],
            "N2BEGb": [ 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277 ],
            "N2END": [ 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531 ],
            "N2MID": [ 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539 ],
            "N4BEG": [ 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301 ],
            "N4END": [ 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555 ],
            "NN4BEG": [ 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317 ],
            "NN4END": [ 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571 ],
            "S1BEG": [ 5572, 5573, 5574, 5575 ],
            "S1END": [ 5318, 5319, 5320, 5321 ],
            "S2BEG": [ 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583 ],
            "S2BEGb": [ 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591 ],
            "S2END": [ 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337 ],
            "S2MID": [ 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329 ],
            "S4BEG": [ 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607 ],
            "S4END": [ 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353 ],
            "SS4BEG": [ 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623 ],
            "SS4END": [ 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369 ],
            "UserCLK": [ 5624 ],
            "UserCLKo": [ 5370 ],
            "W1BEG": [ 2669, 2670, 2671, 2672 ],
            "W1END": [ 5625, 5626, 5627, 5628 ],
            "W2BEG": [ 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688 ],
            "W2BEGb": [ 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680 ],
            "W2END": [ 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636 ],
            "W2MID": [ 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644 ],
            "W6BEG": [ 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700 ],
            "W6END": [ 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654, 5655, 5656 ],
            "WW4BEG": [ 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716 ],
            "WW4END": [ 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single": {
          "hide_name": 0,
          "type": "S_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_S_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13033.15-13054.2"
          },
          "port_directions": {
            "Co": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Co": [ 5419 ],
            "FrameStrobe": [ 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109 ],
            "FrameStrobe_O": [ 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519 ],
            "N1BEG": [ 5520, 5521, 5522, 5523 ],
            "N2BEG": [ 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539 ],
            "N2BEGb": [ 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531 ],
            "N4BEG": [ 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555 ],
            "NN4BEG": [ 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571 ],
            "S1END": [ 5572, 5573, 5574, 5575 ],
            "S2END": [ 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591 ],
            "S2MID": [ 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583 ],
            "S4END": [ 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607 ],
            "SS4END": [ 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 5624 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4389.2-4443.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 5673 ],
            "Co": [ 4130 ],
            "E1BEG": [ 5674, 5675, 5676, 5677 ],
            "E1END": [ 2725, 2726, 2727, 2728 ],
            "E2BEG": [ 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685 ],
            "E2BEGb": [ 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693 ],
            "E2END": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744 ],
            "E2MID": [ 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736 ],
            "E6BEG": [ 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705 ],
            "E6END": [ 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756 ],
            "EE4BEG": [ 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721 ],
            "EE4END": [ 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772 ],
            "FrameData": [ 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804 ],
            "FrameData_O": [ 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753 ],
            "FrameStrobe": [ 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773 ],
            "FrameStrobe_O": [ 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150 ],
            "N1BEG": [ 4171, 4172, 4173, 4174 ],
            "N1END": [ 5774, 5775, 5776, 5777 ],
            "N2BEG": [ 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190 ],
            "N2BEGb": [ 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182 ],
            "N2END": [ 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785 ],
            "N2MID": [ 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793 ],
            "N4BEG": [ 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206 ],
            "N4END": [ 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809 ],
            "NN4BEG": [ 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222 ],
            "NN4END": [ 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825 ],
            "S1BEG": [ 5826, 5827, 5828, 5829 ],
            "S1END": [ 4223, 4224, 4225, 4226 ],
            "S2BEG": [ 5830, 5831, 5832, 5833, 5834, 5835, 5836, 5837 ],
            "S2BEGb": [ 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845 ],
            "S2END": [ 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242 ],
            "S2MID": [ 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234 ],
            "S4BEG": [ 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861 ],
            "S4END": [ 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258 ],
            "SS4BEG": [ 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875, 5876, 5877 ],
            "SS4END": [ 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274 ],
            "UserCLK": [ 5878 ],
            "UserCLKo": [ 4275 ],
            "W1BEG": [ 2847, 2848, 2849, 2850 ],
            "W1END": [ 5879, 5880, 5881, 5882 ],
            "W2BEG": [ 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866 ],
            "W2BEGb": [ 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858 ],
            "W2END": [ 5883, 5884, 5885, 5886, 5887, 5888, 5889, 5890 ],
            "W2MID": [ 5891, 5892, 5893, 5894, 5895, 5896, 5897, 5898 ],
            "W6BEG": [ 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878 ],
            "W6END": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910 ],
            "WW4BEG": [ 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894 ],
            "WW4END": [ 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5052.2-5106.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 5927 ],
            "Co": [ 5673 ],
            "E1BEG": [ 5928, 5929, 5930, 5931 ],
            "E1END": [ 2903, 2904, 2905, 2906 ],
            "E2BEG": [ 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939 ],
            "E2BEGb": [ 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947 ],
            "E2END": [ 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922 ],
            "E2MID": [ 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914 ],
            "E6BEG": [ 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958, 5959 ],
            "E6END": [ 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934 ],
            "EE4BEG": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975 ],
            "EE4END": [ 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950 ],
            "FrameData": [ 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982 ],
            "FrameData_O": [ 5976, 5977, 5978, 5979, 5980, 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988, 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996, 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007 ],
            "FrameStrobe": [ 6008, 6009, 6010, 6011, 6012, 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027 ],
            "FrameStrobe_O": [ 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773 ],
            "N1BEG": [ 5774, 5775, 5776, 5777 ],
            "N1END": [ 6028, 6029, 6030, 6031 ],
            "N2BEG": [ 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793 ],
            "N2BEGb": [ 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785 ],
            "N2END": [ 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039 ],
            "N2MID": [ 6040, 6041, 6042, 6043, 6044, 6045, 6046, 6047 ],
            "N4BEG": [ 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809 ],
            "N4END": [ 6048, 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063 ],
            "NN4BEG": [ 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825 ],
            "NN4END": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079 ],
            "S1BEG": [ 6080, 6081, 6082, 6083 ],
            "S1END": [ 5826, 5827, 5828, 5829 ],
            "S2BEG": [ 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091 ],
            "S2BEGb": [ 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099 ],
            "S2END": [ 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845 ],
            "S2MID": [ 5830, 5831, 5832, 5833, 5834, 5835, 5836, 5837 ],
            "S4BEG": [ 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114, 6115 ],
            "S4END": [ 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861 ],
            "SS4BEG": [ 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131 ],
            "SS4END": [ 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875, 5876, 5877 ],
            "UserCLK": [ 6132 ],
            "UserCLKo": [ 5878 ],
            "W1BEG": [ 3004, 3005, 3006, 3007 ],
            "W1END": [ 6133, 6134, 6135, 6136 ],
            "W2BEG": [ 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023 ],
            "W2BEGb": [ 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015 ],
            "W2END": [ 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144 ],
            "W2MID": [ 6145, 6146, 6147, 6148, 6149, 6150, 6151, 6152 ],
            "W6BEG": [ 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035 ],
            "W6END": [ 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162, 6163, 6164 ],
            "WW4BEG": [ 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051 ],
            "WW4END": [ 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178, 6179, 6180 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5631.2-5685.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 6181 ],
            "Co": [ 5927 ],
            "E1BEG": [ 6182, 6183, 6184, 6185 ],
            "E1END": [ 3060, 3061, 3062, 3063 ],
            "E2BEG": [ 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193 ],
            "E2BEGb": [ 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201 ],
            "E2END": [ 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079 ],
            "E2MID": [ 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071 ],
            "E6BEG": [ 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213 ],
            "E6END": [ 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091 ],
            "EE4BEG": [ 6214, 6215, 6216, 6217, 6218, 6219, 6220, 6221, 6222, 6223, 6224, 6225, 6226, 6227, 6228, 6229 ],
            "EE4END": [ 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107 ],
            "FrameData": [ 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
            "FrameData_O": [ 6230, 6231, 6232, 6233, 6234, 6235, 6236, 6237, 6238, 6239, 6240, 6241, 6242, 6243, 6244, 6245, 6246, 6247, 6248, 6249, 6250, 6251, 6252, 6253, 6254, 6255, 6256, 6257, 6258, 6259, 6260, 6261 ],
            "FrameStrobe": [ 6262, 6263, 6264, 6265, 6266, 6267, 6268, 6269, 6270, 6271, 6272, 6273, 6274, 6275, 6276, 6277, 6278, 6279, 6280, 6281 ],
            "FrameStrobe_O": [ 6008, 6009, 6010, 6011, 6012, 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027 ],
            "N1BEG": [ 6028, 6029, 6030, 6031 ],
            "N1END": [ 6282, 6283, 6284, 6285 ],
            "N2BEG": [ 6040, 6041, 6042, 6043, 6044, 6045, 6046, 6047 ],
            "N2BEGb": [ 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039 ],
            "N2END": [ 6286, 6287, 6288, 6289, 6290, 6291, 6292, 6293 ],
            "N2MID": [ 6294, 6295, 6296, 6297, 6298, 6299, 6300, 6301 ],
            "N4BEG": [ 6048, 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063 ],
            "N4END": [ 6302, 6303, 6304, 6305, 6306, 6307, 6308, 6309, 6310, 6311, 6312, 6313, 6314, 6315, 6316, 6317 ],
            "NN4BEG": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079 ],
            "NN4END": [ 6318, 6319, 6320, 6321, 6322, 6323, 6324, 6325, 6326, 6327, 6328, 6329, 6330, 6331, 6332, 6333 ],
            "S1BEG": [ 6334, 6335, 6336, 6337 ],
            "S1END": [ 6080, 6081, 6082, 6083 ],
            "S2BEG": [ 6338, 6339, 6340, 6341, 6342, 6343, 6344, 6345 ],
            "S2BEGb": [ 6346, 6347, 6348, 6349, 6350, 6351, 6352, 6353 ],
            "S2END": [ 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099 ],
            "S2MID": [ 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091 ],
            "S4BEG": [ 6354, 6355, 6356, 6357, 6358, 6359, 6360, 6361, 6362, 6363, 6364, 6365, 6366, 6367, 6368, 6369 ],
            "S4END": [ 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114, 6115 ],
            "SS4BEG": [ 6370, 6371, 6372, 6373, 6374, 6375, 6376, 6377, 6378, 6379, 6380, 6381, 6382, 6383, 6384, 6385 ],
            "SS4END": [ 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131 ],
            "UserCLK": [ 6386 ],
            "UserCLKo": [ 6132 ],
            "W1BEG": [ 3161, 3162, 3163, 3164 ],
            "W1END": [ 6387, 6388, 6389, 6390 ],
            "W2BEG": [ 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180 ],
            "W2BEGb": [ 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172 ],
            "W2END": [ 6391, 6392, 6393, 6394, 6395, 6396, 6397, 6398 ],
            "W2MID": [ 6399, 6400, 6401, 6402, 6403, 6404, 6405, 6406 ],
            "W6BEG": [ 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
            "W6END": [ 6407, 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416, 6417, 6418 ],
            "WW4BEG": [ 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208 ],
            "WW4END": [ 6419, 6420, 6421, 6422, 6423, 6424, 6425, 6426, 6427, 6428, 6429, 6430, 6431, 6432, 6433, 6434 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6294.2-6348.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 6435 ],
            "Co": [ 6181 ],
            "E1BEG": [ 6436, 6437, 6438, 6439 ],
            "E1END": [ 3217, 3218, 3219, 3220 ],
            "E2BEG": [ 6440, 6441, 6442, 6443, 6444, 6445, 6446, 6447 ],
            "E2BEGb": [ 6448, 6449, 6450, 6451, 6452, 6453, 6454, 6455 ],
            "E2END": [ 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236 ],
            "E2MID": [ 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228 ],
            "E6BEG": [ 6456, 6457, 6458, 6459, 6460, 6461, 6462, 6463, 6464, 6465, 6466, 6467 ],
            "E6END": [ 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248 ],
            "EE4BEG": [ 6468, 6469, 6470, 6471, 6472, 6473, 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483 ],
            "EE4END": [ 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264 ],
            "FrameData": [ 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296 ],
            "FrameData_O": [ 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493, 6494, 6495, 6496, 6497, 6498, 6499, 6500, 6501, 6502, 6503, 6504, 6505, 6506, 6507, 6508, 6509, 6510, 6511, 6512, 6513, 6514, 6515 ],
            "FrameStrobe": [ 6516, 6517, 6518, 6519, 6520, 6521, 6522, 6523, 6524, 6525, 6526, 6527, 6528, 6529, 6530, 6531, 6532, 6533, 6534, 6535 ],
            "FrameStrobe_O": [ 6262, 6263, 6264, 6265, 6266, 6267, 6268, 6269, 6270, 6271, 6272, 6273, 6274, 6275, 6276, 6277, 6278, 6279, 6280, 6281 ],
            "N1BEG": [ 6282, 6283, 6284, 6285 ],
            "N1END": [ 6536, 6537, 6538, 6539 ],
            "N2BEG": [ 6294, 6295, 6296, 6297, 6298, 6299, 6300, 6301 ],
            "N2BEGb": [ 6286, 6287, 6288, 6289, 6290, 6291, 6292, 6293 ],
            "N2END": [ 6540, 6541, 6542, 6543, 6544, 6545, 6546, 6547 ],
            "N2MID": [ 6548, 6549, 6550, 6551, 6552, 6553, 6554, 6555 ],
            "N4BEG": [ 6302, 6303, 6304, 6305, 6306, 6307, 6308, 6309, 6310, 6311, 6312, 6313, 6314, 6315, 6316, 6317 ],
            "N4END": [ 6556, 6557, 6558, 6559, 6560, 6561, 6562, 6563, 6564, 6565, 6566, 6567, 6568, 6569, 6570, 6571 ],
            "NN4BEG": [ 6318, 6319, 6320, 6321, 6322, 6323, 6324, 6325, 6326, 6327, 6328, 6329, 6330, 6331, 6332, 6333 ],
            "NN4END": [ 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581, 6582, 6583, 6584, 6585, 6586, 6587 ],
            "S1BEG": [ 6588, 6589, 6590, 6591 ],
            "S1END": [ 6334, 6335, 6336, 6337 ],
            "S2BEG": [ 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599 ],
            "S2BEGb": [ 6600, 6601, 6602, 6603, 6604, 6605, 6606, 6607 ],
            "S2END": [ 6346, 6347, 6348, 6349, 6350, 6351, 6352, 6353 ],
            "S2MID": [ 6338, 6339, 6340, 6341, 6342, 6343, 6344, 6345 ],
            "S4BEG": [ 6608, 6609, 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618, 6619, 6620, 6621, 6622, 6623 ],
            "S4END": [ 6354, 6355, 6356, 6357, 6358, 6359, 6360, 6361, 6362, 6363, 6364, 6365, 6366, 6367, 6368, 6369 ],
            "SS4BEG": [ 6624, 6625, 6626, 6627, 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636, 6637, 6638, 6639 ],
            "SS4END": [ 6370, 6371, 6372, 6373, 6374, 6375, 6376, 6377, 6378, 6379, 6380, 6381, 6382, 6383, 6384, 6385 ],
            "UserCLK": [ 6640 ],
            "UserCLKo": [ 6386 ],
            "W1BEG": [ 3318, 3319, 3320, 3321 ],
            "W1END": [ 6641, 6642, 6643, 6644 ],
            "W2BEG": [ 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337 ],
            "W2BEGb": [ 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329 ],
            "W2END": [ 6645, 6646, 6647, 6648, 6649, 6650, 6651, 6652 ],
            "W2MID": [ 6653, 6654, 6655, 6656, 6657, 6658, 6659, 6660 ],
            "W6BEG": [ 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349 ],
            "W6END": [ 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670, 6671, 6672 ],
            "WW4BEG": [ 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365 ],
            "WW4END": [ 6673, 6674, 6675, 6676, 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686, 6687, 6688 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6873.2-6927.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 6689 ],
            "Co": [ 6435 ],
            "E1BEG": [ 6690, 6691, 6692, 6693 ],
            "E1END": [ 3374, 3375, 3376, 3377 ],
            "E2BEG": [ 6694, 6695, 6696, 6697, 6698, 6699, 6700, 6701 ],
            "E2BEGb": [ 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709 ],
            "E2END": [ 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393 ],
            "E2MID": [ 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385 ],
            "E6BEG": [ 6710, 6711, 6712, 6713, 6714, 6715, 6716, 6717, 6718, 6719, 6720, 6721 ],
            "E6END": [ 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405 ],
            "EE4BEG": [ 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733, 6734, 6735, 6736, 6737 ],
            "EE4END": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
            "FrameData": [ 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453 ],
            "FrameData_O": [ 6738, 6739, 6740, 6741, 6742, 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750, 6751, 6752, 6753, 6754, 6755, 6756, 6757, 6758, 6759, 6760, 6761, 6762, 6763, 6764, 6765, 6766, 6767, 6768, 6769 ],
            "FrameStrobe": [ 6770, 6771, 6772, 6773, 6774, 6775, 6776, 6777, 6778, 6779, 6780, 6781, 6782, 6783, 6784, 6785, 6786, 6787, 6788, 6789 ],
            "FrameStrobe_O": [ 6516, 6517, 6518, 6519, 6520, 6521, 6522, 6523, 6524, 6525, 6526, 6527, 6528, 6529, 6530, 6531, 6532, 6533, 6534, 6535 ],
            "N1BEG": [ 6536, 6537, 6538, 6539 ],
            "N1END": [ 6790, 6791, 6792, 6793 ],
            "N2BEG": [ 6548, 6549, 6550, 6551, 6552, 6553, 6554, 6555 ],
            "N2BEGb": [ 6540, 6541, 6542, 6543, 6544, 6545, 6546, 6547 ],
            "N2END": [ 6794, 6795, 6796, 6797, 6798, 6799, 6800, 6801 ],
            "N2MID": [ 6802, 6803, 6804, 6805, 6806, 6807, 6808, 6809 ],
            "N4BEG": [ 6556, 6557, 6558, 6559, 6560, 6561, 6562, 6563, 6564, 6565, 6566, 6567, 6568, 6569, 6570, 6571 ],
            "N4END": [ 6810, 6811, 6812, 6813, 6814, 6815, 6816, 6817, 6818, 6819, 6820, 6821, 6822, 6823, 6824, 6825 ],
            "NN4BEG": [ 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581, 6582, 6583, 6584, 6585, 6586, 6587 ],
            "NN4END": [ 6826, 6827, 6828, 6829, 6830, 6831, 6832, 6833, 6834, 6835, 6836, 6837, 6838, 6839, 6840, 6841 ],
            "S1BEG": [ 6842, 6843, 6844, 6845 ],
            "S1END": [ 6588, 6589, 6590, 6591 ],
            "S2BEG": [ 6846, 6847, 6848, 6849, 6850, 6851, 6852, 6853 ],
            "S2BEGb": [ 6854, 6855, 6856, 6857, 6858, 6859, 6860, 6861 ],
            "S2END": [ 6600, 6601, 6602, 6603, 6604, 6605, 6606, 6607 ],
            "S2MID": [ 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599 ],
            "S4BEG": [ 6862, 6863, 6864, 6865, 6866, 6867, 6868, 6869, 6870, 6871, 6872, 6873, 6874, 6875, 6876, 6877 ],
            "S4END": [ 6608, 6609, 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618, 6619, 6620, 6621, 6622, 6623 ],
            "SS4BEG": [ 6878, 6879, 6880, 6881, 6882, 6883, 6884, 6885, 6886, 6887, 6888, 6889, 6890, 6891, 6892, 6893 ],
            "SS4END": [ 6624, 6625, 6626, 6627, 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636, 6637, 6638, 6639 ],
            "UserCLK": [ 6894 ],
            "UserCLKo": [ 6640 ],
            "W1BEG": [ 3475, 3476, 3477, 3478 ],
            "W1END": [ 6895, 6896, 6897, 6898 ],
            "W2BEG": [ 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494 ],
            "W2BEGb": [ 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486 ],
            "W2END": [ 6899, 6900, 6901, 6902, 6903, 6904, 6905, 6906 ],
            "W2MID": [ 6907, 6908, 6909, 6910, 6911, 6912, 6913, 6914 ],
            "W6BEG": [ 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506 ],
            "W6END": [ 6915, 6916, 6917, 6918, 6919, 6920, 6921, 6922, 6923, 6924, 6925, 6926 ],
            "WW4BEG": [ 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522 ],
            "WW4END": [ 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934, 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7536.2-7590.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 6943 ],
            "Co": [ 6689 ],
            "E1BEG": [ 6944, 6945, 6946, 6947 ],
            "E1END": [ 3531, 3532, 3533, 3534 ],
            "E2BEG": [ 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955 ],
            "E2BEGb": [ 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963 ],
            "E2END": [ 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550 ],
            "E2MID": [ 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542 ],
            "E6BEG": [ 6964, 6965, 6966, 6967, 6968, 6969, 6970, 6971, 6972, 6973, 6974, 6975 ],
            "E6END": [ 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562 ],
            "EE4BEG": [ 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991 ],
            "EE4END": [ 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578 ],
            "FrameData": [ 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610 ],
            "FrameData_O": [ 6992, 6993, 6994, 6995, 6996, 6997, 6998, 6999, 7000, 7001, 7002, 7003, 7004, 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012, 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020, 7021, 7022, 7023 ],
            "FrameStrobe": [ 7024, 7025, 7026, 7027, 7028, 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043 ],
            "FrameStrobe_O": [ 6770, 6771, 6772, 6773, 6774, 6775, 6776, 6777, 6778, 6779, 6780, 6781, 6782, 6783, 6784, 6785, 6786, 6787, 6788, 6789 ],
            "N1BEG": [ 6790, 6791, 6792, 6793 ],
            "N1END": [ 7044, 7045, 7046, 7047 ],
            "N2BEG": [ 6802, 6803, 6804, 6805, 6806, 6807, 6808, 6809 ],
            "N2BEGb": [ 6794, 6795, 6796, 6797, 6798, 6799, 6800, 6801 ],
            "N2END": [ 7048, 7049, 7050, 7051, 7052, 7053, 7054, 7055 ],
            "N2MID": [ 7056, 7057, 7058, 7059, 7060, 7061, 7062, 7063 ],
            "N4BEG": [ 6810, 6811, 6812, 6813, 6814, 6815, 6816, 6817, 6818, 6819, 6820, 6821, 6822, 6823, 6824, 6825 ],
            "N4END": [ 7064, 7065, 7066, 7067, 7068, 7069, 7070, 7071, 7072, 7073, 7074, 7075, 7076, 7077, 7078, 7079 ],
            "NN4BEG": [ 6826, 6827, 6828, 6829, 6830, 6831, 6832, 6833, 6834, 6835, 6836, 6837, 6838, 6839, 6840, 6841 ],
            "NN4END": [ 7080, 7081, 7082, 7083, 7084, 7085, 7086, 7087, 7088, 7089, 7090, 7091, 7092, 7093, 7094, 7095 ],
            "S1BEG": [ 7096, 7097, 7098, 7099 ],
            "S1END": [ 6842, 6843, 6844, 6845 ],
            "S2BEG": [ 7100, 7101, 7102, 7103, 7104, 7105, 7106, 7107 ],
            "S2BEGb": [ 7108, 7109, 7110, 7111, 7112, 7113, 7114, 7115 ],
            "S2END": [ 6854, 6855, 6856, 6857, 6858, 6859, 6860, 6861 ],
            "S2MID": [ 6846, 6847, 6848, 6849, 6850, 6851, 6852, 6853 ],
            "S4BEG": [ 7116, 7117, 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, 7127, 7128, 7129, 7130, 7131 ],
            "S4END": [ 6862, 6863, 6864, 6865, 6866, 6867, 6868, 6869, 6870, 6871, 6872, 6873, 6874, 6875, 6876, 6877 ],
            "SS4BEG": [ 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145, 7146, 7147 ],
            "SS4END": [ 6878, 6879, 6880, 6881, 6882, 6883, 6884, 6885, 6886, 6887, 6888, 6889, 6890, 6891, 6892, 6893 ],
            "UserCLK": [ 7148 ],
            "UserCLKo": [ 6894 ],
            "W1BEG": [ 3632, 3633, 3634, 3635 ],
            "W1END": [ 7149, 7150, 7151, 7152 ],
            "W2BEG": [ 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651 ],
            "W2BEGb": [ 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643 ],
            "W2END": [ 7153, 7154, 7155, 7156, 7157, 7158, 7159, 7160 ],
            "W2MID": [ 7161, 7162, 7163, 7164, 7165, 7166, 7167, 7168 ],
            "W6BEG": [ 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663 ],
            "W6END": [ 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 7178, 7179, 7180 ],
            "WW4BEG": [ 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679 ],
            "WW4END": [ 7181, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194, 7195, 7196 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8115.2-8169.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 7197 ],
            "Co": [ 6943 ],
            "E1BEG": [ 7198, 7199, 7200, 7201 ],
            "E1END": [ 3688, 3689, 3690, 3691 ],
            "E2BEG": [ 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209 ],
            "E2BEGb": [ 7210, 7211, 7212, 7213, 7214, 7215, 7216, 7217 ],
            "E2END": [ 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
            "E2MID": [ 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699 ],
            "E6BEG": [ 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226, 7227, 7228, 7229 ],
            "E6END": [ 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719 ],
            "EE4BEG": [ 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245 ],
            "EE4END": [ 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735 ],
            "FrameData": [ 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767 ],
            "FrameData_O": [ 7246, 7247, 7248, 7249, 7250, 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258, 7259, 7260, 7261, 7262, 7263, 7264, 7265, 7266, 7267, 7268, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277 ],
            "FrameStrobe": [ 7278, 7279, 7280, 7281, 7282, 7283, 7284, 7285, 7286, 7287, 7288, 7289, 7290, 7291, 7292, 7293, 7294, 7295, 7296, 7297 ],
            "FrameStrobe_O": [ 7024, 7025, 7026, 7027, 7028, 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043 ],
            "N1BEG": [ 7044, 7045, 7046, 7047 ],
            "N1END": [ 7298, 7299, 7300, 7301 ],
            "N2BEG": [ 7056, 7057, 7058, 7059, 7060, 7061, 7062, 7063 ],
            "N2BEGb": [ 7048, 7049, 7050, 7051, 7052, 7053, 7054, 7055 ],
            "N2END": [ 7302, 7303, 7304, 7305, 7306, 7307, 7308, 7309 ],
            "N2MID": [ 7310, 7311, 7312, 7313, 7314, 7315, 7316, 7317 ],
            "N4BEG": [ 7064, 7065, 7066, 7067, 7068, 7069, 7070, 7071, 7072, 7073, 7074, 7075, 7076, 7077, 7078, 7079 ],
            "N4END": [ 7318, 7319, 7320, 7321, 7322, 7323, 7324, 7325, 7326, 7327, 7328, 7329, 7330, 7331, 7332, 7333 ],
            "NN4BEG": [ 7080, 7081, 7082, 7083, 7084, 7085, 7086, 7087, 7088, 7089, 7090, 7091, 7092, 7093, 7094, 7095 ],
            "NN4END": [ 7334, 7335, 7336, 7337, 7338, 7339, 7340, 7341, 7342, 7343, 7344, 7345, 7346, 7347, 7348, 7349 ],
            "S1BEG": [ 7350, 7351, 7352, 7353 ],
            "S1END": [ 7096, 7097, 7098, 7099 ],
            "S2BEG": [ 7354, 7355, 7356, 7357, 7358, 7359, 7360, 7361 ],
            "S2BEGb": [ 7362, 7363, 7364, 7365, 7366, 7367, 7368, 7369 ],
            "S2END": [ 7108, 7109, 7110, 7111, 7112, 7113, 7114, 7115 ],
            "S2MID": [ 7100, 7101, 7102, 7103, 7104, 7105, 7106, 7107 ],
            "S4BEG": [ 7370, 7371, 7372, 7373, 7374, 7375, 7376, 7377, 7378, 7379, 7380, 7381, 7382, 7383, 7384, 7385 ],
            "S4END": [ 7116, 7117, 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, 7127, 7128, 7129, 7130, 7131 ],
            "SS4BEG": [ 7386, 7387, 7388, 7389, 7390, 7391, 7392, 7393, 7394, 7395, 7396, 7397, 7398, 7399, 7400, 7401 ],
            "SS4END": [ 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145, 7146, 7147 ],
            "UserCLK": [ 7402 ],
            "UserCLKo": [ 7148 ],
            "W1BEG": [ 3789, 3790, 3791, 3792 ],
            "W1END": [ 7403, 7404, 7405, 7406 ],
            "W2BEG": [ 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808 ],
            "W2BEGb": [ 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800 ],
            "W2END": [ 7407, 7408, 7409, 7410, 7411, 7412, 7413, 7414 ],
            "W2MID": [ 7415, 7416, 7417, 7418, 7419, 7420, 7421, 7422 ],
            "W6BEG": [ 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820 ],
            "W6END": [ 7423, 7424, 7425, 7426, 7427, 7428, 7429, 7430, 7431, 7432, 7433, 7434 ],
            "WW4BEG": [ 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836 ],
            "WW4END": [ 7435, 7436, 7437, 7438, 7439, 7440, 7441, 7442, 7443, 7444, 7445, 7446, 7447, 7448, 7449, 7450 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8778.2-8832.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 7451 ],
            "Co": [ 7197 ],
            "E1BEG": [ 7452, 7453, 7454, 7455 ],
            "E1END": [ 3845, 3846, 3847, 3848 ],
            "E2BEG": [ 7456, 7457, 7458, 7459, 7460, 7461, 7462, 7463 ],
            "E2BEGb": [ 7464, 7465, 7466, 7467, 7468, 7469, 7470, 7471 ],
            "E2END": [ 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864 ],
            "E2MID": [ 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856 ],
            "E6BEG": [ 7472, 7473, 7474, 7475, 7476, 7477, 7478, 7479, 7480, 7481, 7482, 7483 ],
            "E6END": [ 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876 ],
            "EE4BEG": [ 7484, 7485, 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499 ],
            "EE4END": [ 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892 ],
            "FrameData": [ 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924 ],
            "FrameData_O": [ 7500, 7501, 7502, 7503, 7504, 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512, 7513, 7514, 7515, 7516, 7517, 7518, 7519, 7520, 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531 ],
            "FrameStrobe": [ 7532, 7533, 7534, 7535, 7536, 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 7550, 7551 ],
            "FrameStrobe_O": [ 7278, 7279, 7280, 7281, 7282, 7283, 7284, 7285, 7286, 7287, 7288, 7289, 7290, 7291, 7292, 7293, 7294, 7295, 7296, 7297 ],
            "N1BEG": [ 7298, 7299, 7300, 7301 ],
            "N1END": [ 7552, 7553, 7554, 7555 ],
            "N2BEG": [ 7310, 7311, 7312, 7313, 7314, 7315, 7316, 7317 ],
            "N2BEGb": [ 7302, 7303, 7304, 7305, 7306, 7307, 7308, 7309 ],
            "N2END": [ 7556, 7557, 7558, 7559, 7560, 7561, 7562, 7563 ],
            "N2MID": [ 7564, 7565, 7566, 7567, 7568, 7569, 7570, 7571 ],
            "N4BEG": [ 7318, 7319, 7320, 7321, 7322, 7323, 7324, 7325, 7326, 7327, 7328, 7329, 7330, 7331, 7332, 7333 ],
            "N4END": [ 7572, 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 7582, 7583, 7584, 7585, 7586, 7587 ],
            "NN4BEG": [ 7334, 7335, 7336, 7337, 7338, 7339, 7340, 7341, 7342, 7343, 7344, 7345, 7346, 7347, 7348, 7349 ],
            "NN4END": [ 7588, 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 7598, 7599, 7600, 7601, 7602, 7603 ],
            "S1BEG": [ 7604, 7605, 7606, 7607 ],
            "S1END": [ 7350, 7351, 7352, 7353 ],
            "S2BEG": [ 7608, 7609, 7610, 7611, 7612, 7613, 7614, 7615 ],
            "S2BEGb": [ 7616, 7617, 7618, 7619, 7620, 7621, 7622, 7623 ],
            "S2END": [ 7362, 7363, 7364, 7365, 7366, 7367, 7368, 7369 ],
            "S2MID": [ 7354, 7355, 7356, 7357, 7358, 7359, 7360, 7361 ],
            "S4BEG": [ 7624, 7625, 7626, 7627, 7628, 7629, 7630, 7631, 7632, 7633, 7634, 7635, 7636, 7637, 7638, 7639 ],
            "S4END": [ 7370, 7371, 7372, 7373, 7374, 7375, 7376, 7377, 7378, 7379, 7380, 7381, 7382, 7383, 7384, 7385 ],
            "SS4BEG": [ 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7648, 7649, 7650, 7651, 7652, 7653, 7654, 7655 ],
            "SS4END": [ 7386, 7387, 7388, 7389, 7390, 7391, 7392, 7393, 7394, 7395, 7396, 7397, 7398, 7399, 7400, 7401 ],
            "UserCLK": [ 7656 ],
            "UserCLKo": [ 7402 ],
            "W1BEG": [ 3946, 3947, 3948, 3949 ],
            "W1END": [ 7657, 7658, 7659, 7660 ],
            "W2BEG": [ 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965 ],
            "W2BEGb": [ 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957 ],
            "W2END": [ 7661, 7662, 7663, 7664, 7665, 7666, 7667, 7668 ],
            "W2MID": [ 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676 ],
            "W6BEG": [ 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977 ],
            "W6END": [ 7677, 7678, 7679, 7680, 7681, 7682, 7683, 7684, 7685, 7686, 7687, 7688 ],
            "WW4BEG": [ 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993 ],
            "WW4END": [ 7689, 7690, 7691, 7692, 7693, 7694, 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9357.2-9411.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 4278 ],
            "Co": [ 7451 ],
            "E1BEG": [ 7705, 7706, 7707, 7708 ],
            "E1END": [ 4002, 4003, 4004, 4005 ],
            "E2BEG": [ 7709, 7710, 7711, 7712, 7713, 7714, 7715, 7716 ],
            "E2BEGb": [ 7717, 7718, 7719, 7720, 7721, 7722, 7723, 7724 ],
            "E2END": [ 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021 ],
            "E2MID": [ 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013 ],
            "E6BEG": [ 7725, 7726, 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736 ],
            "E6END": [ 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033 ],
            "EE4BEG": [ 7737, 7738, 7739, 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747, 7748, 7749, 7750, 7751, 7752 ],
            "EE4END": [ 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049 ],
            "FrameData": [ 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081 ],
            "FrameData_O": [ 7753, 7754, 7755, 7756, 7757, 7758, 7759, 7760, 7761, 7762, 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771, 7772, 7773, 7774, 7775, 7776, 7777, 7778, 7779, 7780, 7781, 7782, 7783, 7784 ],
            "FrameStrobe": [ 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398 ],
            "FrameStrobe_O": [ 7532, 7533, 7534, 7535, 7536, 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 7550, 7551 ],
            "N1BEG": [ 7552, 7553, 7554, 7555 ],
            "N1END": [ 4399, 4400, 4401, 4402 ],
            "N2BEG": [ 7564, 7565, 7566, 7567, 7568, 7569, 7570, 7571 ],
            "N2BEGb": [ 7556, 7557, 7558, 7559, 7560, 7561, 7562, 7563 ],
            "N2END": [ 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422 ],
            "N2MID": [ 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414 ],
            "N4BEG": [ 7572, 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 7582, 7583, 7584, 7585, 7586, 7587 ],
            "N4END": [ 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454 ],
            "NN4BEG": [ 7588, 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 7598, 7599, 7600, 7601, 7602, 7603 ],
            "NN4END": [ 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486 ],
            "S1BEG": [ 4507, 4508, 4509, 4510 ],
            "S1END": [ 7604, 7605, 7606, 7607 ],
            "S2BEG": [ 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542 ],
            "S2BEGb": [ 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534 ],
            "S2END": [ 7616, 7617, 7618, 7619, 7620, 7621, 7622, 7623 ],
            "S2MID": [ 7608, 7609, 7610, 7611, 7612, 7613, 7614, 7615 ],
            "S4BEG": [ 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574 ],
            "S4END": [ 7624, 7625, 7626, 7627, 7628, 7629, 7630, 7631, 7632, 7633, 7634, 7635, 7636, 7637, 7638, 7639 ],
            "SS4BEG": [ 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606 ],
            "SS4END": [ 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7648, 7649, 7650, 7651, 7652, 7653, 7654, 7655 ],
            "UserCLK": [ 4608 ],
            "UserCLKo": [ 7656 ],
            "W1BEG": [ 4082, 4083, 4084, 4085 ],
            "W1END": [ 7785, 7786, 7787, 7788 ],
            "W2BEG": [ 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101 ],
            "W2BEGb": [ 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093 ],
            "W2END": [ 7789, 7790, 7791, 7792, 7793, 7794, 7795, 7796 ],
            "W2MID": [ 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804 ],
            "W6BEG": [ 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113 ],
            "W6END": [ 7805, 7806, 7807, 7808, 7809, 7810, 7811, 7812, 7813, 7814, 7815, 7816 ],
            "WW4BEG": [ 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129 ],
            "WW4END": [ 7817, 7818, 7819, 7820, 7821, 7822, 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single": {
          "hide_name": 0,
          "type": "N_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_N_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4144.15-4165.2"
          },
          "port_directions": {
            "Ci": "input",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 7833 ],
            "FrameStrobe": [ 7834, 7835, 7836, 7837, 7838, 7839, 7840, 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848, 7849, 7850, 7851, 7852, 7853 ],
            "FrameStrobe_O": [ 7854, 7855, 7856, 7857, 7858, 7859, 7860, 7861, 7862, 7863, 7864, 7865, 7866, 7867, 7868, 7869, 7870, 7871, 7872, 7873 ],
            "N1END": [ 7874, 7875, 7876, 7877 ],
            "N2END": [ 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885 ],
            "N2MID": [ 7886, 7887, 7888, 7889, 7890, 7891, 7892, 7893 ],
            "N4END": [ 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906, 7907, 7908, 7909 ],
            "NN4END": [ 7910, 7911, 7912, 7913, 7914, 7915, 7916, 7917, 7918, 7919, 7920, 7921, 7922, 7923, 7924, 7925 ],
            "S1BEG": [ 7926, 7927, 7928, 7929 ],
            "S2BEG": [ 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937 ],
            "S2BEGb": [ 7938, 7939, 7940, 7941, 7942, 7943, 7944, 7945 ],
            "S4BEG": [ 7946, 7947, 7948, 7949, 7950, 7951, 7952, 7953, 7954, 7955, 7956, 7957, 7958, 7959, 7960, 7961 ],
            "SS4BEG": [ 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974, 7975, 7976, 7977 ],
            "UserCLK": [ 7978 ],
            "UserCLKo": [ 7979 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10083.2-10137.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 7980 ],
            "Co": [ 7981 ],
            "E1BEG": [ 7982, 7983, 7984, 7985 ],
            "E1END": [ 4279, 4280, 4281, 4282 ],
            "E2BEG": [ 7986, 7987, 7988, 7989, 7990, 7991, 7992, 7993 ],
            "E2BEGb": [ 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001 ],
            "E2END": [ 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298 ],
            "E2MID": [ 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290 ],
            "E6BEG": [ 8002, 8003, 8004, 8005, 8006, 8007, 8008, 8009, 8010, 8011, 8012, 8013 ],
            "E6END": [ 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310 ],
            "EE4BEG": [ 8014, 8015, 8016, 8017, 8018, 8019, 8020, 8021, 8022, 8023, 8024, 8025, 8026, 8027, 8028, 8029 ],
            "EE4END": [ 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326 ],
            "FrameData": [ 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
            "FrameData_O": [ 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042, 8043, 8044, 8045, 8046, 8047, 8048, 8049, 8050, 8051, 8052, 8053, 8054, 8055, 8056, 8057, 8058, 8059, 8060, 8061 ],
            "FrameStrobe": [ 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076, 8077, 8078, 8079, 8080, 8081 ],
            "FrameStrobe_O": [ 8082, 8083, 8084, 8085, 8086, 8087, 8088, 8089, 8090, 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101 ],
            "N1BEG": [ 8102, 8103, 8104, 8105 ],
            "N1END": [ 8106, 8107, 8108, 8109 ],
            "N2BEG": [ 8110, 8111, 8112, 8113, 8114, 8115, 8116, 8117 ],
            "N2BEGb": [ 8118, 8119, 8120, 8121, 8122, 8123, 8124, 8125 ],
            "N2END": [ 8126, 8127, 8128, 8129, 8130, 8131, 8132, 8133 ],
            "N2MID": [ 8134, 8135, 8136, 8137, 8138, 8139, 8140, 8141 ],
            "N4BEG": [ 8142, 8143, 8144, 8145, 8146, 8147, 8148, 8149, 8150, 8151, 8152, 8153, 8154, 8155, 8156, 8157 ],
            "N4END": [ 8158, 8159, 8160, 8161, 8162, 8163, 8164, 8165, 8166, 8167, 8168, 8169, 8170, 8171, 8172, 8173 ],
            "NN4BEG": [ 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189 ],
            "NN4END": [ 8190, 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199, 8200, 8201, 8202, 8203, 8204, 8205 ],
            "S1BEG": [ 8206, 8207, 8208, 8209 ],
            "S1END": [ 8210, 8211, 8212, 8213 ],
            "S2BEG": [ 8214, 8215, 8216, 8217, 8218, 8219, 8220, 8221 ],
            "S2BEGb": [ 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229 ],
            "S2END": [ 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237 ],
            "S2MID": [ 8238, 8239, 8240, 8241, 8242, 8243, 8244, 8245 ],
            "S4BEG": [ 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255, 8256, 8257, 8258, 8259, 8260, 8261 ],
            "S4END": [ 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271, 8272, 8273, 8274, 8275, 8276, 8277 ],
            "SS4BEG": [ 8278, 8279, 8280, 8281, 8282, 8283, 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291, 8292, 8293 ],
            "SS4END": [ 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307, 8308, 8309 ],
            "UserCLK": [ 8310 ],
            "UserCLKo": [ 8311 ],
            "W1BEG": [ 4609, 4610, 4611, 4612 ],
            "W1END": [ 8312, 8313, 8314, 8315 ],
            "W2BEG": [ 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628 ],
            "W2BEGb": [ 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620 ],
            "W2END": [ 8316, 8317, 8318, 8319, 8320, 8321, 8322, 8323 ],
            "W2MID": [ 8324, 8325, 8326, 8327, 8328, 8329, 8330, 8331 ],
            "W6BEG": [ 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640 ],
            "W6END": [ 8332, 8333, 8334, 8335, 8336, 8337, 8338, 8339, 8340, 8341, 8342, 8343 ],
            "WW4BEG": [ 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656 ],
            "WW4END": [ 8344, 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356, 8357, 8358, 8359 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10662.2-10716.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 8360 ],
            "Co": [ 7980 ],
            "E1BEG": [ 8361, 8362, 8363, 8364 ],
            "E1END": [ 4658, 4659, 4660, 4661 ],
            "E2BEG": [ 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372 ],
            "E2BEGb": [ 8373, 8374, 8375, 8376, 8377, 8378, 8379, 8380 ],
            "E2END": [ 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677 ],
            "E2MID": [ 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669 ],
            "E6BEG": [ 8381, 8382, 8383, 8384, 8385, 8386, 8387, 8388, 8389, 8390, 8391, 8392 ],
            "E6END": [ 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689 ],
            "EE4BEG": [ 8393, 8394, 8395, 8396, 8397, 8398, 8399, 8400, 8401, 8402, 8403, 8404, 8405, 8406, 8407, 8408 ],
            "EE4END": [ 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705 ],
            "FrameData": [ 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737 ],
            "FrameData_O": [ 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421, 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440 ],
            "FrameStrobe": [ 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453, 8454, 8455, 8456, 8457, 8458, 8459, 8460 ],
            "FrameStrobe_O": [ 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076, 8077, 8078, 8079, 8080, 8081 ],
            "N1BEG": [ 8106, 8107, 8108, 8109 ],
            "N1END": [ 8461, 8462, 8463, 8464 ],
            "N2BEG": [ 8134, 8135, 8136, 8137, 8138, 8139, 8140, 8141 ],
            "N2BEGb": [ 8126, 8127, 8128, 8129, 8130, 8131, 8132, 8133 ],
            "N2END": [ 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472 ],
            "N2MID": [ 8473, 8474, 8475, 8476, 8477, 8478, 8479, 8480 ],
            "N4BEG": [ 8158, 8159, 8160, 8161, 8162, 8163, 8164, 8165, 8166, 8167, 8168, 8169, 8170, 8171, 8172, 8173 ],
            "N4END": [ 8481, 8482, 8483, 8484, 8485, 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493, 8494, 8495, 8496 ],
            "NN4BEG": [ 8190, 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199, 8200, 8201, 8202, 8203, 8204, 8205 ],
            "NN4END": [ 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509, 8510, 8511, 8512 ],
            "S1BEG": [ 8513, 8514, 8515, 8516 ],
            "S1END": [ 8206, 8207, 8208, 8209 ],
            "S2BEG": [ 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524 ],
            "S2BEGb": [ 8525, 8526, 8527, 8528, 8529, 8530, 8531, 8532 ],
            "S2END": [ 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229 ],
            "S2MID": [ 8214, 8215, 8216, 8217, 8218, 8219, 8220, 8221 ],
            "S4BEG": [ 8533, 8534, 8535, 8536, 8537, 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545, 8546, 8547, 8548 ],
            "S4END": [ 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255, 8256, 8257, 8258, 8259, 8260, 8261 ],
            "SS4BEG": [ 8549, 8550, 8551, 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561, 8562, 8563, 8564 ],
            "SS4END": [ 8278, 8279, 8280, 8281, 8282, 8283, 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291, 8292, 8293 ],
            "UserCLK": [ 8565 ],
            "UserCLKo": [ 8310 ],
            "W1BEG": [ 4863, 4864, 4865, 4866 ],
            "W1END": [ 8566, 8567, 8568, 8569 ],
            "W2BEG": [ 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882 ],
            "W2BEGb": [ 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874 ],
            "W2END": [ 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577 ],
            "W2MID": [ 8578, 8579, 8580, 8581, 8582, 8583, 8584, 8585 ],
            "W6BEG": [ 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894 ],
            "W6END": [ 8586, 8587, 8588, 8589, 8590, 8591, 8592, 8593, 8594, 8595, 8596, 8597 ],
            "WW4BEG": [ 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910 ],
            "WW4END": [ 8598, 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610, 8611, 8612, 8613 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11325.2-11379.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 8614 ],
            "Co": [ 8360 ],
            "E1BEG": [ 8615, 8616, 8617, 8618 ],
            "E1END": [ 4912, 4913, 4914, 4915 ],
            "E2BEG": [ 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626 ],
            "E2BEGb": [ 8627, 8628, 8629, 8630, 8631, 8632, 8633, 8634 ],
            "E2END": [ 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931 ],
            "E2MID": [ 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923 ],
            "E6BEG": [ 8635, 8636, 8637, 8638, 8639, 8640, 8641, 8642, 8643, 8644, 8645, 8646 ],
            "E6END": [ 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943 ],
            "EE4BEG": [ 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658, 8659, 8660, 8661, 8662 ],
            "EE4END": [ 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959 ],
            "FrameData": [ 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991 ],
            "FrameData_O": [ 8663, 8664, 8665, 8666, 8667, 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676, 8677, 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685, 8686, 8687, 8688, 8689, 8690, 8691, 8692, 8693, 8694 ],
            "FrameStrobe": [ 8695, 8696, 8697, 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705, 8706, 8707, 8708, 8709, 8710, 8711, 8712, 8713, 8714 ],
            "FrameStrobe_O": [ 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453, 8454, 8455, 8456, 8457, 8458, 8459, 8460 ],
            "N1BEG": [ 8461, 8462, 8463, 8464 ],
            "N1END": [ 8715, 8716, 8717, 8718 ],
            "N2BEG": [ 8473, 8474, 8475, 8476, 8477, 8478, 8479, 8480 ],
            "N2BEGb": [ 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472 ],
            "N2END": [ 8719, 8720, 8721, 8722, 8723, 8724, 8725, 8726 ],
            "N2MID": [ 8727, 8728, 8729, 8730, 8731, 8732, 8733, 8734 ],
            "N4BEG": [ 8481, 8482, 8483, 8484, 8485, 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493, 8494, 8495, 8496 ],
            "N4END": [ 8735, 8736, 8737, 8738, 8739, 8740, 8741, 8742, 8743, 8744, 8745, 8746, 8747, 8748, 8749, 8750 ],
            "NN4BEG": [ 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509, 8510, 8511, 8512 ],
            "NN4END": [ 8751, 8752, 8753, 8754, 8755, 8756, 8757, 8758, 8759, 8760, 8761, 8762, 8763, 8764, 8765, 8766 ],
            "S1BEG": [ 8767, 8768, 8769, 8770 ],
            "S1END": [ 8513, 8514, 8515, 8516 ],
            "S2BEG": [ 8771, 8772, 8773, 8774, 8775, 8776, 8777, 8778 ],
            "S2BEGb": [ 8779, 8780, 8781, 8782, 8783, 8784, 8785, 8786 ],
            "S2END": [ 8525, 8526, 8527, 8528, 8529, 8530, 8531, 8532 ],
            "S2MID": [ 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524 ],
            "S4BEG": [ 8787, 8788, 8789, 8790, 8791, 8792, 8793, 8794, 8795, 8796, 8797, 8798, 8799, 8800, 8801, 8802 ],
            "S4END": [ 8533, 8534, 8535, 8536, 8537, 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545, 8546, 8547, 8548 ],
            "SS4BEG": [ 8803, 8804, 8805, 8806, 8807, 8808, 8809, 8810, 8811, 8812, 8813, 8814, 8815, 8816, 8817, 8818 ],
            "SS4END": [ 8549, 8550, 8551, 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561, 8562, 8563, 8564 ],
            "UserCLK": [ 8819 ],
            "UserCLKo": [ 8565 ],
            "W1BEG": [ 5117, 5118, 5119, 5120 ],
            "W1END": [ 8820, 8821, 8822, 8823 ],
            "W2BEG": [ 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136 ],
            "W2BEGb": [ 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128 ],
            "W2END": [ 8824, 8825, 8826, 8827, 8828, 8829, 8830, 8831 ],
            "W2MID": [ 8832, 8833, 8834, 8835, 8836, 8837, 8838, 8839 ],
            "W6BEG": [ 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148 ],
            "W6END": [ 8840, 8841, 8842, 8843, 8844, 8845, 8846, 8847, 8848, 8849, 8850, 8851 ],
            "WW4BEG": [ 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164 ],
            "WW4END": [ 8852, 8853, 8854, 8855, 8856, 8857, 8858, 8859, 8860, 8861, 8862, 8863, 8864, 8865, 8866, 8867 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11904.2-11958.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 8868 ],
            "Co": [ 8614 ],
            "E1BEG": [ 8869, 8870, 8871, 8872 ],
            "E1END": [ 5166, 5167, 5168, 5169 ],
            "E2BEG": [ 8873, 8874, 8875, 8876, 8877, 8878, 8879, 8880 ],
            "E2BEGb": [ 8881, 8882, 8883, 8884, 8885, 8886, 8887, 8888 ],
            "E2END": [ 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185 ],
            "E2MID": [ 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177 ],
            "E6BEG": [ 8889, 8890, 8891, 8892, 8893, 8894, 8895, 8896, 8897, 8898, 8899, 8900 ],
            "E6END": [ 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197 ],
            "EE4BEG": [ 8901, 8902, 8903, 8904, 8905, 8906, 8907, 8908, 8909, 8910, 8911, 8912, 8913, 8914, 8915, 8916 ],
            "EE4END": [ 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213 ],
            "FrameData": [ 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245 ],
            "FrameData_O": [ 8917, 8918, 8919, 8920, 8921, 8922, 8923, 8924, 8925, 8926, 8927, 8928, 8929, 8930, 8931, 8932, 8933, 8934, 8935, 8936, 8937, 8938, 8939, 8940, 8941, 8942, 8943, 8944, 8945, 8946, 8947, 8948 ],
            "FrameStrobe": [ 8949, 8950, 8951, 8952, 8953, 8954, 8955, 8956, 8957, 8958, 8959, 8960, 8961, 8962, 8963, 8964, 8965, 8966, 8967, 8968 ],
            "FrameStrobe_O": [ 8695, 8696, 8697, 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705, 8706, 8707, 8708, 8709, 8710, 8711, 8712, 8713, 8714 ],
            "N1BEG": [ 8715, 8716, 8717, 8718 ],
            "N1END": [ 8969, 8970, 8971, 8972 ],
            "N2BEG": [ 8727, 8728, 8729, 8730, 8731, 8732, 8733, 8734 ],
            "N2BEGb": [ 8719, 8720, 8721, 8722, 8723, 8724, 8725, 8726 ],
            "N2END": [ 8973, 8974, 8975, 8976, 8977, 8978, 8979, 8980 ],
            "N2MID": [ 8981, 8982, 8983, 8984, 8985, 8986, 8987, 8988 ],
            "N4BEG": [ 8735, 8736, 8737, 8738, 8739, 8740, 8741, 8742, 8743, 8744, 8745, 8746, 8747, 8748, 8749, 8750 ],
            "N4END": [ 8989, 8990, 8991, 8992, 8993, 8994, 8995, 8996, 8997, 8998, 8999, 9000, 9001, 9002, 9003, 9004 ],
            "NN4BEG": [ 8751, 8752, 8753, 8754, 8755, 8756, 8757, 8758, 8759, 8760, 8761, 8762, 8763, 8764, 8765, 8766 ],
            "NN4END": [ 9005, 9006, 9007, 9008, 9009, 9010, 9011, 9012, 9013, 9014, 9015, 9016, 9017, 9018, 9019, 9020 ],
            "S1BEG": [ 9021, 9022, 9023, 9024 ],
            "S1END": [ 8767, 8768, 8769, 8770 ],
            "S2BEG": [ 9025, 9026, 9027, 9028, 9029, 9030, 9031, 9032 ],
            "S2BEGb": [ 9033, 9034, 9035, 9036, 9037, 9038, 9039, 9040 ],
            "S2END": [ 8779, 8780, 8781, 8782, 8783, 8784, 8785, 8786 ],
            "S2MID": [ 8771, 8772, 8773, 8774, 8775, 8776, 8777, 8778 ],
            "S4BEG": [ 9041, 9042, 9043, 9044, 9045, 9046, 9047, 9048, 9049, 9050, 9051, 9052, 9053, 9054, 9055, 9056 ],
            "S4END": [ 8787, 8788, 8789, 8790, 8791, 8792, 8793, 8794, 8795, 8796, 8797, 8798, 8799, 8800, 8801, 8802 ],
            "SS4BEG": [ 9057, 9058, 9059, 9060, 9061, 9062, 9063, 9064, 9065, 9066, 9067, 9068, 9069, 9070, 9071, 9072 ],
            "SS4END": [ 8803, 8804, 8805, 8806, 8807, 8808, 8809, 8810, 8811, 8812, 8813, 8814, 8815, 8816, 8817, 8818 ],
            "UserCLK": [ 9073 ],
            "UserCLKo": [ 8819 ],
            "W1BEG": [ 5371, 5372, 5373, 5374 ],
            "W1END": [ 9074, 9075, 9076, 9077 ],
            "W2BEG": [ 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390 ],
            "W2BEGb": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382 ],
            "W2END": [ 9078, 9079, 9080, 9081, 9082, 9083, 9084, 9085 ],
            "W2MID": [ 9086, 9087, 9088, 9089, 9090, 9091, 9092, 9093 ],
            "W6BEG": [ 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402 ],
            "W6END": [ 9094, 9095, 9096, 9097, 9098, 9099, 9100, 9101, 9102, 9103, 9104, 9105 ],
            "WW4BEG": [ 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418 ],
            "WW4END": [ 9106, 9107, 9108, 9109, 9110, 9111, 9112, 9113, 9114, 9115, 9116, 9117, 9118, 9119, 9120, 9121 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12567.2-12621.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 9122 ],
            "Co": [ 8868 ],
            "E1BEG": [ 9123, 9124, 9125, 9126 ],
            "E1END": [ 5420, 5421, 5422, 5423 ],
            "E2BEG": [ 9127, 9128, 9129, 9130, 9131, 9132, 9133, 9134 ],
            "E2BEGb": [ 9135, 9136, 9137, 9138, 9139, 9140, 9141, 9142 ],
            "E2END": [ 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439 ],
            "E2MID": [ 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431 ],
            "E6BEG": [ 9143, 9144, 9145, 9146, 9147, 9148, 9149, 9150, 9151, 9152, 9153, 9154 ],
            "E6END": [ 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
            "EE4BEG": [ 9155, 9156, 9157, 9158, 9159, 9160, 9161, 9162, 9163, 9164, 9165, 9166, 9167, 9168, 9169, 9170 ],
            "EE4END": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467 ],
            "FrameData": [ 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499 ],
            "FrameData_O": [ 9171, 9172, 9173, 9174, 9175, 9176, 9177, 9178, 9179, 9180, 9181, 9182, 9183, 9184, 9185, 9186, 9187, 9188, 9189, 9190, 9191, 9192, 9193, 9194, 9195, 9196, 9197, 9198, 9199, 9200, 9201, 9202 ],
            "FrameStrobe": [ 9203, 9204, 9205, 9206, 9207, 9208, 9209, 9210, 9211, 9212, 9213, 9214, 9215, 9216, 9217, 9218, 9219, 9220, 9221, 9222 ],
            "FrameStrobe_O": [ 8949, 8950, 8951, 8952, 8953, 8954, 8955, 8956, 8957, 8958, 8959, 8960, 8961, 8962, 8963, 8964, 8965, 8966, 8967, 8968 ],
            "N1BEG": [ 8969, 8970, 8971, 8972 ],
            "N1END": [ 9223, 9224, 9225, 9226 ],
            "N2BEG": [ 8981, 8982, 8983, 8984, 8985, 8986, 8987, 8988 ],
            "N2BEGb": [ 8973, 8974, 8975, 8976, 8977, 8978, 8979, 8980 ],
            "N2END": [ 9227, 9228, 9229, 9230, 9231, 9232, 9233, 9234 ],
            "N2MID": [ 9235, 9236, 9237, 9238, 9239, 9240, 9241, 9242 ],
            "N4BEG": [ 8989, 8990, 8991, 8992, 8993, 8994, 8995, 8996, 8997, 8998, 8999, 9000, 9001, 9002, 9003, 9004 ],
            "N4END": [ 9243, 9244, 9245, 9246, 9247, 9248, 9249, 9250, 9251, 9252, 9253, 9254, 9255, 9256, 9257, 9258 ],
            "NN4BEG": [ 9005, 9006, 9007, 9008, 9009, 9010, 9011, 9012, 9013, 9014, 9015, 9016, 9017, 9018, 9019, 9020 ],
            "NN4END": [ 9259, 9260, 9261, 9262, 9263, 9264, 9265, 9266, 9267, 9268, 9269, 9270, 9271, 9272, 9273, 9274 ],
            "S1BEG": [ 9275, 9276, 9277, 9278 ],
            "S1END": [ 9021, 9022, 9023, 9024 ],
            "S2BEG": [ 9279, 9280, 9281, 9282, 9283, 9284, 9285, 9286 ],
            "S2BEGb": [ 9287, 9288, 9289, 9290, 9291, 9292, 9293, 9294 ],
            "S2END": [ 9033, 9034, 9035, 9036, 9037, 9038, 9039, 9040 ],
            "S2MID": [ 9025, 9026, 9027, 9028, 9029, 9030, 9031, 9032 ],
            "S4BEG": [ 9295, 9296, 9297, 9298, 9299, 9300, 9301, 9302, 9303, 9304, 9305, 9306, 9307, 9308, 9309, 9310 ],
            "S4END": [ 9041, 9042, 9043, 9044, 9045, 9046, 9047, 9048, 9049, 9050, 9051, 9052, 9053, 9054, 9055, 9056 ],
            "SS4BEG": [ 9311, 9312, 9313, 9314, 9315, 9316, 9317, 9318, 9319, 9320, 9321, 9322, 9323, 9324, 9325, 9326 ],
            "SS4END": [ 9057, 9058, 9059, 9060, 9061, 9062, 9063, 9064, 9065, 9066, 9067, 9068, 9069, 9070, 9071, 9072 ],
            "UserCLK": [ 9327 ],
            "UserCLKo": [ 9073 ],
            "W1BEG": [ 5625, 5626, 5627, 5628 ],
            "W1END": [ 9328, 9329, 9330, 9331 ],
            "W2BEG": [ 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644 ],
            "W2BEGb": [ 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636 ],
            "W2END": [ 9332, 9333, 9334, 9335, 9336, 9337, 9338, 9339 ],
            "W2MID": [ 9340, 9341, 9342, 9343, 9344, 9345, 9346, 9347 ],
            "W6BEG": [ 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654, 5655, 5656 ],
            "W6END": [ 9348, 9349, 9350, 9351, 9352, 9353, 9354, 9355, 9356, 9357, 9358, 9359 ],
            "WW4BEG": [ 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672 ],
            "WW4END": [ 9360, 9361, 9362, 9363, 9364, 9365, 9366, 9367, 9368, 9369, 9370, 9371, 9372, 9373, 9374, 9375 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single": {
          "hide_name": 0,
          "type": "S_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_S_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13058.15-13079.2"
          },
          "port_directions": {
            "Co": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Co": [ 9122 ],
            "FrameStrobe": [ 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131 ],
            "FrameStrobe_O": [ 9203, 9204, 9205, 9206, 9207, 9208, 9209, 9210, 9211, 9212, 9213, 9214, 9215, 9216, 9217, 9218, 9219, 9220, 9221, 9222 ],
            "N1BEG": [ 9223, 9224, 9225, 9226 ],
            "N2BEG": [ 9235, 9236, 9237, 9238, 9239, 9240, 9241, 9242 ],
            "N2BEGb": [ 9227, 9228, 9229, 9230, 9231, 9232, 9233, 9234 ],
            "N4BEG": [ 9243, 9244, 9245, 9246, 9247, 9248, 9249, 9250, 9251, 9252, 9253, 9254, 9255, 9256, 9257, 9258 ],
            "NN4BEG": [ 9259, 9260, 9261, 9262, 9263, 9264, 9265, 9266, 9267, 9268, 9269, 9270, 9271, 9272, 9273, 9274 ],
            "S1END": [ 9275, 9276, 9277, 9278 ],
            "S2END": [ 9287, 9288, 9289, 9290, 9291, 9292, 9293, 9294 ],
            "S2MID": [ 9279, 9280, 9281, 9282, 9283, 9284, 9285, 9286 ],
            "S4END": [ 9295, 9296, 9297, 9298, 9299, 9300, 9301, 9302, 9303, 9304, 9305, 9306, 9307, 9308, 9309, 9310 ],
            "SS4END": [ 9311, 9312, 9313, 9314, 9315, 9316, 9317, 9318, 9319, 9320, 9321, 9322, 9323, 9324, 9325, 9326 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 9327 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4452.2-4506.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 9376 ],
            "Co": [ 7833 ],
            "E1BEG": [ 9377, 9378, 9379, 9380 ],
            "E1END": [ 5674, 5675, 5676, 5677 ],
            "E2BEG": [ 9381, 9382, 9383, 9384, 9385, 9386, 9387, 9388 ],
            "E2BEGb": [ 9389, 9390, 9391, 9392, 9393, 9394, 9395, 9396 ],
            "E2END": [ 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693 ],
            "E2MID": [ 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685 ],
            "E6BEG": [ 9397, 9398, 9399, 9400, 9401, 9402, 9403, 9404, 9405, 9406, 9407, 9408 ],
            "E6END": [ 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705 ],
            "EE4BEG": [ 9409, 9410, 9411, 9412, 9413, 9414, 9415, 9416, 9417, 9418, 9419, 9420, 9421, 9422, 9423, 9424 ],
            "EE4END": [ 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721 ],
            "FrameData": [ 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753 ],
            "FrameData_O": [ 9425, 9426, 9427, 9428, 9429, 9430, 9431, 9432, 9433, 9434, 9435, 9436, 9437, 9438, 9439, 9440, 9441, 9442, 9443, 9444, 9445, 9446, 9447, 9448, 9449, 9450, 9451, 9452, 9453, 9454, 9455, 9456 ],
            "FrameStrobe": [ 9457, 9458, 9459, 9460, 9461, 9462, 9463, 9464, 9465, 9466, 9467, 9468, 9469, 9470, 9471, 9472, 9473, 9474, 9475, 9476 ],
            "FrameStrobe_O": [ 7834, 7835, 7836, 7837, 7838, 7839, 7840, 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848, 7849, 7850, 7851, 7852, 7853 ],
            "N1BEG": [ 7874, 7875, 7876, 7877 ],
            "N1END": [ 9477, 9478, 9479, 9480 ],
            "N2BEG": [ 7886, 7887, 7888, 7889, 7890, 7891, 7892, 7893 ],
            "N2BEGb": [ 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885 ],
            "N2END": [ 9481, 9482, 9483, 9484, 9485, 9486, 9487, 9488 ],
            "N2MID": [ 9489, 9490, 9491, 9492, 9493, 9494, 9495, 9496 ],
            "N4BEG": [ 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906, 7907, 7908, 7909 ],
            "N4END": [ 9497, 9498, 9499, 9500, 9501, 9502, 9503, 9504, 9505, 9506, 9507, 9508, 9509, 9510, 9511, 9512 ],
            "NN4BEG": [ 7910, 7911, 7912, 7913, 7914, 7915, 7916, 7917, 7918, 7919, 7920, 7921, 7922, 7923, 7924, 7925 ],
            "NN4END": [ 9513, 9514, 9515, 9516, 9517, 9518, 9519, 9520, 9521, 9522, 9523, 9524, 9525, 9526, 9527, 9528 ],
            "S1BEG": [ 9529, 9530, 9531, 9532 ],
            "S1END": [ 7926, 7927, 7928, 7929 ],
            "S2BEG": [ 9533, 9534, 9535, 9536, 9537, 9538, 9539, 9540 ],
            "S2BEGb": [ 9541, 9542, 9543, 9544, 9545, 9546, 9547, 9548 ],
            "S2END": [ 7938, 7939, 7940, 7941, 7942, 7943, 7944, 7945 ],
            "S2MID": [ 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937 ],
            "S4BEG": [ 9549, 9550, 9551, 9552, 9553, 9554, 9555, 9556, 9557, 9558, 9559, 9560, 9561, 9562, 9563, 9564 ],
            "S4END": [ 7946, 7947, 7948, 7949, 7950, 7951, 7952, 7953, 7954, 7955, 7956, 7957, 7958, 7959, 7960, 7961 ],
            "SS4BEG": [ 9565, 9566, 9567, 9568, 9569, 9570, 9571, 9572, 9573, 9574, 9575, 9576, 9577, 9578, 9579, 9580 ],
            "SS4END": [ 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974, 7975, 7976, 7977 ],
            "UserCLK": [ 9581 ],
            "UserCLKo": [ 7978 ],
            "W1BEG": [ 5879, 5880, 5881, 5882 ],
            "W1END": [ 9582, 9583, 9584, 9585 ],
            "W2BEG": [ 5891, 5892, 5893, 5894, 5895, 5896, 5897, 5898 ],
            "W2BEGb": [ 5883, 5884, 5885, 5886, 5887, 5888, 5889, 5890 ],
            "W2END": [ 9586, 9587, 9588, 9589, 9590, 9591, 9592, 9593 ],
            "W2MID": [ 9594, 9595, 9596, 9597, 9598, 9599, 9600, 9601 ],
            "W6BEG": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910 ],
            "W6END": [ 9602, 9603, 9604, 9605, 9606, 9607, 9608, 9609, 9610, 9611, 9612, 9613 ],
            "WW4BEG": [ 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926 ],
            "WW4END": [ 9614, 9615, 9616, 9617, 9618, 9619, 9620, 9621, 9622, 9623, 9624, 9625, 9626, 9627, 9628, 9629 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5115.2-5169.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 9630 ],
            "Co": [ 9376 ],
            "E1BEG": [ 9631, 9632, 9633, 9634 ],
            "E1END": [ 5928, 5929, 5930, 5931 ],
            "E2BEG": [ 9635, 9636, 9637, 9638, 9639, 9640, 9641, 9642 ],
            "E2BEGb": [ 9643, 9644, 9645, 9646, 9647, 9648, 9649, 9650 ],
            "E2END": [ 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947 ],
            "E2MID": [ 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939 ],
            "E6BEG": [ 9651, 9652, 9653, 9654, 9655, 9656, 9657, 9658, 9659, 9660, 9661, 9662 ],
            "E6END": [ 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958, 5959 ],
            "EE4BEG": [ 9663, 9664, 9665, 9666, 9667, 9668, 9669, 9670, 9671, 9672, 9673, 9674, 9675, 9676, 9677, 9678 ],
            "EE4END": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975 ],
            "FrameData": [ 5976, 5977, 5978, 5979, 5980, 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988, 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996, 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007 ],
            "FrameData_O": [ 9679, 9680, 9681, 9682, 9683, 9684, 9685, 9686, 9687, 9688, 9689, 9690, 9691, 9692, 9693, 9694, 9695, 9696, 9697, 9698, 9699, 9700, 9701, 9702, 9703, 9704, 9705, 9706, 9707, 9708, 9709, 9710 ],
            "FrameStrobe": [ 9711, 9712, 9713, 9714, 9715, 9716, 9717, 9718, 9719, 9720, 9721, 9722, 9723, 9724, 9725, 9726, 9727, 9728, 9729, 9730 ],
            "FrameStrobe_O": [ 9457, 9458, 9459, 9460, 9461, 9462, 9463, 9464, 9465, 9466, 9467, 9468, 9469, 9470, 9471, 9472, 9473, 9474, 9475, 9476 ],
            "N1BEG": [ 9477, 9478, 9479, 9480 ],
            "N1END": [ 9731, 9732, 9733, 9734 ],
            "N2BEG": [ 9489, 9490, 9491, 9492, 9493, 9494, 9495, 9496 ],
            "N2BEGb": [ 9481, 9482, 9483, 9484, 9485, 9486, 9487, 9488 ],
            "N2END": [ 9735, 9736, 9737, 9738, 9739, 9740, 9741, 9742 ],
            "N2MID": [ 9743, 9744, 9745, 9746, 9747, 9748, 9749, 9750 ],
            "N4BEG": [ 9497, 9498, 9499, 9500, 9501, 9502, 9503, 9504, 9505, 9506, 9507, 9508, 9509, 9510, 9511, 9512 ],
            "N4END": [ 9751, 9752, 9753, 9754, 9755, 9756, 9757, 9758, 9759, 9760, 9761, 9762, 9763, 9764, 9765, 9766 ],
            "NN4BEG": [ 9513, 9514, 9515, 9516, 9517, 9518, 9519, 9520, 9521, 9522, 9523, 9524, 9525, 9526, 9527, 9528 ],
            "NN4END": [ 9767, 9768, 9769, 9770, 9771, 9772, 9773, 9774, 9775, 9776, 9777, 9778, 9779, 9780, 9781, 9782 ],
            "S1BEG": [ 9783, 9784, 9785, 9786 ],
            "S1END": [ 9529, 9530, 9531, 9532 ],
            "S2BEG": [ 9787, 9788, 9789, 9790, 9791, 9792, 9793, 9794 ],
            "S2BEGb": [ 9795, 9796, 9797, 9798, 9799, 9800, 9801, 9802 ],
            "S2END": [ 9541, 9542, 9543, 9544, 9545, 9546, 9547, 9548 ],
            "S2MID": [ 9533, 9534, 9535, 9536, 9537, 9538, 9539, 9540 ],
            "S4BEG": [ 9803, 9804, 9805, 9806, 9807, 9808, 9809, 9810, 9811, 9812, 9813, 9814, 9815, 9816, 9817, 9818 ],
            "S4END": [ 9549, 9550, 9551, 9552, 9553, 9554, 9555, 9556, 9557, 9558, 9559, 9560, 9561, 9562, 9563, 9564 ],
            "SS4BEG": [ 9819, 9820, 9821, 9822, 9823, 9824, 9825, 9826, 9827, 9828, 9829, 9830, 9831, 9832, 9833, 9834 ],
            "SS4END": [ 9565, 9566, 9567, 9568, 9569, 9570, 9571, 9572, 9573, 9574, 9575, 9576, 9577, 9578, 9579, 9580 ],
            "UserCLK": [ 9835 ],
            "UserCLKo": [ 9581 ],
            "W1BEG": [ 6133, 6134, 6135, 6136 ],
            "W1END": [ 9836, 9837, 9838, 9839 ],
            "W2BEG": [ 6145, 6146, 6147, 6148, 6149, 6150, 6151, 6152 ],
            "W2BEGb": [ 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144 ],
            "W2END": [ 9840, 9841, 9842, 9843, 9844, 9845, 9846, 9847 ],
            "W2MID": [ 9848, 9849, 9850, 9851, 9852, 9853, 9854, 9855 ],
            "W6BEG": [ 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162, 6163, 6164 ],
            "W6END": [ 9856, 9857, 9858, 9859, 9860, 9861, 9862, 9863, 9864, 9865, 9866, 9867 ],
            "WW4BEG": [ 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178, 6179, 6180 ],
            "WW4END": [ 9868, 9869, 9870, 9871, 9872, 9873, 9874, 9875, 9876, 9877, 9878, 9879, 9880, 9881, 9882, 9883 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5694.2-5748.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 9884 ],
            "Co": [ 9630 ],
            "E1BEG": [ 9885, 9886, 9887, 9888 ],
            "E1END": [ 6182, 6183, 6184, 6185 ],
            "E2BEG": [ 9889, 9890, 9891, 9892, 9893, 9894, 9895, 9896 ],
            "E2BEGb": [ 9897, 9898, 9899, 9900, 9901, 9902, 9903, 9904 ],
            "E2END": [ 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201 ],
            "E2MID": [ 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193 ],
            "E6BEG": [ 9905, 9906, 9907, 9908, 9909, 9910, 9911, 9912, 9913, 9914, 9915, 9916 ],
            "E6END": [ 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213 ],
            "EE4BEG": [ 9917, 9918, 9919, 9920, 9921, 9922, 9923, 9924, 9925, 9926, 9927, 9928, 9929, 9930, 9931, 9932 ],
            "EE4END": [ 6214, 6215, 6216, 6217, 6218, 6219, 6220, 6221, 6222, 6223, 6224, 6225, 6226, 6227, 6228, 6229 ],
            "FrameData": [ 6230, 6231, 6232, 6233, 6234, 6235, 6236, 6237, 6238, 6239, 6240, 6241, 6242, 6243, 6244, 6245, 6246, 6247, 6248, 6249, 6250, 6251, 6252, 6253, 6254, 6255, 6256, 6257, 6258, 6259, 6260, 6261 ],
            "FrameData_O": [ 9933, 9934, 9935, 9936, 9937, 9938, 9939, 9940, 9941, 9942, 9943, 9944, 9945, 9946, 9947, 9948, 9949, 9950, 9951, 9952, 9953, 9954, 9955, 9956, 9957, 9958, 9959, 9960, 9961, 9962, 9963, 9964 ],
            "FrameStrobe": [ 9965, 9966, 9967, 9968, 9969, 9970, 9971, 9972, 9973, 9974, 9975, 9976, 9977, 9978, 9979, 9980, 9981, 9982, 9983, 9984 ],
            "FrameStrobe_O": [ 9711, 9712, 9713, 9714, 9715, 9716, 9717, 9718, 9719, 9720, 9721, 9722, 9723, 9724, 9725, 9726, 9727, 9728, 9729, 9730 ],
            "N1BEG": [ 9731, 9732, 9733, 9734 ],
            "N1END": [ 9985, 9986, 9987, 9988 ],
            "N2BEG": [ 9743, 9744, 9745, 9746, 9747, 9748, 9749, 9750 ],
            "N2BEGb": [ 9735, 9736, 9737, 9738, 9739, 9740, 9741, 9742 ],
            "N2END": [ 9989, 9990, 9991, 9992, 9993, 9994, 9995, 9996 ],
            "N2MID": [ 9997, 9998, 9999, 10000, 10001, 10002, 10003, 10004 ],
            "N4BEG": [ 9751, 9752, 9753, 9754, 9755, 9756, 9757, 9758, 9759, 9760, 9761, 9762, 9763, 9764, 9765, 9766 ],
            "N4END": [ 10005, 10006, 10007, 10008, 10009, 10010, 10011, 10012, 10013, 10014, 10015, 10016, 10017, 10018, 10019, 10020 ],
            "NN4BEG": [ 9767, 9768, 9769, 9770, 9771, 9772, 9773, 9774, 9775, 9776, 9777, 9778, 9779, 9780, 9781, 9782 ],
            "NN4END": [ 10021, 10022, 10023, 10024, 10025, 10026, 10027, 10028, 10029, 10030, 10031, 10032, 10033, 10034, 10035, 10036 ],
            "S1BEG": [ 10037, 10038, 10039, 10040 ],
            "S1END": [ 9783, 9784, 9785, 9786 ],
            "S2BEG": [ 10041, 10042, 10043, 10044, 10045, 10046, 10047, 10048 ],
            "S2BEGb": [ 10049, 10050, 10051, 10052, 10053, 10054, 10055, 10056 ],
            "S2END": [ 9795, 9796, 9797, 9798, 9799, 9800, 9801, 9802 ],
            "S2MID": [ 9787, 9788, 9789, 9790, 9791, 9792, 9793, 9794 ],
            "S4BEG": [ 10057, 10058, 10059, 10060, 10061, 10062, 10063, 10064, 10065, 10066, 10067, 10068, 10069, 10070, 10071, 10072 ],
            "S4END": [ 9803, 9804, 9805, 9806, 9807, 9808, 9809, 9810, 9811, 9812, 9813, 9814, 9815, 9816, 9817, 9818 ],
            "SS4BEG": [ 10073, 10074, 10075, 10076, 10077, 10078, 10079, 10080, 10081, 10082, 10083, 10084, 10085, 10086, 10087, 10088 ],
            "SS4END": [ 9819, 9820, 9821, 9822, 9823, 9824, 9825, 9826, 9827, 9828, 9829, 9830, 9831, 9832, 9833, 9834 ],
            "UserCLK": [ 10089 ],
            "UserCLKo": [ 9835 ],
            "W1BEG": [ 6387, 6388, 6389, 6390 ],
            "W1END": [ 10090, 10091, 10092, 10093 ],
            "W2BEG": [ 6399, 6400, 6401, 6402, 6403, 6404, 6405, 6406 ],
            "W2BEGb": [ 6391, 6392, 6393, 6394, 6395, 6396, 6397, 6398 ],
            "W2END": [ 10094, 10095, 10096, 10097, 10098, 10099, 10100, 10101 ],
            "W2MID": [ 10102, 10103, 10104, 10105, 10106, 10107, 10108, 10109 ],
            "W6BEG": [ 6407, 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416, 6417, 6418 ],
            "W6END": [ 10110, 10111, 10112, 10113, 10114, 10115, 10116, 10117, 10118, 10119, 10120, 10121 ],
            "WW4BEG": [ 6419, 6420, 6421, 6422, 6423, 6424, 6425, 6426, 6427, 6428, 6429, 6430, 6431, 6432, 6433, 6434 ],
            "WW4END": [ 10122, 10123, 10124, 10125, 10126, 10127, 10128, 10129, 10130, 10131, 10132, 10133, 10134, 10135, 10136, 10137 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6357.2-6411.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 10138 ],
            "Co": [ 9884 ],
            "E1BEG": [ 10139, 10140, 10141, 10142 ],
            "E1END": [ 6436, 6437, 6438, 6439 ],
            "E2BEG": [ 10143, 10144, 10145, 10146, 10147, 10148, 10149, 10150 ],
            "E2BEGb": [ 10151, 10152, 10153, 10154, 10155, 10156, 10157, 10158 ],
            "E2END": [ 6448, 6449, 6450, 6451, 6452, 6453, 6454, 6455 ],
            "E2MID": [ 6440, 6441, 6442, 6443, 6444, 6445, 6446, 6447 ],
            "E6BEG": [ 10159, 10160, 10161, 10162, 10163, 10164, 10165, 10166, 10167, 10168, 10169, 10170 ],
            "E6END": [ 6456, 6457, 6458, 6459, 6460, 6461, 6462, 6463, 6464, 6465, 6466, 6467 ],
            "EE4BEG": [ 10171, 10172, 10173, 10174, 10175, 10176, 10177, 10178, 10179, 10180, 10181, 10182, 10183, 10184, 10185, 10186 ],
            "EE4END": [ 6468, 6469, 6470, 6471, 6472, 6473, 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483 ],
            "FrameData": [ 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493, 6494, 6495, 6496, 6497, 6498, 6499, 6500, 6501, 6502, 6503, 6504, 6505, 6506, 6507, 6508, 6509, 6510, 6511, 6512, 6513, 6514, 6515 ],
            "FrameData_O": [ 10187, 10188, 10189, 10190, 10191, 10192, 10193, 10194, 10195, 10196, 10197, 10198, 10199, 10200, 10201, 10202, 10203, 10204, 10205, 10206, 10207, 10208, 10209, 10210, 10211, 10212, 10213, 10214, 10215, 10216, 10217, 10218 ],
            "FrameStrobe": [ 10219, 10220, 10221, 10222, 10223, 10224, 10225, 10226, 10227, 10228, 10229, 10230, 10231, 10232, 10233, 10234, 10235, 10236, 10237, 10238 ],
            "FrameStrobe_O": [ 9965, 9966, 9967, 9968, 9969, 9970, 9971, 9972, 9973, 9974, 9975, 9976, 9977, 9978, 9979, 9980, 9981, 9982, 9983, 9984 ],
            "N1BEG": [ 9985, 9986, 9987, 9988 ],
            "N1END": [ 10239, 10240, 10241, 10242 ],
            "N2BEG": [ 9997, 9998, 9999, 10000, 10001, 10002, 10003, 10004 ],
            "N2BEGb": [ 9989, 9990, 9991, 9992, 9993, 9994, 9995, 9996 ],
            "N2END": [ 10243, 10244, 10245, 10246, 10247, 10248, 10249, 10250 ],
            "N2MID": [ 10251, 10252, 10253, 10254, 10255, 10256, 10257, 10258 ],
            "N4BEG": [ 10005, 10006, 10007, 10008, 10009, 10010, 10011, 10012, 10013, 10014, 10015, 10016, 10017, 10018, 10019, 10020 ],
            "N4END": [ 10259, 10260, 10261, 10262, 10263, 10264, 10265, 10266, 10267, 10268, 10269, 10270, 10271, 10272, 10273, 10274 ],
            "NN4BEG": [ 10021, 10022, 10023, 10024, 10025, 10026, 10027, 10028, 10029, 10030, 10031, 10032, 10033, 10034, 10035, 10036 ],
            "NN4END": [ 10275, 10276, 10277, 10278, 10279, 10280, 10281, 10282, 10283, 10284, 10285, 10286, 10287, 10288, 10289, 10290 ],
            "S1BEG": [ 10291, 10292, 10293, 10294 ],
            "S1END": [ 10037, 10038, 10039, 10040 ],
            "S2BEG": [ 10295, 10296, 10297, 10298, 10299, 10300, 10301, 10302 ],
            "S2BEGb": [ 10303, 10304, 10305, 10306, 10307, 10308, 10309, 10310 ],
            "S2END": [ 10049, 10050, 10051, 10052, 10053, 10054, 10055, 10056 ],
            "S2MID": [ 10041, 10042, 10043, 10044, 10045, 10046, 10047, 10048 ],
            "S4BEG": [ 10311, 10312, 10313, 10314, 10315, 10316, 10317, 10318, 10319, 10320, 10321, 10322, 10323, 10324, 10325, 10326 ],
            "S4END": [ 10057, 10058, 10059, 10060, 10061, 10062, 10063, 10064, 10065, 10066, 10067, 10068, 10069, 10070, 10071, 10072 ],
            "SS4BEG": [ 10327, 10328, 10329, 10330, 10331, 10332, 10333, 10334, 10335, 10336, 10337, 10338, 10339, 10340, 10341, 10342 ],
            "SS4END": [ 10073, 10074, 10075, 10076, 10077, 10078, 10079, 10080, 10081, 10082, 10083, 10084, 10085, 10086, 10087, 10088 ],
            "UserCLK": [ 10343 ],
            "UserCLKo": [ 10089 ],
            "W1BEG": [ 6641, 6642, 6643, 6644 ],
            "W1END": [ 10344, 10345, 10346, 10347 ],
            "W2BEG": [ 6653, 6654, 6655, 6656, 6657, 6658, 6659, 6660 ],
            "W2BEGb": [ 6645, 6646, 6647, 6648, 6649, 6650, 6651, 6652 ],
            "W2END": [ 10348, 10349, 10350, 10351, 10352, 10353, 10354, 10355 ],
            "W2MID": [ 10356, 10357, 10358, 10359, 10360, 10361, 10362, 10363 ],
            "W6BEG": [ 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670, 6671, 6672 ],
            "W6END": [ 10364, 10365, 10366, 10367, 10368, 10369, 10370, 10371, 10372, 10373, 10374, 10375 ],
            "WW4BEG": [ 6673, 6674, 6675, 6676, 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686, 6687, 6688 ],
            "WW4END": [ 10376, 10377, 10378, 10379, 10380, 10381, 10382, 10383, 10384, 10385, 10386, 10387, 10388, 10389, 10390, 10391 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6936.2-6990.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 10392 ],
            "Co": [ 10138 ],
            "E1BEG": [ 10393, 10394, 10395, 10396 ],
            "E1END": [ 6690, 6691, 6692, 6693 ],
            "E2BEG": [ 10397, 10398, 10399, 10400, 10401, 10402, 10403, 10404 ],
            "E2BEGb": [ 10405, 10406, 10407, 10408, 10409, 10410, 10411, 10412 ],
            "E2END": [ 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709 ],
            "E2MID": [ 6694, 6695, 6696, 6697, 6698, 6699, 6700, 6701 ],
            "E6BEG": [ 10413, 10414, 10415, 10416, 10417, 10418, 10419, 10420, 10421, 10422, 10423, 10424 ],
            "E6END": [ 6710, 6711, 6712, 6713, 6714, 6715, 6716, 6717, 6718, 6719, 6720, 6721 ],
            "EE4BEG": [ 10425, 10426, 10427, 10428, 10429, 10430, 10431, 10432, 10433, 10434, 10435, 10436, 10437, 10438, 10439, 10440 ],
            "EE4END": [ 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733, 6734, 6735, 6736, 6737 ],
            "FrameData": [ 6738, 6739, 6740, 6741, 6742, 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750, 6751, 6752, 6753, 6754, 6755, 6756, 6757, 6758, 6759, 6760, 6761, 6762, 6763, 6764, 6765, 6766, 6767, 6768, 6769 ],
            "FrameData_O": [ 10441, 10442, 10443, 10444, 10445, 10446, 10447, 10448, 10449, 10450, 10451, 10452, 10453, 10454, 10455, 10456, 10457, 10458, 10459, 10460, 10461, 10462, 10463, 10464, 10465, 10466, 10467, 10468, 10469, 10470, 10471, 10472 ],
            "FrameStrobe": [ 10473, 10474, 10475, 10476, 10477, 10478, 10479, 10480, 10481, 10482, 10483, 10484, 10485, 10486, 10487, 10488, 10489, 10490, 10491, 10492 ],
            "FrameStrobe_O": [ 10219, 10220, 10221, 10222, 10223, 10224, 10225, 10226, 10227, 10228, 10229, 10230, 10231, 10232, 10233, 10234, 10235, 10236, 10237, 10238 ],
            "N1BEG": [ 10239, 10240, 10241, 10242 ],
            "N1END": [ 10493, 10494, 10495, 10496 ],
            "N2BEG": [ 10251, 10252, 10253, 10254, 10255, 10256, 10257, 10258 ],
            "N2BEGb": [ 10243, 10244, 10245, 10246, 10247, 10248, 10249, 10250 ],
            "N2END": [ 10497, 10498, 10499, 10500, 10501, 10502, 10503, 10504 ],
            "N2MID": [ 10505, 10506, 10507, 10508, 10509, 10510, 10511, 10512 ],
            "N4BEG": [ 10259, 10260, 10261, 10262, 10263, 10264, 10265, 10266, 10267, 10268, 10269, 10270, 10271, 10272, 10273, 10274 ],
            "N4END": [ 10513, 10514, 10515, 10516, 10517, 10518, 10519, 10520, 10521, 10522, 10523, 10524, 10525, 10526, 10527, 10528 ],
            "NN4BEG": [ 10275, 10276, 10277, 10278, 10279, 10280, 10281, 10282, 10283, 10284, 10285, 10286, 10287, 10288, 10289, 10290 ],
            "NN4END": [ 10529, 10530, 10531, 10532, 10533, 10534, 10535, 10536, 10537, 10538, 10539, 10540, 10541, 10542, 10543, 10544 ],
            "S1BEG": [ 10545, 10546, 10547, 10548 ],
            "S1END": [ 10291, 10292, 10293, 10294 ],
            "S2BEG": [ 10549, 10550, 10551, 10552, 10553, 10554, 10555, 10556 ],
            "S2BEGb": [ 10557, 10558, 10559, 10560, 10561, 10562, 10563, 10564 ],
            "S2END": [ 10303, 10304, 10305, 10306, 10307, 10308, 10309, 10310 ],
            "S2MID": [ 10295, 10296, 10297, 10298, 10299, 10300, 10301, 10302 ],
            "S4BEG": [ 10565, 10566, 10567, 10568, 10569, 10570, 10571, 10572, 10573, 10574, 10575, 10576, 10577, 10578, 10579, 10580 ],
            "S4END": [ 10311, 10312, 10313, 10314, 10315, 10316, 10317, 10318, 10319, 10320, 10321, 10322, 10323, 10324, 10325, 10326 ],
            "SS4BEG": [ 10581, 10582, 10583, 10584, 10585, 10586, 10587, 10588, 10589, 10590, 10591, 10592, 10593, 10594, 10595, 10596 ],
            "SS4END": [ 10327, 10328, 10329, 10330, 10331, 10332, 10333, 10334, 10335, 10336, 10337, 10338, 10339, 10340, 10341, 10342 ],
            "UserCLK": [ 10597 ],
            "UserCLKo": [ 10343 ],
            "W1BEG": [ 6895, 6896, 6897, 6898 ],
            "W1END": [ 10598, 10599, 10600, 10601 ],
            "W2BEG": [ 6907, 6908, 6909, 6910, 6911, 6912, 6913, 6914 ],
            "W2BEGb": [ 6899, 6900, 6901, 6902, 6903, 6904, 6905, 6906 ],
            "W2END": [ 10602, 10603, 10604, 10605, 10606, 10607, 10608, 10609 ],
            "W2MID": [ 10610, 10611, 10612, 10613, 10614, 10615, 10616, 10617 ],
            "W6BEG": [ 6915, 6916, 6917, 6918, 6919, 6920, 6921, 6922, 6923, 6924, 6925, 6926 ],
            "W6END": [ 10618, 10619, 10620, 10621, 10622, 10623, 10624, 10625, 10626, 10627, 10628, 10629 ],
            "WW4BEG": [ 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934, 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942 ],
            "WW4END": [ 10630, 10631, 10632, 10633, 10634, 10635, 10636, 10637, 10638, 10639, 10640, 10641, 10642, 10643, 10644, 10645 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7599.2-7653.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 10646 ],
            "Co": [ 10392 ],
            "E1BEG": [ 10647, 10648, 10649, 10650 ],
            "E1END": [ 6944, 6945, 6946, 6947 ],
            "E2BEG": [ 10651, 10652, 10653, 10654, 10655, 10656, 10657, 10658 ],
            "E2BEGb": [ 10659, 10660, 10661, 10662, 10663, 10664, 10665, 10666 ],
            "E2END": [ 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963 ],
            "E2MID": [ 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955 ],
            "E6BEG": [ 10667, 10668, 10669, 10670, 10671, 10672, 10673, 10674, 10675, 10676, 10677, 10678 ],
            "E6END": [ 6964, 6965, 6966, 6967, 6968, 6969, 6970, 6971, 6972, 6973, 6974, 6975 ],
            "EE4BEG": [ 10679, 10680, 10681, 10682, 10683, 10684, 10685, 10686, 10687, 10688, 10689, 10690, 10691, 10692, 10693, 10694 ],
            "EE4END": [ 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991 ],
            "FrameData": [ 6992, 6993, 6994, 6995, 6996, 6997, 6998, 6999, 7000, 7001, 7002, 7003, 7004, 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012, 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020, 7021, 7022, 7023 ],
            "FrameData_O": [ 10695, 10696, 10697, 10698, 10699, 10700, 10701, 10702, 10703, 10704, 10705, 10706, 10707, 10708, 10709, 10710, 10711, 10712, 10713, 10714, 10715, 10716, 10717, 10718, 10719, 10720, 10721, 10722, 10723, 10724, 10725, 10726 ],
            "FrameStrobe": [ 10727, 10728, 10729, 10730, 10731, 10732, 10733, 10734, 10735, 10736, 10737, 10738, 10739, 10740, 10741, 10742, 10743, 10744, 10745, 10746 ],
            "FrameStrobe_O": [ 10473, 10474, 10475, 10476, 10477, 10478, 10479, 10480, 10481, 10482, 10483, 10484, 10485, 10486, 10487, 10488, 10489, 10490, 10491, 10492 ],
            "N1BEG": [ 10493, 10494, 10495, 10496 ],
            "N1END": [ 10747, 10748, 10749, 10750 ],
            "N2BEG": [ 10505, 10506, 10507, 10508, 10509, 10510, 10511, 10512 ],
            "N2BEGb": [ 10497, 10498, 10499, 10500, 10501, 10502, 10503, 10504 ],
            "N2END": [ 10751, 10752, 10753, 10754, 10755, 10756, 10757, 10758 ],
            "N2MID": [ 10759, 10760, 10761, 10762, 10763, 10764, 10765, 10766 ],
            "N4BEG": [ 10513, 10514, 10515, 10516, 10517, 10518, 10519, 10520, 10521, 10522, 10523, 10524, 10525, 10526, 10527, 10528 ],
            "N4END": [ 10767, 10768, 10769, 10770, 10771, 10772, 10773, 10774, 10775, 10776, 10777, 10778, 10779, 10780, 10781, 10782 ],
            "NN4BEG": [ 10529, 10530, 10531, 10532, 10533, 10534, 10535, 10536, 10537, 10538, 10539, 10540, 10541, 10542, 10543, 10544 ],
            "NN4END": [ 10783, 10784, 10785, 10786, 10787, 10788, 10789, 10790, 10791, 10792, 10793, 10794, 10795, 10796, 10797, 10798 ],
            "S1BEG": [ 10799, 10800, 10801, 10802 ],
            "S1END": [ 10545, 10546, 10547, 10548 ],
            "S2BEG": [ 10803, 10804, 10805, 10806, 10807, 10808, 10809, 10810 ],
            "S2BEGb": [ 10811, 10812, 10813, 10814, 10815, 10816, 10817, 10818 ],
            "S2END": [ 10557, 10558, 10559, 10560, 10561, 10562, 10563, 10564 ],
            "S2MID": [ 10549, 10550, 10551, 10552, 10553, 10554, 10555, 10556 ],
            "S4BEG": [ 10819, 10820, 10821, 10822, 10823, 10824, 10825, 10826, 10827, 10828, 10829, 10830, 10831, 10832, 10833, 10834 ],
            "S4END": [ 10565, 10566, 10567, 10568, 10569, 10570, 10571, 10572, 10573, 10574, 10575, 10576, 10577, 10578, 10579, 10580 ],
            "SS4BEG": [ 10835, 10836, 10837, 10838, 10839, 10840, 10841, 10842, 10843, 10844, 10845, 10846, 10847, 10848, 10849, 10850 ],
            "SS4END": [ 10581, 10582, 10583, 10584, 10585, 10586, 10587, 10588, 10589, 10590, 10591, 10592, 10593, 10594, 10595, 10596 ],
            "UserCLK": [ 10851 ],
            "UserCLKo": [ 10597 ],
            "W1BEG": [ 7149, 7150, 7151, 7152 ],
            "W1END": [ 10852, 10853, 10854, 10855 ],
            "W2BEG": [ 7161, 7162, 7163, 7164, 7165, 7166, 7167, 7168 ],
            "W2BEGb": [ 7153, 7154, 7155, 7156, 7157, 7158, 7159, 7160 ],
            "W2END": [ 10856, 10857, 10858, 10859, 10860, 10861, 10862, 10863 ],
            "W2MID": [ 10864, 10865, 10866, 10867, 10868, 10869, 10870, 10871 ],
            "W6BEG": [ 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 7178, 7179, 7180 ],
            "W6END": [ 10872, 10873, 10874, 10875, 10876, 10877, 10878, 10879, 10880, 10881, 10882, 10883 ],
            "WW4BEG": [ 7181, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194, 7195, 7196 ],
            "WW4END": [ 10884, 10885, 10886, 10887, 10888, 10889, 10890, 10891, 10892, 10893, 10894, 10895, 10896, 10897, 10898, 10899 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8178.2-8232.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 10900 ],
            "Co": [ 10646 ],
            "E1BEG": [ 10901, 10902, 10903, 10904 ],
            "E1END": [ 7198, 7199, 7200, 7201 ],
            "E2BEG": [ 10905, 10906, 10907, 10908, 10909, 10910, 10911, 10912 ],
            "E2BEGb": [ 10913, 10914, 10915, 10916, 10917, 10918, 10919, 10920 ],
            "E2END": [ 7210, 7211, 7212, 7213, 7214, 7215, 7216, 7217 ],
            "E2MID": [ 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209 ],
            "E6BEG": [ 10921, 10922, 10923, 10924, 10925, 10926, 10927, 10928, 10929, 10930, 10931, 10932 ],
            "E6END": [ 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226, 7227, 7228, 7229 ],
            "EE4BEG": [ 10933, 10934, 10935, 10936, 10937, 10938, 10939, 10940, 10941, 10942, 10943, 10944, 10945, 10946, 10947, 10948 ],
            "EE4END": [ 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245 ],
            "FrameData": [ 7246, 7247, 7248, 7249, 7250, 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258, 7259, 7260, 7261, 7262, 7263, 7264, 7265, 7266, 7267, 7268, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277 ],
            "FrameData_O": [ 10949, 10950, 10951, 10952, 10953, 10954, 10955, 10956, 10957, 10958, 10959, 10960, 10961, 10962, 10963, 10964, 10965, 10966, 10967, 10968, 10969, 10970, 10971, 10972, 10973, 10974, 10975, 10976, 10977, 10978, 10979, 10980 ],
            "FrameStrobe": [ 10981, 10982, 10983, 10984, 10985, 10986, 10987, 10988, 10989, 10990, 10991, 10992, 10993, 10994, 10995, 10996, 10997, 10998, 10999, 11000 ],
            "FrameStrobe_O": [ 10727, 10728, 10729, 10730, 10731, 10732, 10733, 10734, 10735, 10736, 10737, 10738, 10739, 10740, 10741, 10742, 10743, 10744, 10745, 10746 ],
            "N1BEG": [ 10747, 10748, 10749, 10750 ],
            "N1END": [ 11001, 11002, 11003, 11004 ],
            "N2BEG": [ 10759, 10760, 10761, 10762, 10763, 10764, 10765, 10766 ],
            "N2BEGb": [ 10751, 10752, 10753, 10754, 10755, 10756, 10757, 10758 ],
            "N2END": [ 11005, 11006, 11007, 11008, 11009, 11010, 11011, 11012 ],
            "N2MID": [ 11013, 11014, 11015, 11016, 11017, 11018, 11019, 11020 ],
            "N4BEG": [ 10767, 10768, 10769, 10770, 10771, 10772, 10773, 10774, 10775, 10776, 10777, 10778, 10779, 10780, 10781, 10782 ],
            "N4END": [ 11021, 11022, 11023, 11024, 11025, 11026, 11027, 11028, 11029, 11030, 11031, 11032, 11033, 11034, 11035, 11036 ],
            "NN4BEG": [ 10783, 10784, 10785, 10786, 10787, 10788, 10789, 10790, 10791, 10792, 10793, 10794, 10795, 10796, 10797, 10798 ],
            "NN4END": [ 11037, 11038, 11039, 11040, 11041, 11042, 11043, 11044, 11045, 11046, 11047, 11048, 11049, 11050, 11051, 11052 ],
            "S1BEG": [ 11053, 11054, 11055, 11056 ],
            "S1END": [ 10799, 10800, 10801, 10802 ],
            "S2BEG": [ 11057, 11058, 11059, 11060, 11061, 11062, 11063, 11064 ],
            "S2BEGb": [ 11065, 11066, 11067, 11068, 11069, 11070, 11071, 11072 ],
            "S2END": [ 10811, 10812, 10813, 10814, 10815, 10816, 10817, 10818 ],
            "S2MID": [ 10803, 10804, 10805, 10806, 10807, 10808, 10809, 10810 ],
            "S4BEG": [ 11073, 11074, 11075, 11076, 11077, 11078, 11079, 11080, 11081, 11082, 11083, 11084, 11085, 11086, 11087, 11088 ],
            "S4END": [ 10819, 10820, 10821, 10822, 10823, 10824, 10825, 10826, 10827, 10828, 10829, 10830, 10831, 10832, 10833, 10834 ],
            "SS4BEG": [ 11089, 11090, 11091, 11092, 11093, 11094, 11095, 11096, 11097, 11098, 11099, 11100, 11101, 11102, 11103, 11104 ],
            "SS4END": [ 10835, 10836, 10837, 10838, 10839, 10840, 10841, 10842, 10843, 10844, 10845, 10846, 10847, 10848, 10849, 10850 ],
            "UserCLK": [ 11105 ],
            "UserCLKo": [ 10851 ],
            "W1BEG": [ 7403, 7404, 7405, 7406 ],
            "W1END": [ 11106, 11107, 11108, 11109 ],
            "W2BEG": [ 7415, 7416, 7417, 7418, 7419, 7420, 7421, 7422 ],
            "W2BEGb": [ 7407, 7408, 7409, 7410, 7411, 7412, 7413, 7414 ],
            "W2END": [ 11110, 11111, 11112, 11113, 11114, 11115, 11116, 11117 ],
            "W2MID": [ 11118, 11119, 11120, 11121, 11122, 11123, 11124, 11125 ],
            "W6BEG": [ 7423, 7424, 7425, 7426, 7427, 7428, 7429, 7430, 7431, 7432, 7433, 7434 ],
            "W6END": [ 11126, 11127, 11128, 11129, 11130, 11131, 11132, 11133, 11134, 11135, 11136, 11137 ],
            "WW4BEG": [ 7435, 7436, 7437, 7438, 7439, 7440, 7441, 7442, 7443, 7444, 7445, 7446, 7447, 7448, 7449, 7450 ],
            "WW4END": [ 11138, 11139, 11140, 11141, 11142, 11143, 11144, 11145, 11146, 11147, 11148, 11149, 11150, 11151, 11152, 11153 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8841.2-8895.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 11154 ],
            "Co": [ 10900 ],
            "E1BEG": [ 11155, 11156, 11157, 11158 ],
            "E1END": [ 7452, 7453, 7454, 7455 ],
            "E2BEG": [ 11159, 11160, 11161, 11162, 11163, 11164, 11165, 11166 ],
            "E2BEGb": [ 11167, 11168, 11169, 11170, 11171, 11172, 11173, 11174 ],
            "E2END": [ 7464, 7465, 7466, 7467, 7468, 7469, 7470, 7471 ],
            "E2MID": [ 7456, 7457, 7458, 7459, 7460, 7461, 7462, 7463 ],
            "E6BEG": [ 11175, 11176, 11177, 11178, 11179, 11180, 11181, 11182, 11183, 11184, 11185, 11186 ],
            "E6END": [ 7472, 7473, 7474, 7475, 7476, 7477, 7478, 7479, 7480, 7481, 7482, 7483 ],
            "EE4BEG": [ 11187, 11188, 11189, 11190, 11191, 11192, 11193, 11194, 11195, 11196, 11197, 11198, 11199, 11200, 11201, 11202 ],
            "EE4END": [ 7484, 7485, 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499 ],
            "FrameData": [ 7500, 7501, 7502, 7503, 7504, 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512, 7513, 7514, 7515, 7516, 7517, 7518, 7519, 7520, 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531 ],
            "FrameData_O": [ 11203, 11204, 11205, 11206, 11207, 11208, 11209, 11210, 11211, 11212, 11213, 11214, 11215, 11216, 11217, 11218, 11219, 11220, 11221, 11222, 11223, 11224, 11225, 11226, 11227, 11228, 11229, 11230, 11231, 11232, 11233, 11234 ],
            "FrameStrobe": [ 11235, 11236, 11237, 11238, 11239, 11240, 11241, 11242, 11243, 11244, 11245, 11246, 11247, 11248, 11249, 11250, 11251, 11252, 11253, 11254 ],
            "FrameStrobe_O": [ 10981, 10982, 10983, 10984, 10985, 10986, 10987, 10988, 10989, 10990, 10991, 10992, 10993, 10994, 10995, 10996, 10997, 10998, 10999, 11000 ],
            "N1BEG": [ 11001, 11002, 11003, 11004 ],
            "N1END": [ 11255, 11256, 11257, 11258 ],
            "N2BEG": [ 11013, 11014, 11015, 11016, 11017, 11018, 11019, 11020 ],
            "N2BEGb": [ 11005, 11006, 11007, 11008, 11009, 11010, 11011, 11012 ],
            "N2END": [ 11259, 11260, 11261, 11262, 11263, 11264, 11265, 11266 ],
            "N2MID": [ 11267, 11268, 11269, 11270, 11271, 11272, 11273, 11274 ],
            "N4BEG": [ 11021, 11022, 11023, 11024, 11025, 11026, 11027, 11028, 11029, 11030, 11031, 11032, 11033, 11034, 11035, 11036 ],
            "N4END": [ 11275, 11276, 11277, 11278, 11279, 11280, 11281, 11282, 11283, 11284, 11285, 11286, 11287, 11288, 11289, 11290 ],
            "NN4BEG": [ 11037, 11038, 11039, 11040, 11041, 11042, 11043, 11044, 11045, 11046, 11047, 11048, 11049, 11050, 11051, 11052 ],
            "NN4END": [ 11291, 11292, 11293, 11294, 11295, 11296, 11297, 11298, 11299, 11300, 11301, 11302, 11303, 11304, 11305, 11306 ],
            "S1BEG": [ 11307, 11308, 11309, 11310 ],
            "S1END": [ 11053, 11054, 11055, 11056 ],
            "S2BEG": [ 11311, 11312, 11313, 11314, 11315, 11316, 11317, 11318 ],
            "S2BEGb": [ 11319, 11320, 11321, 11322, 11323, 11324, 11325, 11326 ],
            "S2END": [ 11065, 11066, 11067, 11068, 11069, 11070, 11071, 11072 ],
            "S2MID": [ 11057, 11058, 11059, 11060, 11061, 11062, 11063, 11064 ],
            "S4BEG": [ 11327, 11328, 11329, 11330, 11331, 11332, 11333, 11334, 11335, 11336, 11337, 11338, 11339, 11340, 11341, 11342 ],
            "S4END": [ 11073, 11074, 11075, 11076, 11077, 11078, 11079, 11080, 11081, 11082, 11083, 11084, 11085, 11086, 11087, 11088 ],
            "SS4BEG": [ 11343, 11344, 11345, 11346, 11347, 11348, 11349, 11350, 11351, 11352, 11353, 11354, 11355, 11356, 11357, 11358 ],
            "SS4END": [ 11089, 11090, 11091, 11092, 11093, 11094, 11095, 11096, 11097, 11098, 11099, 11100, 11101, 11102, 11103, 11104 ],
            "UserCLK": [ 11359 ],
            "UserCLKo": [ 11105 ],
            "W1BEG": [ 7657, 7658, 7659, 7660 ],
            "W1END": [ 11360, 11361, 11362, 11363 ],
            "W2BEG": [ 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676 ],
            "W2BEGb": [ 7661, 7662, 7663, 7664, 7665, 7666, 7667, 7668 ],
            "W2END": [ 11364, 11365, 11366, 11367, 11368, 11369, 11370, 11371 ],
            "W2MID": [ 11372, 11373, 11374, 11375, 11376, 11377, 11378, 11379 ],
            "W6BEG": [ 7677, 7678, 7679, 7680, 7681, 7682, 7683, 7684, 7685, 7686, 7687, 7688 ],
            "W6END": [ 11380, 11381, 11382, 11383, 11384, 11385, 11386, 11387, 11388, 11389, 11390, 11391 ],
            "WW4BEG": [ 7689, 7690, 7691, 7692, 7693, 7694, 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704 ],
            "WW4END": [ 11392, 11393, 11394, 11395, 11396, 11397, 11398, 11399, 11400, 11401, 11402, 11403, 11404, 11405, 11406, 11407 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9420.2-9474.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 7981 ],
            "Co": [ 11154 ],
            "E1BEG": [ 11408, 11409, 11410, 11411 ],
            "E1END": [ 7705, 7706, 7707, 7708 ],
            "E2BEG": [ 11412, 11413, 11414, 11415, 11416, 11417, 11418, 11419 ],
            "E2BEGb": [ 11420, 11421, 11422, 11423, 11424, 11425, 11426, 11427 ],
            "E2END": [ 7717, 7718, 7719, 7720, 7721, 7722, 7723, 7724 ],
            "E2MID": [ 7709, 7710, 7711, 7712, 7713, 7714, 7715, 7716 ],
            "E6BEG": [ 11428, 11429, 11430, 11431, 11432, 11433, 11434, 11435, 11436, 11437, 11438, 11439 ],
            "E6END": [ 7725, 7726, 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736 ],
            "EE4BEG": [ 11440, 11441, 11442, 11443, 11444, 11445, 11446, 11447, 11448, 11449, 11450, 11451, 11452, 11453, 11454, 11455 ],
            "EE4END": [ 7737, 7738, 7739, 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747, 7748, 7749, 7750, 7751, 7752 ],
            "FrameData": [ 7753, 7754, 7755, 7756, 7757, 7758, 7759, 7760, 7761, 7762, 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771, 7772, 7773, 7774, 7775, 7776, 7777, 7778, 7779, 7780, 7781, 7782, 7783, 7784 ],
            "FrameData_O": [ 11456, 11457, 11458, 11459, 11460, 11461, 11462, 11463, 11464, 11465, 11466, 11467, 11468, 11469, 11470, 11471, 11472, 11473, 11474, 11475, 11476, 11477, 11478, 11479, 11480, 11481, 11482, 11483, 11484, 11485, 11486, 11487 ],
            "FrameStrobe": [ 8082, 8083, 8084, 8085, 8086, 8087, 8088, 8089, 8090, 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101 ],
            "FrameStrobe_O": [ 11235, 11236, 11237, 11238, 11239, 11240, 11241, 11242, 11243, 11244, 11245, 11246, 11247, 11248, 11249, 11250, 11251, 11252, 11253, 11254 ],
            "N1BEG": [ 11255, 11256, 11257, 11258 ],
            "N1END": [ 8102, 8103, 8104, 8105 ],
            "N2BEG": [ 11267, 11268, 11269, 11270, 11271, 11272, 11273, 11274 ],
            "N2BEGb": [ 11259, 11260, 11261, 11262, 11263, 11264, 11265, 11266 ],
            "N2END": [ 8118, 8119, 8120, 8121, 8122, 8123, 8124, 8125 ],
            "N2MID": [ 8110, 8111, 8112, 8113, 8114, 8115, 8116, 8117 ],
            "N4BEG": [ 11275, 11276, 11277, 11278, 11279, 11280, 11281, 11282, 11283, 11284, 11285, 11286, 11287, 11288, 11289, 11290 ],
            "N4END": [ 8142, 8143, 8144, 8145, 8146, 8147, 8148, 8149, 8150, 8151, 8152, 8153, 8154, 8155, 8156, 8157 ],
            "NN4BEG": [ 11291, 11292, 11293, 11294, 11295, 11296, 11297, 11298, 11299, 11300, 11301, 11302, 11303, 11304, 11305, 11306 ],
            "NN4END": [ 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189 ],
            "S1BEG": [ 8210, 8211, 8212, 8213 ],
            "S1END": [ 11307, 11308, 11309, 11310 ],
            "S2BEG": [ 8238, 8239, 8240, 8241, 8242, 8243, 8244, 8245 ],
            "S2BEGb": [ 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237 ],
            "S2END": [ 11319, 11320, 11321, 11322, 11323, 11324, 11325, 11326 ],
            "S2MID": [ 11311, 11312, 11313, 11314, 11315, 11316, 11317, 11318 ],
            "S4BEG": [ 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271, 8272, 8273, 8274, 8275, 8276, 8277 ],
            "S4END": [ 11327, 11328, 11329, 11330, 11331, 11332, 11333, 11334, 11335, 11336, 11337, 11338, 11339, 11340, 11341, 11342 ],
            "SS4BEG": [ 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307, 8308, 8309 ],
            "SS4END": [ 11343, 11344, 11345, 11346, 11347, 11348, 11349, 11350, 11351, 11352, 11353, 11354, 11355, 11356, 11357, 11358 ],
            "UserCLK": [ 8311 ],
            "UserCLKo": [ 11359 ],
            "W1BEG": [ 7785, 7786, 7787, 7788 ],
            "W1END": [ 11488, 11489, 11490, 11491 ],
            "W2BEG": [ 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804 ],
            "W2BEGb": [ 7789, 7790, 7791, 7792, 7793, 7794, 7795, 7796 ],
            "W2END": [ 11492, 11493, 11494, 11495, 11496, 11497, 11498, 11499 ],
            "W2MID": [ 11500, 11501, 11502, 11503, 11504, 11505, 11506, 11507 ],
            "W6BEG": [ 7805, 7806, 7807, 7808, 7809, 7810, 7811, 7812, 7813, 7814, 7815, 7816 ],
            "W6END": [ 11508, 11509, 11510, 11511, 11512, 11513, 11514, 11515, 11516, 11517, 11518, 11519 ],
            "WW4BEG": [ 7817, 7818, 7819, 7820, 7821, 7822, 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832 ],
            "WW4END": [ 11520, 11521, 11522, 11523, 11524, 11525, 11526, 11527, 11528, 11529, 11530, 11531, 11532, 11533, 11534, 11535 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2": {
          "hide_name": 0,
          "type": "N_term_single2",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_N_term_single2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4169.16-4189.2"
          },
          "port_directions": {
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "FrameStrobe": [ 11536, 11537, 11538, 11539, 11540, 11541, 11542, 11543, 11544, 11545, 11546, 11547, 11548, 11549, 11550, 11551, 11552, 11553, 11554, 11555 ],
            "FrameStrobe_O": [ 11556, 11557, 11558, 11559, 11560, 11561, 11562, 11563, 11564, 11565, 11566, 11567, 11568, 11569, 11570, 11571, 11572, 11573, 11574, 11575 ],
            "N1END": [ 11576, 11577, 11578, 11579 ],
            "N2END": [ 11580, 11581, 11582, 11583, 11584, 11585, 11586, 11587 ],
            "N2MID": [ 11588, 11589, 11590, 11591, 11592, 11593, 11594, 11595 ],
            "N4END": [ 11596, 11597, 11598, 11599, 11600, 11601, 11602, 11603, 11604, 11605, 11606, 11607, 11608, 11609, 11610, 11611 ],
            "NN4END": [ 11612, 11613, 11614, 11615, 11616, 11617, 11618, 11619, 11620, 11621, 11622, 11623, 11624, 11625, 11626, 11627 ],
            "S1BEG": [ 11628, 11629, 11630, 11631 ],
            "S2BEG": [ 11632, 11633, 11634, 11635, 11636, 11637, 11638, 11639 ],
            "S2BEGb": [ 11640, 11641, 11642, 11643, 11644, 11645, 11646, 11647 ],
            "S4BEG": [ 11648, 11649, 11650, 11651, 11652, 11653, 11654, 11655, 11656, 11657, 11658, 11659, 11660, 11661, 11662, 11663 ],
            "SS4BEG": [ 11664, 11665, 11666, 11667, 11668, 11669, 11670, 11671, 11672, 11673, 11674, 11675, 11676, 11677, 11678, 11679 ],
            "UserCLK": [ 11680 ],
            "UserCLKo": [ 11681 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10146.2-10198.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 11682, 11683, 11684, 11685 ],
            "E1END": [ 7982, 7983, 7984, 7985 ],
            "E2BEG": [ 11686, 11687, 11688, 11689, 11690, 11691, 11692, 11693 ],
            "E2BEGb": [ 11694, 11695, 11696, 11697, 11698, 11699, 11700, 11701 ],
            "E2END": [ 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001 ],
            "E2MID": [ 7986, 7987, 7988, 7989, 7990, 7991, 7992, 7993 ],
            "E6BEG": [ 11702, 11703, 11704, 11705, 11706, 11707, 11708, 11709, 11710, 11711, 11712, 11713 ],
            "E6END": [ 8002, 8003, 8004, 8005, 8006, 8007, 8008, 8009, 8010, 8011, 8012, 8013 ],
            "EE4BEG": [ 11714, 11715, 11716, 11717, 11718, 11719, 11720, 11721, 11722, 11723, 11724, 11725, 11726, 11727, 11728, 11729 ],
            "EE4END": [ 8014, 8015, 8016, 8017, 8018, 8019, 8020, 8021, 8022, 8023, 8024, 8025, 8026, 8027, 8028, 8029 ],
            "FrameData": [ 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042, 8043, 8044, 8045, 8046, 8047, 8048, 8049, 8050, 8051, 8052, 8053, 8054, 8055, 8056, 8057, 8058, 8059, 8060, 8061 ],
            "FrameData_O": [ 11730, 11731, 11732, 11733, 11734, 11735, 11736, 11737, 11738, 11739, 11740, 11741, 11742, 11743, 11744, 11745, 11746, 11747, 11748, 11749, 11750, 11751, 11752, 11753, 11754, 11755, 11756, 11757, 11758, 11759, 11760, 11761 ],
            "FrameStrobe": [ 11762, 11763, 11764, 11765, 11766, 11767, 11768, 11769, 11770, 11771, 11772, 11773, 11774, 11775, 11776, 11777, 11778, 11779, 11780, 11781 ],
            "FrameStrobe_O": [ 11782, 11783, 11784, 11785, 11786, 11787, 11788, 11789, 11790, 11791, 11792, 11793, 11794, 11795, 11796, 11797, 11798, 11799, 11800, 11801 ],
            "N1BEG": [ 11802, 11803, 11804, 11805 ],
            "N1END": [ 11806, 11807, 11808, 11809 ],
            "N2BEG": [ 11810, 11811, 11812, 11813, 11814, 11815, 11816, 11817 ],
            "N2BEGb": [ 11818, 11819, 11820, 11821, 11822, 11823, 11824, 11825 ],
            "N2END": [ 11826, 11827, 11828, 11829, 11830, 11831, 11832, 11833 ],
            "N2MID": [ 11834, 11835, 11836, 11837, 11838, 11839, 11840, 11841 ],
            "N4BEG": [ 11842, 11843, 11844, 11845, 11846, 11847, 11848, 11849, 11850, 11851, 11852, 11853, 11854, 11855, 11856, 11857 ],
            "N4END": [ 11858, 11859, 11860, 11861, 11862, 11863, 11864, 11865, 11866, 11867, 11868, 11869, 11870, 11871, 11872, 11873 ],
            "NN4BEG": [ 11874, 11875, 11876, 11877, 11878, 11879, 11880, 11881, 11882, 11883, 11884, 11885, 11886, 11887, 11888, 11889 ],
            "NN4END": [ 11890, 11891, 11892, 11893, 11894, 11895, 11896, 11897, 11898, 11899, 11900, 11901, 11902, 11903, 11904, 11905 ],
            "S1BEG": [ 11906, 11907, 11908, 11909 ],
            "S1END": [ 11910, 11911, 11912, 11913 ],
            "S2BEG": [ 11914, 11915, 11916, 11917, 11918, 11919, 11920, 11921 ],
            "S2BEGb": [ 11922, 11923, 11924, 11925, 11926, 11927, 11928, 11929 ],
            "S2END": [ 11930, 11931, 11932, 11933, 11934, 11935, 11936, 11937 ],
            "S2MID": [ 11938, 11939, 11940, 11941, 11942, 11943, 11944, 11945 ],
            "S4BEG": [ 11946, 11947, 11948, 11949, 11950, 11951, 11952, 11953, 11954, 11955, 11956, 11957, 11958, 11959, 11960, 11961 ],
            "S4END": [ 11962, 11963, 11964, 11965, 11966, 11967, 11968, 11969, 11970, 11971, 11972, 11973, 11974, 11975, 11976, 11977 ],
            "SS4BEG": [ 11978, 11979, 11980, 11981, 11982, 11983, 11984, 11985, 11986, 11987, 11988, 11989, 11990, 11991, 11992, 11993 ],
            "SS4END": [ 11994, 11995, 11996, 11997, 11998, 11999, 12000, 12001, 12002, 12003, 12004, 12005, 12006, 12007, 12008, 12009 ],
            "UserCLK": [ 12010 ],
            "UserCLKo": [ 12011 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 8312, 8313, 8314, 8315 ],
            "W1END": [ 12012, 12013, 12014, 12015 ],
            "W2BEG": [ 8324, 8325, 8326, 8327, 8328, 8329, 8330, 8331 ],
            "W2BEGb": [ 8316, 8317, 8318, 8319, 8320, 8321, 8322, 8323 ],
            "W2END": [ 12016, 12017, 12018, 12019, 12020, 12021, 12022, 12023 ],
            "W2MID": [ 12024, 12025, 12026, 12027, 12028, 12029, 12030, 12031 ],
            "W6BEG": [ 8332, 8333, 8334, 8335, 8336, 8337, 8338, 8339, 8340, 8341, 8342, 8343 ],
            "W6END": [ 12032, 12033, 12034, 12035, 12036, 12037, 12038, 12039, 12040, 12041, 12042, 12043 ],
            "WW4BEG": [ 8344, 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356, 8357, 8358, 8359 ],
            "WW4END": [ 12044, 12045, 12046, 12047, 12048, 12049, 12050, 12051, 12052, 12053, 12054, 12055, 12056, 12057, 12058, 12059 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10725.2-10777.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 12060, 12061, 12062, 12063 ],
            "E1END": [ 8361, 8362, 8363, 8364 ],
            "E2BEG": [ 12064, 12065, 12066, 12067, 12068, 12069, 12070, 12071 ],
            "E2BEGb": [ 12072, 12073, 12074, 12075, 12076, 12077, 12078, 12079 ],
            "E2END": [ 8373, 8374, 8375, 8376, 8377, 8378, 8379, 8380 ],
            "E2MID": [ 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372 ],
            "E6BEG": [ 12080, 12081, 12082, 12083, 12084, 12085, 12086, 12087, 12088, 12089, 12090, 12091 ],
            "E6END": [ 8381, 8382, 8383, 8384, 8385, 8386, 8387, 8388, 8389, 8390, 8391, 8392 ],
            "EE4BEG": [ 12092, 12093, 12094, 12095, 12096, 12097, 12098, 12099, 12100, 12101, 12102, 12103, 12104, 12105, 12106, 12107 ],
            "EE4END": [ 8393, 8394, 8395, 8396, 8397, 8398, 8399, 8400, 8401, 8402, 8403, 8404, 8405, 8406, 8407, 8408 ],
            "FrameData": [ 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421, 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440 ],
            "FrameData_O": [ 12108, 12109, 12110, 12111, 12112, 12113, 12114, 12115, 12116, 12117, 12118, 12119, 12120, 12121, 12122, 12123, 12124, 12125, 12126, 12127, 12128, 12129, 12130, 12131, 12132, 12133, 12134, 12135, 12136, 12137, 12138, 12139 ],
            "FrameStrobe": [ 12140, 12141, 12142, 12143, 12144, 12145, 12146, 12147, 12148, 12149, 12150, 12151, 12152, 12153, 12154, 12155, 12156, 12157, 12158, 12159 ],
            "FrameStrobe_O": [ 11762, 11763, 11764, 11765, 11766, 11767, 11768, 11769, 11770, 11771, 11772, 11773, 11774, 11775, 11776, 11777, 11778, 11779, 11780, 11781 ],
            "N1BEG": [ 11806, 11807, 11808, 11809 ],
            "N1END": [ 12160, 12161, 12162, 12163 ],
            "N2BEG": [ 11834, 11835, 11836, 11837, 11838, 11839, 11840, 11841 ],
            "N2BEGb": [ 11826, 11827, 11828, 11829, 11830, 11831, 11832, 11833 ],
            "N2END": [ 12164, 12165, 12166, 12167, 12168, 12169, 12170, 12171 ],
            "N2MID": [ 12172, 12173, 12174, 12175, 12176, 12177, 12178, 12179 ],
            "N4BEG": [ 11858, 11859, 11860, 11861, 11862, 11863, 11864, 11865, 11866, 11867, 11868, 11869, 11870, 11871, 11872, 11873 ],
            "N4END": [ 12180, 12181, 12182, 12183, 12184, 12185, 12186, 12187, 12188, 12189, 12190, 12191, 12192, 12193, 12194, 12195 ],
            "NN4BEG": [ 11890, 11891, 11892, 11893, 11894, 11895, 11896, 11897, 11898, 11899, 11900, 11901, 11902, 11903, 11904, 11905 ],
            "NN4END": [ 12196, 12197, 12198, 12199, 12200, 12201, 12202, 12203, 12204, 12205, 12206, 12207, 12208, 12209, 12210, 12211 ],
            "S1BEG": [ 12212, 12213, 12214, 12215 ],
            "S1END": [ 11906, 11907, 11908, 11909 ],
            "S2BEG": [ 12216, 12217, 12218, 12219, 12220, 12221, 12222, 12223 ],
            "S2BEGb": [ 12224, 12225, 12226, 12227, 12228, 12229, 12230, 12231 ],
            "S2END": [ 11922, 11923, 11924, 11925, 11926, 11927, 11928, 11929 ],
            "S2MID": [ 11914, 11915, 11916, 11917, 11918, 11919, 11920, 11921 ],
            "S4BEG": [ 12232, 12233, 12234, 12235, 12236, 12237, 12238, 12239, 12240, 12241, 12242, 12243, 12244, 12245, 12246, 12247 ],
            "S4END": [ 11946, 11947, 11948, 11949, 11950, 11951, 11952, 11953, 11954, 11955, 11956, 11957, 11958, 11959, 11960, 11961 ],
            "SS4BEG": [ 12248, 12249, 12250, 12251, 12252, 12253, 12254, 12255, 12256, 12257, 12258, 12259, 12260, 12261, 12262, 12263 ],
            "SS4END": [ 11978, 11979, 11980, 11981, 11982, 11983, 11984, 11985, 11986, 11987, 11988, 11989, 11990, 11991, 11992, 11993 ],
            "UserCLK": [ 12264 ],
            "UserCLKo": [ 12010 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 8566, 8567, 8568, 8569 ],
            "W1END": [ 12265, 12266, 12267, 12268 ],
            "W2BEG": [ 8578, 8579, 8580, 8581, 8582, 8583, 8584, 8585 ],
            "W2BEGb": [ 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577 ],
            "W2END": [ 12269, 12270, 12271, 12272, 12273, 12274, 12275, 12276 ],
            "W2MID": [ 12277, 12278, 12279, 12280, 12281, 12282, 12283, 12284 ],
            "W6BEG": [ 8586, 8587, 8588, 8589, 8590, 8591, 8592, 8593, 8594, 8595, 8596, 8597 ],
            "W6END": [ 12285, 12286, 12287, 12288, 12289, 12290, 12291, 12292, 12293, 12294, 12295, 12296 ],
            "WW4BEG": [ 8598, 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610, 8611, 8612, 8613 ],
            "WW4END": [ 12297, 12298, 12299, 12300, 12301, 12302, 12303, 12304, 12305, 12306, 12307, 12308, 12309, 12310, 12311, 12312 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11388.2-11440.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 12313, 12314, 12315, 12316 ],
            "E1END": [ 8615, 8616, 8617, 8618 ],
            "E2BEG": [ 12317, 12318, 12319, 12320, 12321, 12322, 12323, 12324 ],
            "E2BEGb": [ 12325, 12326, 12327, 12328, 12329, 12330, 12331, 12332 ],
            "E2END": [ 8627, 8628, 8629, 8630, 8631, 8632, 8633, 8634 ],
            "E2MID": [ 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626 ],
            "E6BEG": [ 12333, 12334, 12335, 12336, 12337, 12338, 12339, 12340, 12341, 12342, 12343, 12344 ],
            "E6END": [ 8635, 8636, 8637, 8638, 8639, 8640, 8641, 8642, 8643, 8644, 8645, 8646 ],
            "EE4BEG": [ 12345, 12346, 12347, 12348, 12349, 12350, 12351, 12352, 12353, 12354, 12355, 12356, 12357, 12358, 12359, 12360 ],
            "EE4END": [ 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658, 8659, 8660, 8661, 8662 ],
            "FrameData": [ 8663, 8664, 8665, 8666, 8667, 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676, 8677, 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685, 8686, 8687, 8688, 8689, 8690, 8691, 8692, 8693, 8694 ],
            "FrameData_O": [ 12361, 12362, 12363, 12364, 12365, 12366, 12367, 12368, 12369, 12370, 12371, 12372, 12373, 12374, 12375, 12376, 12377, 12378, 12379, 12380, 12381, 12382, 12383, 12384, 12385, 12386, 12387, 12388, 12389, 12390, 12391, 12392 ],
            "FrameStrobe": [ 12393, 12394, 12395, 12396, 12397, 12398, 12399, 12400, 12401, 12402, 12403, 12404, 12405, 12406, 12407, 12408, 12409, 12410, 12411, 12412 ],
            "FrameStrobe_O": [ 12140, 12141, 12142, 12143, 12144, 12145, 12146, 12147, 12148, 12149, 12150, 12151, 12152, 12153, 12154, 12155, 12156, 12157, 12158, 12159 ],
            "N1BEG": [ 12160, 12161, 12162, 12163 ],
            "N1END": [ 12413, 12414, 12415, 12416 ],
            "N2BEG": [ 12172, 12173, 12174, 12175, 12176, 12177, 12178, 12179 ],
            "N2BEGb": [ 12164, 12165, 12166, 12167, 12168, 12169, 12170, 12171 ],
            "N2END": [ 12417, 12418, 12419, 12420, 12421, 12422, 12423, 12424 ],
            "N2MID": [ 12425, 12426, 12427, 12428, 12429, 12430, 12431, 12432 ],
            "N4BEG": [ 12180, 12181, 12182, 12183, 12184, 12185, 12186, 12187, 12188, 12189, 12190, 12191, 12192, 12193, 12194, 12195 ],
            "N4END": [ 12433, 12434, 12435, 12436, 12437, 12438, 12439, 12440, 12441, 12442, 12443, 12444, 12445, 12446, 12447, 12448 ],
            "NN4BEG": [ 12196, 12197, 12198, 12199, 12200, 12201, 12202, 12203, 12204, 12205, 12206, 12207, 12208, 12209, 12210, 12211 ],
            "NN4END": [ 12449, 12450, 12451, 12452, 12453, 12454, 12455, 12456, 12457, 12458, 12459, 12460, 12461, 12462, 12463, 12464 ],
            "S1BEG": [ 12465, 12466, 12467, 12468 ],
            "S1END": [ 12212, 12213, 12214, 12215 ],
            "S2BEG": [ 12469, 12470, 12471, 12472, 12473, 12474, 12475, 12476 ],
            "S2BEGb": [ 12477, 12478, 12479, 12480, 12481, 12482, 12483, 12484 ],
            "S2END": [ 12224, 12225, 12226, 12227, 12228, 12229, 12230, 12231 ],
            "S2MID": [ 12216, 12217, 12218, 12219, 12220, 12221, 12222, 12223 ],
            "S4BEG": [ 12485, 12486, 12487, 12488, 12489, 12490, 12491, 12492, 12493, 12494, 12495, 12496, 12497, 12498, 12499, 12500 ],
            "S4END": [ 12232, 12233, 12234, 12235, 12236, 12237, 12238, 12239, 12240, 12241, 12242, 12243, 12244, 12245, 12246, 12247 ],
            "SS4BEG": [ 12501, 12502, 12503, 12504, 12505, 12506, 12507, 12508, 12509, 12510, 12511, 12512, 12513, 12514, 12515, 12516 ],
            "SS4END": [ 12248, 12249, 12250, 12251, 12252, 12253, 12254, 12255, 12256, 12257, 12258, 12259, 12260, 12261, 12262, 12263 ],
            "UserCLK": [ 12517 ],
            "UserCLKo": [ 12264 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 8820, 8821, 8822, 8823 ],
            "W1END": [ 12518, 12519, 12520, 12521 ],
            "W2BEG": [ 8832, 8833, 8834, 8835, 8836, 8837, 8838, 8839 ],
            "W2BEGb": [ 8824, 8825, 8826, 8827, 8828, 8829, 8830, 8831 ],
            "W2END": [ 12522, 12523, 12524, 12525, 12526, 12527, 12528, 12529 ],
            "W2MID": [ 12530, 12531, 12532, 12533, 12534, 12535, 12536, 12537 ],
            "W6BEG": [ 8840, 8841, 8842, 8843, 8844, 8845, 8846, 8847, 8848, 8849, 8850, 8851 ],
            "W6END": [ 12538, 12539, 12540, 12541, 12542, 12543, 12544, 12545, 12546, 12547, 12548, 12549 ],
            "WW4BEG": [ 8852, 8853, 8854, 8855, 8856, 8857, 8858, 8859, 8860, 8861, 8862, 8863, 8864, 8865, 8866, 8867 ],
            "WW4END": [ 12550, 12551, 12552, 12553, 12554, 12555, 12556, 12557, 12558, 12559, 12560, 12561, 12562, 12563, 12564, 12565 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11967.2-12019.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 12566, 12567, 12568, 12569 ],
            "E1END": [ 8869, 8870, 8871, 8872 ],
            "E2BEG": [ 12570, 12571, 12572, 12573, 12574, 12575, 12576, 12577 ],
            "E2BEGb": [ 12578, 12579, 12580, 12581, 12582, 12583, 12584, 12585 ],
            "E2END": [ 8881, 8882, 8883, 8884, 8885, 8886, 8887, 8888 ],
            "E2MID": [ 8873, 8874, 8875, 8876, 8877, 8878, 8879, 8880 ],
            "E6BEG": [ 12586, 12587, 12588, 12589, 12590, 12591, 12592, 12593, 12594, 12595, 12596, 12597 ],
            "E6END": [ 8889, 8890, 8891, 8892, 8893, 8894, 8895, 8896, 8897, 8898, 8899, 8900 ],
            "EE4BEG": [ 12598, 12599, 12600, 12601, 12602, 12603, 12604, 12605, 12606, 12607, 12608, 12609, 12610, 12611, 12612, 12613 ],
            "EE4END": [ 8901, 8902, 8903, 8904, 8905, 8906, 8907, 8908, 8909, 8910, 8911, 8912, 8913, 8914, 8915, 8916 ],
            "FrameData": [ 8917, 8918, 8919, 8920, 8921, 8922, 8923, 8924, 8925, 8926, 8927, 8928, 8929, 8930, 8931, 8932, 8933, 8934, 8935, 8936, 8937, 8938, 8939, 8940, 8941, 8942, 8943, 8944, 8945, 8946, 8947, 8948 ],
            "FrameData_O": [ 12614, 12615, 12616, 12617, 12618, 12619, 12620, 12621, 12622, 12623, 12624, 12625, 12626, 12627, 12628, 12629, 12630, 12631, 12632, 12633, 12634, 12635, 12636, 12637, 12638, 12639, 12640, 12641, 12642, 12643, 12644, 12645 ],
            "FrameStrobe": [ 12646, 12647, 12648, 12649, 12650, 12651, 12652, 12653, 12654, 12655, 12656, 12657, 12658, 12659, 12660, 12661, 12662, 12663, 12664, 12665 ],
            "FrameStrobe_O": [ 12393, 12394, 12395, 12396, 12397, 12398, 12399, 12400, 12401, 12402, 12403, 12404, 12405, 12406, 12407, 12408, 12409, 12410, 12411, 12412 ],
            "N1BEG": [ 12413, 12414, 12415, 12416 ],
            "N1END": [ 12666, 12667, 12668, 12669 ],
            "N2BEG": [ 12425, 12426, 12427, 12428, 12429, 12430, 12431, 12432 ],
            "N2BEGb": [ 12417, 12418, 12419, 12420, 12421, 12422, 12423, 12424 ],
            "N2END": [ 12670, 12671, 12672, 12673, 12674, 12675, 12676, 12677 ],
            "N2MID": [ 12678, 12679, 12680, 12681, 12682, 12683, 12684, 12685 ],
            "N4BEG": [ 12433, 12434, 12435, 12436, 12437, 12438, 12439, 12440, 12441, 12442, 12443, 12444, 12445, 12446, 12447, 12448 ],
            "N4END": [ 12686, 12687, 12688, 12689, 12690, 12691, 12692, 12693, 12694, 12695, 12696, 12697, 12698, 12699, 12700, 12701 ],
            "NN4BEG": [ 12449, 12450, 12451, 12452, 12453, 12454, 12455, 12456, 12457, 12458, 12459, 12460, 12461, 12462, 12463, 12464 ],
            "NN4END": [ 12702, 12703, 12704, 12705, 12706, 12707, 12708, 12709, 12710, 12711, 12712, 12713, 12714, 12715, 12716, 12717 ],
            "S1BEG": [ 12718, 12719, 12720, 12721 ],
            "S1END": [ 12465, 12466, 12467, 12468 ],
            "S2BEG": [ 12722, 12723, 12724, 12725, 12726, 12727, 12728, 12729 ],
            "S2BEGb": [ 12730, 12731, 12732, 12733, 12734, 12735, 12736, 12737 ],
            "S2END": [ 12477, 12478, 12479, 12480, 12481, 12482, 12483, 12484 ],
            "S2MID": [ 12469, 12470, 12471, 12472, 12473, 12474, 12475, 12476 ],
            "S4BEG": [ 12738, 12739, 12740, 12741, 12742, 12743, 12744, 12745, 12746, 12747, 12748, 12749, 12750, 12751, 12752, 12753 ],
            "S4END": [ 12485, 12486, 12487, 12488, 12489, 12490, 12491, 12492, 12493, 12494, 12495, 12496, 12497, 12498, 12499, 12500 ],
            "SS4BEG": [ 12754, 12755, 12756, 12757, 12758, 12759, 12760, 12761, 12762, 12763, 12764, 12765, 12766, 12767, 12768, 12769 ],
            "SS4END": [ 12501, 12502, 12503, 12504, 12505, 12506, 12507, 12508, 12509, 12510, 12511, 12512, 12513, 12514, 12515, 12516 ],
            "UserCLK": [ 12770 ],
            "UserCLKo": [ 12517 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 9074, 9075, 9076, 9077 ],
            "W1END": [ 12771, 12772, 12773, 12774 ],
            "W2BEG": [ 9086, 9087, 9088, 9089, 9090, 9091, 9092, 9093 ],
            "W2BEGb": [ 9078, 9079, 9080, 9081, 9082, 9083, 9084, 9085 ],
            "W2END": [ 12775, 12776, 12777, 12778, 12779, 12780, 12781, 12782 ],
            "W2MID": [ 12783, 12784, 12785, 12786, 12787, 12788, 12789, 12790 ],
            "W6BEG": [ 9094, 9095, 9096, 9097, 9098, 9099, 9100, 9101, 9102, 9103, 9104, 9105 ],
            "W6END": [ 12791, 12792, 12793, 12794, 12795, 12796, 12797, 12798, 12799, 12800, 12801, 12802 ],
            "WW4BEG": [ 9106, 9107, 9108, 9109, 9110, 9111, 9112, 9113, 9114, 9115, 9116, 9117, 9118, 9119, 9120, 9121 ],
            "WW4END": [ 12803, 12804, 12805, 12806, 12807, 12808, 12809, 12810, 12811, 12812, 12813, 12814, 12815, 12816, 12817, 12818 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12630.2-12682.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 12819, 12820, 12821, 12822 ],
            "E1END": [ 9123, 9124, 9125, 9126 ],
            "E2BEG": [ 12823, 12824, 12825, 12826, 12827, 12828, 12829, 12830 ],
            "E2BEGb": [ 12831, 12832, 12833, 12834, 12835, 12836, 12837, 12838 ],
            "E2END": [ 9135, 9136, 9137, 9138, 9139, 9140, 9141, 9142 ],
            "E2MID": [ 9127, 9128, 9129, 9130, 9131, 9132, 9133, 9134 ],
            "E6BEG": [ 12839, 12840, 12841, 12842, 12843, 12844, 12845, 12846, 12847, 12848, 12849, 12850 ],
            "E6END": [ 9143, 9144, 9145, 9146, 9147, 9148, 9149, 9150, 9151, 9152, 9153, 9154 ],
            "EE4BEG": [ 12851, 12852, 12853, 12854, 12855, 12856, 12857, 12858, 12859, 12860, 12861, 12862, 12863, 12864, 12865, 12866 ],
            "EE4END": [ 9155, 9156, 9157, 9158, 9159, 9160, 9161, 9162, 9163, 9164, 9165, 9166, 9167, 9168, 9169, 9170 ],
            "FrameData": [ 9171, 9172, 9173, 9174, 9175, 9176, 9177, 9178, 9179, 9180, 9181, 9182, 9183, 9184, 9185, 9186, 9187, 9188, 9189, 9190, 9191, 9192, 9193, 9194, 9195, 9196, 9197, 9198, 9199, 9200, 9201, 9202 ],
            "FrameData_O": [ 12867, 12868, 12869, 12870, 12871, 12872, 12873, 12874, 12875, 12876, 12877, 12878, 12879, 12880, 12881, 12882, 12883, 12884, 12885, 12886, 12887, 12888, 12889, 12890, 12891, 12892, 12893, 12894, 12895, 12896, 12897, 12898 ],
            "FrameStrobe": [ 12899, 12900, 12901, 12902, 12903, 12904, 12905, 12906, 12907, 12908, 12909, 12910, 12911, 12912, 12913, 12914, 12915, 12916, 12917, 12918 ],
            "FrameStrobe_O": [ 12646, 12647, 12648, 12649, 12650, 12651, 12652, 12653, 12654, 12655, 12656, 12657, 12658, 12659, 12660, 12661, 12662, 12663, 12664, 12665 ],
            "N1BEG": [ 12666, 12667, 12668, 12669 ],
            "N1END": [ 12919, 12920, 12921, 12922 ],
            "N2BEG": [ 12678, 12679, 12680, 12681, 12682, 12683, 12684, 12685 ],
            "N2BEGb": [ 12670, 12671, 12672, 12673, 12674, 12675, 12676, 12677 ],
            "N2END": [ 12923, 12924, 12925, 12926, 12927, 12928, 12929, 12930 ],
            "N2MID": [ 12931, 12932, 12933, 12934, 12935, 12936, 12937, 12938 ],
            "N4BEG": [ 12686, 12687, 12688, 12689, 12690, 12691, 12692, 12693, 12694, 12695, 12696, 12697, 12698, 12699, 12700, 12701 ],
            "N4END": [ 12939, 12940, 12941, 12942, 12943, 12944, 12945, 12946, 12947, 12948, 12949, 12950, 12951, 12952, 12953, 12954 ],
            "NN4BEG": [ 12702, 12703, 12704, 12705, 12706, 12707, 12708, 12709, 12710, 12711, 12712, 12713, 12714, 12715, 12716, 12717 ],
            "NN4END": [ 12955, 12956, 12957, 12958, 12959, 12960, 12961, 12962, 12963, 12964, 12965, 12966, 12967, 12968, 12969, 12970 ],
            "S1BEG": [ 12971, 12972, 12973, 12974 ],
            "S1END": [ 12718, 12719, 12720, 12721 ],
            "S2BEG": [ 12975, 12976, 12977, 12978, 12979, 12980, 12981, 12982 ],
            "S2BEGb": [ 12983, 12984, 12985, 12986, 12987, 12988, 12989, 12990 ],
            "S2END": [ 12730, 12731, 12732, 12733, 12734, 12735, 12736, 12737 ],
            "S2MID": [ 12722, 12723, 12724, 12725, 12726, 12727, 12728, 12729 ],
            "S4BEG": [ 12991, 12992, 12993, 12994, 12995, 12996, 12997, 12998, 12999, 13000, 13001, 13002, 13003, 13004, 13005, 13006 ],
            "S4END": [ 12738, 12739, 12740, 12741, 12742, 12743, 12744, 12745, 12746, 12747, 12748, 12749, 12750, 12751, 12752, 12753 ],
            "SS4BEG": [ 13007, 13008, 13009, 13010, 13011, 13012, 13013, 13014, 13015, 13016, 13017, 13018, 13019, 13020, 13021, 13022 ],
            "SS4END": [ 12754, 12755, 12756, 12757, 12758, 12759, 12760, 12761, 12762, 12763, 12764, 12765, 12766, 12767, 12768, 12769 ],
            "UserCLK": [ 13023 ],
            "UserCLKo": [ 12770 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 9328, 9329, 9330, 9331 ],
            "W1END": [ 13024, 13025, 13026, 13027 ],
            "W2BEG": [ 9340, 9341, 9342, 9343, 9344, 9345, 9346, 9347 ],
            "W2BEGb": [ 9332, 9333, 9334, 9335, 9336, 9337, 9338, 9339 ],
            "W2END": [ 13028, 13029, 13030, 13031, 13032, 13033, 13034, 13035 ],
            "W2MID": [ 13036, 13037, 13038, 13039, 13040, 13041, 13042, 13043 ],
            "W6BEG": [ 9348, 9349, 9350, 9351, 9352, 9353, 9354, 9355, 9356, 9357, 9358, 9359 ],
            "W6END": [ 13044, 13045, 13046, 13047, 13048, 13049, 13050, 13051, 13052, 13053, 13054, 13055 ],
            "WW4BEG": [ 9360, 9361, 9362, 9363, 9364, 9365, 9366, 9367, 9368, 9369, 9370, 9371, 9372, 9373, 9374, 9375 ],
            "WW4END": [ 13056, 13057, 13058, 13059, 13060, 13061, 13062, 13063, 13064, 13065, 13066, 13067, 13068, 13069, 13070, 13071 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2": {
          "hide_name": 0,
          "type": "S_term_single2",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_S_term_single2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13083.16-13103.2"
          },
          "port_directions": {
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "FrameStrobe": [ 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153 ],
            "FrameStrobe_O": [ 12899, 12900, 12901, 12902, 12903, 12904, 12905, 12906, 12907, 12908, 12909, 12910, 12911, 12912, 12913, 12914, 12915, 12916, 12917, 12918 ],
            "N1BEG": [ 12919, 12920, 12921, 12922 ],
            "N2BEG": [ 12931, 12932, 12933, 12934, 12935, 12936, 12937, 12938 ],
            "N2BEGb": [ 12923, 12924, 12925, 12926, 12927, 12928, 12929, 12930 ],
            "N4BEG": [ 12939, 12940, 12941, 12942, 12943, 12944, 12945, 12946, 12947, 12948, 12949, 12950, 12951, 12952, 12953, 12954 ],
            "NN4BEG": [ 12955, 12956, 12957, 12958, 12959, 12960, 12961, 12962, 12963, 12964, 12965, 12966, 12967, 12968, 12969, 12970 ],
            "S1END": [ 12971, 12972, 12973, 12974 ],
            "S2END": [ 12983, 12984, 12985, 12986, 12987, 12988, 12989, 12990 ],
            "S2MID": [ 12975, 12976, 12977, 12978, 12979, 12980, 12981, 12982 ],
            "S4END": [ 12991, 12992, 12993, 12994, 12995, 12996, 12997, 12998, 12999, 13000, 13001, 13002, 13003, 13004, 13005, 13006 ],
            "SS4END": [ 13007, 13008, 13009, 13010, 13011, 13012, 13013, 13014, 13015, 13016, 13017, 13018, 13019, 13020, 13021, 13022 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 13023 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4515.2-4567.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 13072, 13073, 13074, 13075 ],
            "E1END": [ 9377, 9378, 9379, 9380 ],
            "E2BEG": [ 13076, 13077, 13078, 13079, 13080, 13081, 13082, 13083 ],
            "E2BEGb": [ 13084, 13085, 13086, 13087, 13088, 13089, 13090, 13091 ],
            "E2END": [ 9389, 9390, 9391, 9392, 9393, 9394, 9395, 9396 ],
            "E2MID": [ 9381, 9382, 9383, 9384, 9385, 9386, 9387, 9388 ],
            "E6BEG": [ 13092, 13093, 13094, 13095, 13096, 13097, 13098, 13099, 13100, 13101, 13102, 13103 ],
            "E6END": [ 9397, 9398, 9399, 9400, 9401, 9402, 9403, 9404, 9405, 9406, 9407, 9408 ],
            "EE4BEG": [ 13104, 13105, 13106, 13107, 13108, 13109, 13110, 13111, 13112, 13113, 13114, 13115, 13116, 13117, 13118, 13119 ],
            "EE4END": [ 9409, 9410, 9411, 9412, 9413, 9414, 9415, 9416, 9417, 9418, 9419, 9420, 9421, 9422, 9423, 9424 ],
            "FrameData": [ 9425, 9426, 9427, 9428, 9429, 9430, 9431, 9432, 9433, 9434, 9435, 9436, 9437, 9438, 9439, 9440, 9441, 9442, 9443, 9444, 9445, 9446, 9447, 9448, 9449, 9450, 9451, 9452, 9453, 9454, 9455, 9456 ],
            "FrameData_O": [ 13120, 13121, 13122, 13123, 13124, 13125, 13126, 13127, 13128, 13129, 13130, 13131, 13132, 13133, 13134, 13135, 13136, 13137, 13138, 13139, 13140, 13141, 13142, 13143, 13144, 13145, 13146, 13147, 13148, 13149, 13150, 13151 ],
            "FrameStrobe": [ 13152, 13153, 13154, 13155, 13156, 13157, 13158, 13159, 13160, 13161, 13162, 13163, 13164, 13165, 13166, 13167, 13168, 13169, 13170, 13171 ],
            "FrameStrobe_O": [ 11536, 11537, 11538, 11539, 11540, 11541, 11542, 11543, 11544, 11545, 11546, 11547, 11548, 11549, 11550, 11551, 11552, 11553, 11554, 11555 ],
            "N1BEG": [ 11576, 11577, 11578, 11579 ],
            "N1END": [ 13172, 13173, 13174, 13175 ],
            "N2BEG": [ 11588, 11589, 11590, 11591, 11592, 11593, 11594, 11595 ],
            "N2BEGb": [ 11580, 11581, 11582, 11583, 11584, 11585, 11586, 11587 ],
            "N2END": [ 13176, 13177, 13178, 13179, 13180, 13181, 13182, 13183 ],
            "N2MID": [ 13184, 13185, 13186, 13187, 13188, 13189, 13190, 13191 ],
            "N4BEG": [ 11596, 11597, 11598, 11599, 11600, 11601, 11602, 11603, 11604, 11605, 11606, 11607, 11608, 11609, 11610, 11611 ],
            "N4END": [ 13192, 13193, 13194, 13195, 13196, 13197, 13198, 13199, 13200, 13201, 13202, 13203, 13204, 13205, 13206, 13207 ],
            "NN4BEG": [ 11612, 11613, 11614, 11615, 11616, 11617, 11618, 11619, 11620, 11621, 11622, 11623, 11624, 11625, 11626, 11627 ],
            "NN4END": [ 13208, 13209, 13210, 13211, 13212, 13213, 13214, 13215, 13216, 13217, 13218, 13219, 13220, 13221, 13222, 13223 ],
            "S1BEG": [ 13224, 13225, 13226, 13227 ],
            "S1END": [ 11628, 11629, 11630, 11631 ],
            "S2BEG": [ 13228, 13229, 13230, 13231, 13232, 13233, 13234, 13235 ],
            "S2BEGb": [ 13236, 13237, 13238, 13239, 13240, 13241, 13242, 13243 ],
            "S2END": [ 11640, 11641, 11642, 11643, 11644, 11645, 11646, 11647 ],
            "S2MID": [ 11632, 11633, 11634, 11635, 11636, 11637, 11638, 11639 ],
            "S4BEG": [ 13244, 13245, 13246, 13247, 13248, 13249, 13250, 13251, 13252, 13253, 13254, 13255, 13256, 13257, 13258, 13259 ],
            "S4END": [ 11648, 11649, 11650, 11651, 11652, 11653, 11654, 11655, 11656, 11657, 11658, 11659, 11660, 11661, 11662, 11663 ],
            "SS4BEG": [ 13260, 13261, 13262, 13263, 13264, 13265, 13266, 13267, 13268, 13269, 13270, 13271, 13272, 13273, 13274, 13275 ],
            "SS4END": [ 11664, 11665, 11666, 11667, 11668, 11669, 11670, 11671, 11672, 11673, 11674, 11675, 11676, 11677, 11678, 11679 ],
            "UserCLK": [ 13276 ],
            "UserCLKo": [ 11680 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 9582, 9583, 9584, 9585 ],
            "W1END": [ 13277, 13278, 13279, 13280 ],
            "W2BEG": [ 9594, 9595, 9596, 9597, 9598, 9599, 9600, 9601 ],
            "W2BEGb": [ 9586, 9587, 9588, 9589, 9590, 9591, 9592, 9593 ],
            "W2END": [ 13281, 13282, 13283, 13284, 13285, 13286, 13287, 13288 ],
            "W2MID": [ 13289, 13290, 13291, 13292, 13293, 13294, 13295, 13296 ],
            "W6BEG": [ 9602, 9603, 9604, 9605, 9606, 9607, 9608, 9609, 9610, 9611, 9612, 9613 ],
            "W6END": [ 13297, 13298, 13299, 13300, 13301, 13302, 13303, 13304, 13305, 13306, 13307, 13308 ],
            "WW4BEG": [ 9614, 9615, 9616, 9617, 9618, 9619, 9620, 9621, 9622, 9623, 9624, 9625, 9626, 9627, 9628, 9629 ],
            "WW4END": [ 13309, 13310, 13311, 13312, 13313, 13314, 13315, 13316, 13317, 13318, 13319, 13320, 13321, 13322, 13323, 13324 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5178.2-5230.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 13325, 13326, 13327, 13328 ],
            "E1END": [ 9631, 9632, 9633, 9634 ],
            "E2BEG": [ 13329, 13330, 13331, 13332, 13333, 13334, 13335, 13336 ],
            "E2BEGb": [ 13337, 13338, 13339, 13340, 13341, 13342, 13343, 13344 ],
            "E2END": [ 9643, 9644, 9645, 9646, 9647, 9648, 9649, 9650 ],
            "E2MID": [ 9635, 9636, 9637, 9638, 9639, 9640, 9641, 9642 ],
            "E6BEG": [ 13345, 13346, 13347, 13348, 13349, 13350, 13351, 13352, 13353, 13354, 13355, 13356 ],
            "E6END": [ 9651, 9652, 9653, 9654, 9655, 9656, 9657, 9658, 9659, 9660, 9661, 9662 ],
            "EE4BEG": [ 13357, 13358, 13359, 13360, 13361, 13362, 13363, 13364, 13365, 13366, 13367, 13368, 13369, 13370, 13371, 13372 ],
            "EE4END": [ 9663, 9664, 9665, 9666, 9667, 9668, 9669, 9670, 9671, 9672, 9673, 9674, 9675, 9676, 9677, 9678 ],
            "FrameData": [ 9679, 9680, 9681, 9682, 9683, 9684, 9685, 9686, 9687, 9688, 9689, 9690, 9691, 9692, 9693, 9694, 9695, 9696, 9697, 9698, 9699, 9700, 9701, 9702, 9703, 9704, 9705, 9706, 9707, 9708, 9709, 9710 ],
            "FrameData_O": [ 13373, 13374, 13375, 13376, 13377, 13378, 13379, 13380, 13381, 13382, 13383, 13384, 13385, 13386, 13387, 13388, 13389, 13390, 13391, 13392, 13393, 13394, 13395, 13396, 13397, 13398, 13399, 13400, 13401, 13402, 13403, 13404 ],
            "FrameStrobe": [ 13405, 13406, 13407, 13408, 13409, 13410, 13411, 13412, 13413, 13414, 13415, 13416, 13417, 13418, 13419, 13420, 13421, 13422, 13423, 13424 ],
            "FrameStrobe_O": [ 13152, 13153, 13154, 13155, 13156, 13157, 13158, 13159, 13160, 13161, 13162, 13163, 13164, 13165, 13166, 13167, 13168, 13169, 13170, 13171 ],
            "N1BEG": [ 13172, 13173, 13174, 13175 ],
            "N1END": [ 13425, 13426, 13427, 13428 ],
            "N2BEG": [ 13184, 13185, 13186, 13187, 13188, 13189, 13190, 13191 ],
            "N2BEGb": [ 13176, 13177, 13178, 13179, 13180, 13181, 13182, 13183 ],
            "N2END": [ 13429, 13430, 13431, 13432, 13433, 13434, 13435, 13436 ],
            "N2MID": [ 13437, 13438, 13439, 13440, 13441, 13442, 13443, 13444 ],
            "N4BEG": [ 13192, 13193, 13194, 13195, 13196, 13197, 13198, 13199, 13200, 13201, 13202, 13203, 13204, 13205, 13206, 13207 ],
            "N4END": [ 13445, 13446, 13447, 13448, 13449, 13450, 13451, 13452, 13453, 13454, 13455, 13456, 13457, 13458, 13459, 13460 ],
            "NN4BEG": [ 13208, 13209, 13210, 13211, 13212, 13213, 13214, 13215, 13216, 13217, 13218, 13219, 13220, 13221, 13222, 13223 ],
            "NN4END": [ 13461, 13462, 13463, 13464, 13465, 13466, 13467, 13468, 13469, 13470, 13471, 13472, 13473, 13474, 13475, 13476 ],
            "S1BEG": [ 13477, 13478, 13479, 13480 ],
            "S1END": [ 13224, 13225, 13226, 13227 ],
            "S2BEG": [ 13481, 13482, 13483, 13484, 13485, 13486, 13487, 13488 ],
            "S2BEGb": [ 13489, 13490, 13491, 13492, 13493, 13494, 13495, 13496 ],
            "S2END": [ 13236, 13237, 13238, 13239, 13240, 13241, 13242, 13243 ],
            "S2MID": [ 13228, 13229, 13230, 13231, 13232, 13233, 13234, 13235 ],
            "S4BEG": [ 13497, 13498, 13499, 13500, 13501, 13502, 13503, 13504, 13505, 13506, 13507, 13508, 13509, 13510, 13511, 13512 ],
            "S4END": [ 13244, 13245, 13246, 13247, 13248, 13249, 13250, 13251, 13252, 13253, 13254, 13255, 13256, 13257, 13258, 13259 ],
            "SS4BEG": [ 13513, 13514, 13515, 13516, 13517, 13518, 13519, 13520, 13521, 13522, 13523, 13524, 13525, 13526, 13527, 13528 ],
            "SS4END": [ 13260, 13261, 13262, 13263, 13264, 13265, 13266, 13267, 13268, 13269, 13270, 13271, 13272, 13273, 13274, 13275 ],
            "UserCLK": [ 13529 ],
            "UserCLKo": [ 13276 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 9836, 9837, 9838, 9839 ],
            "W1END": [ 13530, 13531, 13532, 13533 ],
            "W2BEG": [ 9848, 9849, 9850, 9851, 9852, 9853, 9854, 9855 ],
            "W2BEGb": [ 9840, 9841, 9842, 9843, 9844, 9845, 9846, 9847 ],
            "W2END": [ 13534, 13535, 13536, 13537, 13538, 13539, 13540, 13541 ],
            "W2MID": [ 13542, 13543, 13544, 13545, 13546, 13547, 13548, 13549 ],
            "W6BEG": [ 9856, 9857, 9858, 9859, 9860, 9861, 9862, 9863, 9864, 9865, 9866, 9867 ],
            "W6END": [ 13550, 13551, 13552, 13553, 13554, 13555, 13556, 13557, 13558, 13559, 13560, 13561 ],
            "WW4BEG": [ 9868, 9869, 9870, 9871, 9872, 9873, 9874, 9875, 9876, 9877, 9878, 9879, 9880, 9881, 9882, 9883 ],
            "WW4END": [ 13562, 13563, 13564, 13565, 13566, 13567, 13568, 13569, 13570, 13571, 13572, 13573, 13574, 13575, 13576, 13577 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5757.2-5809.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 13578, 13579, 13580, 13581 ],
            "E1END": [ 9885, 9886, 9887, 9888 ],
            "E2BEG": [ 13582, 13583, 13584, 13585, 13586, 13587, 13588, 13589 ],
            "E2BEGb": [ 13590, 13591, 13592, 13593, 13594, 13595, 13596, 13597 ],
            "E2END": [ 9897, 9898, 9899, 9900, 9901, 9902, 9903, 9904 ],
            "E2MID": [ 9889, 9890, 9891, 9892, 9893, 9894, 9895, 9896 ],
            "E6BEG": [ 13598, 13599, 13600, 13601, 13602, 13603, 13604, 13605, 13606, 13607, 13608, 13609 ],
            "E6END": [ 9905, 9906, 9907, 9908, 9909, 9910, 9911, 9912, 9913, 9914, 9915, 9916 ],
            "EE4BEG": [ 13610, 13611, 13612, 13613, 13614, 13615, 13616, 13617, 13618, 13619, 13620, 13621, 13622, 13623, 13624, 13625 ],
            "EE4END": [ 9917, 9918, 9919, 9920, 9921, 9922, 9923, 9924, 9925, 9926, 9927, 9928, 9929, 9930, 9931, 9932 ],
            "FrameData": [ 9933, 9934, 9935, 9936, 9937, 9938, 9939, 9940, 9941, 9942, 9943, 9944, 9945, 9946, 9947, 9948, 9949, 9950, 9951, 9952, 9953, 9954, 9955, 9956, 9957, 9958, 9959, 9960, 9961, 9962, 9963, 9964 ],
            "FrameData_O": [ 13626, 13627, 13628, 13629, 13630, 13631, 13632, 13633, 13634, 13635, 13636, 13637, 13638, 13639, 13640, 13641, 13642, 13643, 13644, 13645, 13646, 13647, 13648, 13649, 13650, 13651, 13652, 13653, 13654, 13655, 13656, 13657 ],
            "FrameStrobe": [ 13658, 13659, 13660, 13661, 13662, 13663, 13664, 13665, 13666, 13667, 13668, 13669, 13670, 13671, 13672, 13673, 13674, 13675, 13676, 13677 ],
            "FrameStrobe_O": [ 13405, 13406, 13407, 13408, 13409, 13410, 13411, 13412, 13413, 13414, 13415, 13416, 13417, 13418, 13419, 13420, 13421, 13422, 13423, 13424 ],
            "N1BEG": [ 13425, 13426, 13427, 13428 ],
            "N1END": [ 13678, 13679, 13680, 13681 ],
            "N2BEG": [ 13437, 13438, 13439, 13440, 13441, 13442, 13443, 13444 ],
            "N2BEGb": [ 13429, 13430, 13431, 13432, 13433, 13434, 13435, 13436 ],
            "N2END": [ 13682, 13683, 13684, 13685, 13686, 13687, 13688, 13689 ],
            "N2MID": [ 13690, 13691, 13692, 13693, 13694, 13695, 13696, 13697 ],
            "N4BEG": [ 13445, 13446, 13447, 13448, 13449, 13450, 13451, 13452, 13453, 13454, 13455, 13456, 13457, 13458, 13459, 13460 ],
            "N4END": [ 13698, 13699, 13700, 13701, 13702, 13703, 13704, 13705, 13706, 13707, 13708, 13709, 13710, 13711, 13712, 13713 ],
            "NN4BEG": [ 13461, 13462, 13463, 13464, 13465, 13466, 13467, 13468, 13469, 13470, 13471, 13472, 13473, 13474, 13475, 13476 ],
            "NN4END": [ 13714, 13715, 13716, 13717, 13718, 13719, 13720, 13721, 13722, 13723, 13724, 13725, 13726, 13727, 13728, 13729 ],
            "S1BEG": [ 13730, 13731, 13732, 13733 ],
            "S1END": [ 13477, 13478, 13479, 13480 ],
            "S2BEG": [ 13734, 13735, 13736, 13737, 13738, 13739, 13740, 13741 ],
            "S2BEGb": [ 13742, 13743, 13744, 13745, 13746, 13747, 13748, 13749 ],
            "S2END": [ 13489, 13490, 13491, 13492, 13493, 13494, 13495, 13496 ],
            "S2MID": [ 13481, 13482, 13483, 13484, 13485, 13486, 13487, 13488 ],
            "S4BEG": [ 13750, 13751, 13752, 13753, 13754, 13755, 13756, 13757, 13758, 13759, 13760, 13761, 13762, 13763, 13764, 13765 ],
            "S4END": [ 13497, 13498, 13499, 13500, 13501, 13502, 13503, 13504, 13505, 13506, 13507, 13508, 13509, 13510, 13511, 13512 ],
            "SS4BEG": [ 13766, 13767, 13768, 13769, 13770, 13771, 13772, 13773, 13774, 13775, 13776, 13777, 13778, 13779, 13780, 13781 ],
            "SS4END": [ 13513, 13514, 13515, 13516, 13517, 13518, 13519, 13520, 13521, 13522, 13523, 13524, 13525, 13526, 13527, 13528 ],
            "UserCLK": [ 13782 ],
            "UserCLKo": [ 13529 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 10090, 10091, 10092, 10093 ],
            "W1END": [ 13783, 13784, 13785, 13786 ],
            "W2BEG": [ 10102, 10103, 10104, 10105, 10106, 10107, 10108, 10109 ],
            "W2BEGb": [ 10094, 10095, 10096, 10097, 10098, 10099, 10100, 10101 ],
            "W2END": [ 13787, 13788, 13789, 13790, 13791, 13792, 13793, 13794 ],
            "W2MID": [ 13795, 13796, 13797, 13798, 13799, 13800, 13801, 13802 ],
            "W6BEG": [ 10110, 10111, 10112, 10113, 10114, 10115, 10116, 10117, 10118, 10119, 10120, 10121 ],
            "W6END": [ 13803, 13804, 13805, 13806, 13807, 13808, 13809, 13810, 13811, 13812, 13813, 13814 ],
            "WW4BEG": [ 10122, 10123, 10124, 10125, 10126, 10127, 10128, 10129, 10130, 10131, 10132, 10133, 10134, 10135, 10136, 10137 ],
            "WW4END": [ 13815, 13816, 13817, 13818, 13819, 13820, 13821, 13822, 13823, 13824, 13825, 13826, 13827, 13828, 13829, 13830 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6420.2-6472.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 13831, 13832, 13833, 13834 ],
            "E1END": [ 10139, 10140, 10141, 10142 ],
            "E2BEG": [ 13835, 13836, 13837, 13838, 13839, 13840, 13841, 13842 ],
            "E2BEGb": [ 13843, 13844, 13845, 13846, 13847, 13848, 13849, 13850 ],
            "E2END": [ 10151, 10152, 10153, 10154, 10155, 10156, 10157, 10158 ],
            "E2MID": [ 10143, 10144, 10145, 10146, 10147, 10148, 10149, 10150 ],
            "E6BEG": [ 13851, 13852, 13853, 13854, 13855, 13856, 13857, 13858, 13859, 13860, 13861, 13862 ],
            "E6END": [ 10159, 10160, 10161, 10162, 10163, 10164, 10165, 10166, 10167, 10168, 10169, 10170 ],
            "EE4BEG": [ 13863, 13864, 13865, 13866, 13867, 13868, 13869, 13870, 13871, 13872, 13873, 13874, 13875, 13876, 13877, 13878 ],
            "EE4END": [ 10171, 10172, 10173, 10174, 10175, 10176, 10177, 10178, 10179, 10180, 10181, 10182, 10183, 10184, 10185, 10186 ],
            "FrameData": [ 10187, 10188, 10189, 10190, 10191, 10192, 10193, 10194, 10195, 10196, 10197, 10198, 10199, 10200, 10201, 10202, 10203, 10204, 10205, 10206, 10207, 10208, 10209, 10210, 10211, 10212, 10213, 10214, 10215, 10216, 10217, 10218 ],
            "FrameData_O": [ 13879, 13880, 13881, 13882, 13883, 13884, 13885, 13886, 13887, 13888, 13889, 13890, 13891, 13892, 13893, 13894, 13895, 13896, 13897, 13898, 13899, 13900, 13901, 13902, 13903, 13904, 13905, 13906, 13907, 13908, 13909, 13910 ],
            "FrameStrobe": [ 13911, 13912, 13913, 13914, 13915, 13916, 13917, 13918, 13919, 13920, 13921, 13922, 13923, 13924, 13925, 13926, 13927, 13928, 13929, 13930 ],
            "FrameStrobe_O": [ 13658, 13659, 13660, 13661, 13662, 13663, 13664, 13665, 13666, 13667, 13668, 13669, 13670, 13671, 13672, 13673, 13674, 13675, 13676, 13677 ],
            "N1BEG": [ 13678, 13679, 13680, 13681 ],
            "N1END": [ 13931, 13932, 13933, 13934 ],
            "N2BEG": [ 13690, 13691, 13692, 13693, 13694, 13695, 13696, 13697 ],
            "N2BEGb": [ 13682, 13683, 13684, 13685, 13686, 13687, 13688, 13689 ],
            "N2END": [ 13935, 13936, 13937, 13938, 13939, 13940, 13941, 13942 ],
            "N2MID": [ 13943, 13944, 13945, 13946, 13947, 13948, 13949, 13950 ],
            "N4BEG": [ 13698, 13699, 13700, 13701, 13702, 13703, 13704, 13705, 13706, 13707, 13708, 13709, 13710, 13711, 13712, 13713 ],
            "N4END": [ 13951, 13952, 13953, 13954, 13955, 13956, 13957, 13958, 13959, 13960, 13961, 13962, 13963, 13964, 13965, 13966 ],
            "NN4BEG": [ 13714, 13715, 13716, 13717, 13718, 13719, 13720, 13721, 13722, 13723, 13724, 13725, 13726, 13727, 13728, 13729 ],
            "NN4END": [ 13967, 13968, 13969, 13970, 13971, 13972, 13973, 13974, 13975, 13976, 13977, 13978, 13979, 13980, 13981, 13982 ],
            "S1BEG": [ 13983, 13984, 13985, 13986 ],
            "S1END": [ 13730, 13731, 13732, 13733 ],
            "S2BEG": [ 13987, 13988, 13989, 13990, 13991, 13992, 13993, 13994 ],
            "S2BEGb": [ 13995, 13996, 13997, 13998, 13999, 14000, 14001, 14002 ],
            "S2END": [ 13742, 13743, 13744, 13745, 13746, 13747, 13748, 13749 ],
            "S2MID": [ 13734, 13735, 13736, 13737, 13738, 13739, 13740, 13741 ],
            "S4BEG": [ 14003, 14004, 14005, 14006, 14007, 14008, 14009, 14010, 14011, 14012, 14013, 14014, 14015, 14016, 14017, 14018 ],
            "S4END": [ 13750, 13751, 13752, 13753, 13754, 13755, 13756, 13757, 13758, 13759, 13760, 13761, 13762, 13763, 13764, 13765 ],
            "SS4BEG": [ 14019, 14020, 14021, 14022, 14023, 14024, 14025, 14026, 14027, 14028, 14029, 14030, 14031, 14032, 14033, 14034 ],
            "SS4END": [ 13766, 13767, 13768, 13769, 13770, 13771, 13772, 13773, 13774, 13775, 13776, 13777, 13778, 13779, 13780, 13781 ],
            "UserCLK": [ 14035 ],
            "UserCLKo": [ 13782 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 10344, 10345, 10346, 10347 ],
            "W1END": [ 14036, 14037, 14038, 14039 ],
            "W2BEG": [ 10356, 10357, 10358, 10359, 10360, 10361, 10362, 10363 ],
            "W2BEGb": [ 10348, 10349, 10350, 10351, 10352, 10353, 10354, 10355 ],
            "W2END": [ 14040, 14041, 14042, 14043, 14044, 14045, 14046, 14047 ],
            "W2MID": [ 14048, 14049, 14050, 14051, 14052, 14053, 14054, 14055 ],
            "W6BEG": [ 10364, 10365, 10366, 10367, 10368, 10369, 10370, 10371, 10372, 10373, 10374, 10375 ],
            "W6END": [ 14056, 14057, 14058, 14059, 14060, 14061, 14062, 14063, 14064, 14065, 14066, 14067 ],
            "WW4BEG": [ 10376, 10377, 10378, 10379, 10380, 10381, 10382, 10383, 10384, 10385, 10386, 10387, 10388, 10389, 10390, 10391 ],
            "WW4END": [ 14068, 14069, 14070, 14071, 14072, 14073, 14074, 14075, 14076, 14077, 14078, 14079, 14080, 14081, 14082, 14083 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6999.2-7051.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 14084, 14085, 14086, 14087 ],
            "E1END": [ 10393, 10394, 10395, 10396 ],
            "E2BEG": [ 14088, 14089, 14090, 14091, 14092, 14093, 14094, 14095 ],
            "E2BEGb": [ 14096, 14097, 14098, 14099, 14100, 14101, 14102, 14103 ],
            "E2END": [ 10405, 10406, 10407, 10408, 10409, 10410, 10411, 10412 ],
            "E2MID": [ 10397, 10398, 10399, 10400, 10401, 10402, 10403, 10404 ],
            "E6BEG": [ 14104, 14105, 14106, 14107, 14108, 14109, 14110, 14111, 14112, 14113, 14114, 14115 ],
            "E6END": [ 10413, 10414, 10415, 10416, 10417, 10418, 10419, 10420, 10421, 10422, 10423, 10424 ],
            "EE4BEG": [ 14116, 14117, 14118, 14119, 14120, 14121, 14122, 14123, 14124, 14125, 14126, 14127, 14128, 14129, 14130, 14131 ],
            "EE4END": [ 10425, 10426, 10427, 10428, 10429, 10430, 10431, 10432, 10433, 10434, 10435, 10436, 10437, 10438, 10439, 10440 ],
            "FrameData": [ 10441, 10442, 10443, 10444, 10445, 10446, 10447, 10448, 10449, 10450, 10451, 10452, 10453, 10454, 10455, 10456, 10457, 10458, 10459, 10460, 10461, 10462, 10463, 10464, 10465, 10466, 10467, 10468, 10469, 10470, 10471, 10472 ],
            "FrameData_O": [ 14132, 14133, 14134, 14135, 14136, 14137, 14138, 14139, 14140, 14141, 14142, 14143, 14144, 14145, 14146, 14147, 14148, 14149, 14150, 14151, 14152, 14153, 14154, 14155, 14156, 14157, 14158, 14159, 14160, 14161, 14162, 14163 ],
            "FrameStrobe": [ 14164, 14165, 14166, 14167, 14168, 14169, 14170, 14171, 14172, 14173, 14174, 14175, 14176, 14177, 14178, 14179, 14180, 14181, 14182, 14183 ],
            "FrameStrobe_O": [ 13911, 13912, 13913, 13914, 13915, 13916, 13917, 13918, 13919, 13920, 13921, 13922, 13923, 13924, 13925, 13926, 13927, 13928, 13929, 13930 ],
            "N1BEG": [ 13931, 13932, 13933, 13934 ],
            "N1END": [ 14184, 14185, 14186, 14187 ],
            "N2BEG": [ 13943, 13944, 13945, 13946, 13947, 13948, 13949, 13950 ],
            "N2BEGb": [ 13935, 13936, 13937, 13938, 13939, 13940, 13941, 13942 ],
            "N2END": [ 14188, 14189, 14190, 14191, 14192, 14193, 14194, 14195 ],
            "N2MID": [ 14196, 14197, 14198, 14199, 14200, 14201, 14202, 14203 ],
            "N4BEG": [ 13951, 13952, 13953, 13954, 13955, 13956, 13957, 13958, 13959, 13960, 13961, 13962, 13963, 13964, 13965, 13966 ],
            "N4END": [ 14204, 14205, 14206, 14207, 14208, 14209, 14210, 14211, 14212, 14213, 14214, 14215, 14216, 14217, 14218, 14219 ],
            "NN4BEG": [ 13967, 13968, 13969, 13970, 13971, 13972, 13973, 13974, 13975, 13976, 13977, 13978, 13979, 13980, 13981, 13982 ],
            "NN4END": [ 14220, 14221, 14222, 14223, 14224, 14225, 14226, 14227, 14228, 14229, 14230, 14231, 14232, 14233, 14234, 14235 ],
            "S1BEG": [ 14236, 14237, 14238, 14239 ],
            "S1END": [ 13983, 13984, 13985, 13986 ],
            "S2BEG": [ 14240, 14241, 14242, 14243, 14244, 14245, 14246, 14247 ],
            "S2BEGb": [ 14248, 14249, 14250, 14251, 14252, 14253, 14254, 14255 ],
            "S2END": [ 13995, 13996, 13997, 13998, 13999, 14000, 14001, 14002 ],
            "S2MID": [ 13987, 13988, 13989, 13990, 13991, 13992, 13993, 13994 ],
            "S4BEG": [ 14256, 14257, 14258, 14259, 14260, 14261, 14262, 14263, 14264, 14265, 14266, 14267, 14268, 14269, 14270, 14271 ],
            "S4END": [ 14003, 14004, 14005, 14006, 14007, 14008, 14009, 14010, 14011, 14012, 14013, 14014, 14015, 14016, 14017, 14018 ],
            "SS4BEG": [ 14272, 14273, 14274, 14275, 14276, 14277, 14278, 14279, 14280, 14281, 14282, 14283, 14284, 14285, 14286, 14287 ],
            "SS4END": [ 14019, 14020, 14021, 14022, 14023, 14024, 14025, 14026, 14027, 14028, 14029, 14030, 14031, 14032, 14033, 14034 ],
            "UserCLK": [ 14288 ],
            "UserCLKo": [ 14035 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 10598, 10599, 10600, 10601 ],
            "W1END": [ 14289, 14290, 14291, 14292 ],
            "W2BEG": [ 10610, 10611, 10612, 10613, 10614, 10615, 10616, 10617 ],
            "W2BEGb": [ 10602, 10603, 10604, 10605, 10606, 10607, 10608, 10609 ],
            "W2END": [ 14293, 14294, 14295, 14296, 14297, 14298, 14299, 14300 ],
            "W2MID": [ 14301, 14302, 14303, 14304, 14305, 14306, 14307, 14308 ],
            "W6BEG": [ 10618, 10619, 10620, 10621, 10622, 10623, 10624, 10625, 10626, 10627, 10628, 10629 ],
            "W6END": [ 14309, 14310, 14311, 14312, 14313, 14314, 14315, 14316, 14317, 14318, 14319, 14320 ],
            "WW4BEG": [ 10630, 10631, 10632, 10633, 10634, 10635, 10636, 10637, 10638, 10639, 10640, 10641, 10642, 10643, 10644, 10645 ],
            "WW4END": [ 14321, 14322, 14323, 14324, 14325, 14326, 14327, 14328, 14329, 14330, 14331, 14332, 14333, 14334, 14335, 14336 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7662.2-7714.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 14337, 14338, 14339, 14340 ],
            "E1END": [ 10647, 10648, 10649, 10650 ],
            "E2BEG": [ 14341, 14342, 14343, 14344, 14345, 14346, 14347, 14348 ],
            "E2BEGb": [ 14349, 14350, 14351, 14352, 14353, 14354, 14355, 14356 ],
            "E2END": [ 10659, 10660, 10661, 10662, 10663, 10664, 10665, 10666 ],
            "E2MID": [ 10651, 10652, 10653, 10654, 10655, 10656, 10657, 10658 ],
            "E6BEG": [ 14357, 14358, 14359, 14360, 14361, 14362, 14363, 14364, 14365, 14366, 14367, 14368 ],
            "E6END": [ 10667, 10668, 10669, 10670, 10671, 10672, 10673, 10674, 10675, 10676, 10677, 10678 ],
            "EE4BEG": [ 14369, 14370, 14371, 14372, 14373, 14374, 14375, 14376, 14377, 14378, 14379, 14380, 14381, 14382, 14383, 14384 ],
            "EE4END": [ 10679, 10680, 10681, 10682, 10683, 10684, 10685, 10686, 10687, 10688, 10689, 10690, 10691, 10692, 10693, 10694 ],
            "FrameData": [ 10695, 10696, 10697, 10698, 10699, 10700, 10701, 10702, 10703, 10704, 10705, 10706, 10707, 10708, 10709, 10710, 10711, 10712, 10713, 10714, 10715, 10716, 10717, 10718, 10719, 10720, 10721, 10722, 10723, 10724, 10725, 10726 ],
            "FrameData_O": [ 14385, 14386, 14387, 14388, 14389, 14390, 14391, 14392, 14393, 14394, 14395, 14396, 14397, 14398, 14399, 14400, 14401, 14402, 14403, 14404, 14405, 14406, 14407, 14408, 14409, 14410, 14411, 14412, 14413, 14414, 14415, 14416 ],
            "FrameStrobe": [ 14417, 14418, 14419, 14420, 14421, 14422, 14423, 14424, 14425, 14426, 14427, 14428, 14429, 14430, 14431, 14432, 14433, 14434, 14435, 14436 ],
            "FrameStrobe_O": [ 14164, 14165, 14166, 14167, 14168, 14169, 14170, 14171, 14172, 14173, 14174, 14175, 14176, 14177, 14178, 14179, 14180, 14181, 14182, 14183 ],
            "N1BEG": [ 14184, 14185, 14186, 14187 ],
            "N1END": [ 14437, 14438, 14439, 14440 ],
            "N2BEG": [ 14196, 14197, 14198, 14199, 14200, 14201, 14202, 14203 ],
            "N2BEGb": [ 14188, 14189, 14190, 14191, 14192, 14193, 14194, 14195 ],
            "N2END": [ 14441, 14442, 14443, 14444, 14445, 14446, 14447, 14448 ],
            "N2MID": [ 14449, 14450, 14451, 14452, 14453, 14454, 14455, 14456 ],
            "N4BEG": [ 14204, 14205, 14206, 14207, 14208, 14209, 14210, 14211, 14212, 14213, 14214, 14215, 14216, 14217, 14218, 14219 ],
            "N4END": [ 14457, 14458, 14459, 14460, 14461, 14462, 14463, 14464, 14465, 14466, 14467, 14468, 14469, 14470, 14471, 14472 ],
            "NN4BEG": [ 14220, 14221, 14222, 14223, 14224, 14225, 14226, 14227, 14228, 14229, 14230, 14231, 14232, 14233, 14234, 14235 ],
            "NN4END": [ 14473, 14474, 14475, 14476, 14477, 14478, 14479, 14480, 14481, 14482, 14483, 14484, 14485, 14486, 14487, 14488 ],
            "S1BEG": [ 14489, 14490, 14491, 14492 ],
            "S1END": [ 14236, 14237, 14238, 14239 ],
            "S2BEG": [ 14493, 14494, 14495, 14496, 14497, 14498, 14499, 14500 ],
            "S2BEGb": [ 14501, 14502, 14503, 14504, 14505, 14506, 14507, 14508 ],
            "S2END": [ 14248, 14249, 14250, 14251, 14252, 14253, 14254, 14255 ],
            "S2MID": [ 14240, 14241, 14242, 14243, 14244, 14245, 14246, 14247 ],
            "S4BEG": [ 14509, 14510, 14511, 14512, 14513, 14514, 14515, 14516, 14517, 14518, 14519, 14520, 14521, 14522, 14523, 14524 ],
            "S4END": [ 14256, 14257, 14258, 14259, 14260, 14261, 14262, 14263, 14264, 14265, 14266, 14267, 14268, 14269, 14270, 14271 ],
            "SS4BEG": [ 14525, 14526, 14527, 14528, 14529, 14530, 14531, 14532, 14533, 14534, 14535, 14536, 14537, 14538, 14539, 14540 ],
            "SS4END": [ 14272, 14273, 14274, 14275, 14276, 14277, 14278, 14279, 14280, 14281, 14282, 14283, 14284, 14285, 14286, 14287 ],
            "UserCLK": [ 14541 ],
            "UserCLKo": [ 14288 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 10852, 10853, 10854, 10855 ],
            "W1END": [ 14542, 14543, 14544, 14545 ],
            "W2BEG": [ 10864, 10865, 10866, 10867, 10868, 10869, 10870, 10871 ],
            "W2BEGb": [ 10856, 10857, 10858, 10859, 10860, 10861, 10862, 10863 ],
            "W2END": [ 14546, 14547, 14548, 14549, 14550, 14551, 14552, 14553 ],
            "W2MID": [ 14554, 14555, 14556, 14557, 14558, 14559, 14560, 14561 ],
            "W6BEG": [ 10872, 10873, 10874, 10875, 10876, 10877, 10878, 10879, 10880, 10881, 10882, 10883 ],
            "W6END": [ 14562, 14563, 14564, 14565, 14566, 14567, 14568, 14569, 14570, 14571, 14572, 14573 ],
            "WW4BEG": [ 10884, 10885, 10886, 10887, 10888, 10889, 10890, 10891, 10892, 10893, 10894, 10895, 10896, 10897, 10898, 10899 ],
            "WW4END": [ 14574, 14575, 14576, 14577, 14578, 14579, 14580, 14581, 14582, 14583, 14584, 14585, 14586, 14587, 14588, 14589 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8241.2-8293.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 14590, 14591, 14592, 14593 ],
            "E1END": [ 10901, 10902, 10903, 10904 ],
            "E2BEG": [ 14594, 14595, 14596, 14597, 14598, 14599, 14600, 14601 ],
            "E2BEGb": [ 14602, 14603, 14604, 14605, 14606, 14607, 14608, 14609 ],
            "E2END": [ 10913, 10914, 10915, 10916, 10917, 10918, 10919, 10920 ],
            "E2MID": [ 10905, 10906, 10907, 10908, 10909, 10910, 10911, 10912 ],
            "E6BEG": [ 14610, 14611, 14612, 14613, 14614, 14615, 14616, 14617, 14618, 14619, 14620, 14621 ],
            "E6END": [ 10921, 10922, 10923, 10924, 10925, 10926, 10927, 10928, 10929, 10930, 10931, 10932 ],
            "EE4BEG": [ 14622, 14623, 14624, 14625, 14626, 14627, 14628, 14629, 14630, 14631, 14632, 14633, 14634, 14635, 14636, 14637 ],
            "EE4END": [ 10933, 10934, 10935, 10936, 10937, 10938, 10939, 10940, 10941, 10942, 10943, 10944, 10945, 10946, 10947, 10948 ],
            "FrameData": [ 10949, 10950, 10951, 10952, 10953, 10954, 10955, 10956, 10957, 10958, 10959, 10960, 10961, 10962, 10963, 10964, 10965, 10966, 10967, 10968, 10969, 10970, 10971, 10972, 10973, 10974, 10975, 10976, 10977, 10978, 10979, 10980 ],
            "FrameData_O": [ 14638, 14639, 14640, 14641, 14642, 14643, 14644, 14645, 14646, 14647, 14648, 14649, 14650, 14651, 14652, 14653, 14654, 14655, 14656, 14657, 14658, 14659, 14660, 14661, 14662, 14663, 14664, 14665, 14666, 14667, 14668, 14669 ],
            "FrameStrobe": [ 14670, 14671, 14672, 14673, 14674, 14675, 14676, 14677, 14678, 14679, 14680, 14681, 14682, 14683, 14684, 14685, 14686, 14687, 14688, 14689 ],
            "FrameStrobe_O": [ 14417, 14418, 14419, 14420, 14421, 14422, 14423, 14424, 14425, 14426, 14427, 14428, 14429, 14430, 14431, 14432, 14433, 14434, 14435, 14436 ],
            "N1BEG": [ 14437, 14438, 14439, 14440 ],
            "N1END": [ 14690, 14691, 14692, 14693 ],
            "N2BEG": [ 14449, 14450, 14451, 14452, 14453, 14454, 14455, 14456 ],
            "N2BEGb": [ 14441, 14442, 14443, 14444, 14445, 14446, 14447, 14448 ],
            "N2END": [ 14694, 14695, 14696, 14697, 14698, 14699, 14700, 14701 ],
            "N2MID": [ 14702, 14703, 14704, 14705, 14706, 14707, 14708, 14709 ],
            "N4BEG": [ 14457, 14458, 14459, 14460, 14461, 14462, 14463, 14464, 14465, 14466, 14467, 14468, 14469, 14470, 14471, 14472 ],
            "N4END": [ 14710, 14711, 14712, 14713, 14714, 14715, 14716, 14717, 14718, 14719, 14720, 14721, 14722, 14723, 14724, 14725 ],
            "NN4BEG": [ 14473, 14474, 14475, 14476, 14477, 14478, 14479, 14480, 14481, 14482, 14483, 14484, 14485, 14486, 14487, 14488 ],
            "NN4END": [ 14726, 14727, 14728, 14729, 14730, 14731, 14732, 14733, 14734, 14735, 14736, 14737, 14738, 14739, 14740, 14741 ],
            "S1BEG": [ 14742, 14743, 14744, 14745 ],
            "S1END": [ 14489, 14490, 14491, 14492 ],
            "S2BEG": [ 14746, 14747, 14748, 14749, 14750, 14751, 14752, 14753 ],
            "S2BEGb": [ 14754, 14755, 14756, 14757, 14758, 14759, 14760, 14761 ],
            "S2END": [ 14501, 14502, 14503, 14504, 14505, 14506, 14507, 14508 ],
            "S2MID": [ 14493, 14494, 14495, 14496, 14497, 14498, 14499, 14500 ],
            "S4BEG": [ 14762, 14763, 14764, 14765, 14766, 14767, 14768, 14769, 14770, 14771, 14772, 14773, 14774, 14775, 14776, 14777 ],
            "S4END": [ 14509, 14510, 14511, 14512, 14513, 14514, 14515, 14516, 14517, 14518, 14519, 14520, 14521, 14522, 14523, 14524 ],
            "SS4BEG": [ 14778, 14779, 14780, 14781, 14782, 14783, 14784, 14785, 14786, 14787, 14788, 14789, 14790, 14791, 14792, 14793 ],
            "SS4END": [ 14525, 14526, 14527, 14528, 14529, 14530, 14531, 14532, 14533, 14534, 14535, 14536, 14537, 14538, 14539, 14540 ],
            "UserCLK": [ 14794 ],
            "UserCLKo": [ 14541 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 11106, 11107, 11108, 11109 ],
            "W1END": [ 14795, 14796, 14797, 14798 ],
            "W2BEG": [ 11118, 11119, 11120, 11121, 11122, 11123, 11124, 11125 ],
            "W2BEGb": [ 11110, 11111, 11112, 11113, 11114, 11115, 11116, 11117 ],
            "W2END": [ 14799, 14800, 14801, 14802, 14803, 14804, 14805, 14806 ],
            "W2MID": [ 14807, 14808, 14809, 14810, 14811, 14812, 14813, 14814 ],
            "W6BEG": [ 11126, 11127, 11128, 11129, 11130, 11131, 11132, 11133, 11134, 11135, 11136, 11137 ],
            "W6END": [ 14815, 14816, 14817, 14818, 14819, 14820, 14821, 14822, 14823, 14824, 14825, 14826 ],
            "WW4BEG": [ 11138, 11139, 11140, 11141, 11142, 11143, 11144, 11145, 11146, 11147, 11148, 11149, 11150, 11151, 11152, 11153 ],
            "WW4END": [ 14827, 14828, 14829, 14830, 14831, 14832, 14833, 14834, 14835, 14836, 14837, 14838, 14839, 14840, 14841, 14842 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8904.2-8956.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 14843, 14844, 14845, 14846 ],
            "E1END": [ 11155, 11156, 11157, 11158 ],
            "E2BEG": [ 14847, 14848, 14849, 14850, 14851, 14852, 14853, 14854 ],
            "E2BEGb": [ 14855, 14856, 14857, 14858, 14859, 14860, 14861, 14862 ],
            "E2END": [ 11167, 11168, 11169, 11170, 11171, 11172, 11173, 11174 ],
            "E2MID": [ 11159, 11160, 11161, 11162, 11163, 11164, 11165, 11166 ],
            "E6BEG": [ 14863, 14864, 14865, 14866, 14867, 14868, 14869, 14870, 14871, 14872, 14873, 14874 ],
            "E6END": [ 11175, 11176, 11177, 11178, 11179, 11180, 11181, 11182, 11183, 11184, 11185, 11186 ],
            "EE4BEG": [ 14875, 14876, 14877, 14878, 14879, 14880, 14881, 14882, 14883, 14884, 14885, 14886, 14887, 14888, 14889, 14890 ],
            "EE4END": [ 11187, 11188, 11189, 11190, 11191, 11192, 11193, 11194, 11195, 11196, 11197, 11198, 11199, 11200, 11201, 11202 ],
            "FrameData": [ 11203, 11204, 11205, 11206, 11207, 11208, 11209, 11210, 11211, 11212, 11213, 11214, 11215, 11216, 11217, 11218, 11219, 11220, 11221, 11222, 11223, 11224, 11225, 11226, 11227, 11228, 11229, 11230, 11231, 11232, 11233, 11234 ],
            "FrameData_O": [ 14891, 14892, 14893, 14894, 14895, 14896, 14897, 14898, 14899, 14900, 14901, 14902, 14903, 14904, 14905, 14906, 14907, 14908, 14909, 14910, 14911, 14912, 14913, 14914, 14915, 14916, 14917, 14918, 14919, 14920, 14921, 14922 ],
            "FrameStrobe": [ 14923, 14924, 14925, 14926, 14927, 14928, 14929, 14930, 14931, 14932, 14933, 14934, 14935, 14936, 14937, 14938, 14939, 14940, 14941, 14942 ],
            "FrameStrobe_O": [ 14670, 14671, 14672, 14673, 14674, 14675, 14676, 14677, 14678, 14679, 14680, 14681, 14682, 14683, 14684, 14685, 14686, 14687, 14688, 14689 ],
            "N1BEG": [ 14690, 14691, 14692, 14693 ],
            "N1END": [ 14943, 14944, 14945, 14946 ],
            "N2BEG": [ 14702, 14703, 14704, 14705, 14706, 14707, 14708, 14709 ],
            "N2BEGb": [ 14694, 14695, 14696, 14697, 14698, 14699, 14700, 14701 ],
            "N2END": [ 14947, 14948, 14949, 14950, 14951, 14952, 14953, 14954 ],
            "N2MID": [ 14955, 14956, 14957, 14958, 14959, 14960, 14961, 14962 ],
            "N4BEG": [ 14710, 14711, 14712, 14713, 14714, 14715, 14716, 14717, 14718, 14719, 14720, 14721, 14722, 14723, 14724, 14725 ],
            "N4END": [ 14963, 14964, 14965, 14966, 14967, 14968, 14969, 14970, 14971, 14972, 14973, 14974, 14975, 14976, 14977, 14978 ],
            "NN4BEG": [ 14726, 14727, 14728, 14729, 14730, 14731, 14732, 14733, 14734, 14735, 14736, 14737, 14738, 14739, 14740, 14741 ],
            "NN4END": [ 14979, 14980, 14981, 14982, 14983, 14984, 14985, 14986, 14987, 14988, 14989, 14990, 14991, 14992, 14993, 14994 ],
            "S1BEG": [ 14995, 14996, 14997, 14998 ],
            "S1END": [ 14742, 14743, 14744, 14745 ],
            "S2BEG": [ 14999, 15000, 15001, 15002, 15003, 15004, 15005, 15006 ],
            "S2BEGb": [ 15007, 15008, 15009, 15010, 15011, 15012, 15013, 15014 ],
            "S2END": [ 14754, 14755, 14756, 14757, 14758, 14759, 14760, 14761 ],
            "S2MID": [ 14746, 14747, 14748, 14749, 14750, 14751, 14752, 14753 ],
            "S4BEG": [ 15015, 15016, 15017, 15018, 15019, 15020, 15021, 15022, 15023, 15024, 15025, 15026, 15027, 15028, 15029, 15030 ],
            "S4END": [ 14762, 14763, 14764, 14765, 14766, 14767, 14768, 14769, 14770, 14771, 14772, 14773, 14774, 14775, 14776, 14777 ],
            "SS4BEG": [ 15031, 15032, 15033, 15034, 15035, 15036, 15037, 15038, 15039, 15040, 15041, 15042, 15043, 15044, 15045, 15046 ],
            "SS4END": [ 14778, 14779, 14780, 14781, 14782, 14783, 14784, 14785, 14786, 14787, 14788, 14789, 14790, 14791, 14792, 14793 ],
            "UserCLK": [ 15047 ],
            "UserCLKo": [ 14794 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 11360, 11361, 11362, 11363 ],
            "W1END": [ 15048, 15049, 15050, 15051 ],
            "W2BEG": [ 11372, 11373, 11374, 11375, 11376, 11377, 11378, 11379 ],
            "W2BEGb": [ 11364, 11365, 11366, 11367, 11368, 11369, 11370, 11371 ],
            "W2END": [ 15052, 15053, 15054, 15055, 15056, 15057, 15058, 15059 ],
            "W2MID": [ 15060, 15061, 15062, 15063, 15064, 15065, 15066, 15067 ],
            "W6BEG": [ 11380, 11381, 11382, 11383, 11384, 11385, 11386, 11387, 11388, 11389, 11390, 11391 ],
            "W6END": [ 15068, 15069, 15070, 15071, 15072, 15073, 15074, 15075, 15076, 15077, 15078, 15079 ],
            "WW4BEG": [ 11392, 11393, 11394, 11395, 11396, 11397, 11398, 11399, 11400, 11401, 11402, 11403, 11404, 11405, 11406, 11407 ],
            "WW4END": [ 15080, 15081, 15082, 15083, 15084, 15085, 15086, 15087, 15088, 15089, 15090, 15091, 15092, 15093, 15094, 15095 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile": {
          "hide_name": 0,
          "type": "RegFile",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_RegFile",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9483.2-9535.2"
          },
          "port_directions": {
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "E1BEG": [ 15096, 15097, 15098, 15099 ],
            "E1END": [ 11408, 11409, 11410, 11411 ],
            "E2BEG": [ 15100, 15101, 15102, 15103, 15104, 15105, 15106, 15107 ],
            "E2BEGb": [ 15108, 15109, 15110, 15111, 15112, 15113, 15114, 15115 ],
            "E2END": [ 11420, 11421, 11422, 11423, 11424, 11425, 11426, 11427 ],
            "E2MID": [ 11412, 11413, 11414, 11415, 11416, 11417, 11418, 11419 ],
            "E6BEG": [ 15116, 15117, 15118, 15119, 15120, 15121, 15122, 15123, 15124, 15125, 15126, 15127 ],
            "E6END": [ 11428, 11429, 11430, 11431, 11432, 11433, 11434, 11435, 11436, 11437, 11438, 11439 ],
            "EE4BEG": [ 15128, 15129, 15130, 15131, 15132, 15133, 15134, 15135, 15136, 15137, 15138, 15139, 15140, 15141, 15142, 15143 ],
            "EE4END": [ 11440, 11441, 11442, 11443, 11444, 11445, 11446, 11447, 11448, 11449, 11450, 11451, 11452, 11453, 11454, 11455 ],
            "FrameData": [ 11456, 11457, 11458, 11459, 11460, 11461, 11462, 11463, 11464, 11465, 11466, 11467, 11468, 11469, 11470, 11471, 11472, 11473, 11474, 11475, 11476, 11477, 11478, 11479, 11480, 11481, 11482, 11483, 11484, 11485, 11486, 11487 ],
            "FrameData_O": [ 15144, 15145, 15146, 15147, 15148, 15149, 15150, 15151, 15152, 15153, 15154, 15155, 15156, 15157, 15158, 15159, 15160, 15161, 15162, 15163, 15164, 15165, 15166, 15167, 15168, 15169, 15170, 15171, 15172, 15173, 15174, 15175 ],
            "FrameStrobe": [ 11782, 11783, 11784, 11785, 11786, 11787, 11788, 11789, 11790, 11791, 11792, 11793, 11794, 11795, 11796, 11797, 11798, 11799, 11800, 11801 ],
            "FrameStrobe_O": [ 14923, 14924, 14925, 14926, 14927, 14928, 14929, 14930, 14931, 14932, 14933, 14934, 14935, 14936, 14937, 14938, 14939, 14940, 14941, 14942 ],
            "N1BEG": [ 14943, 14944, 14945, 14946 ],
            "N1END": [ 11802, 11803, 11804, 11805 ],
            "N2BEG": [ 14955, 14956, 14957, 14958, 14959, 14960, 14961, 14962 ],
            "N2BEGb": [ 14947, 14948, 14949, 14950, 14951, 14952, 14953, 14954 ],
            "N2END": [ 11818, 11819, 11820, 11821, 11822, 11823, 11824, 11825 ],
            "N2MID": [ 11810, 11811, 11812, 11813, 11814, 11815, 11816, 11817 ],
            "N4BEG": [ 14963, 14964, 14965, 14966, 14967, 14968, 14969, 14970, 14971, 14972, 14973, 14974, 14975, 14976, 14977, 14978 ],
            "N4END": [ 11842, 11843, 11844, 11845, 11846, 11847, 11848, 11849, 11850, 11851, 11852, 11853, 11854, 11855, 11856, 11857 ],
            "NN4BEG": [ 14979, 14980, 14981, 14982, 14983, 14984, 14985, 14986, 14987, 14988, 14989, 14990, 14991, 14992, 14993, 14994 ],
            "NN4END": [ 11874, 11875, 11876, 11877, 11878, 11879, 11880, 11881, 11882, 11883, 11884, 11885, 11886, 11887, 11888, 11889 ],
            "S1BEG": [ 11910, 11911, 11912, 11913 ],
            "S1END": [ 14995, 14996, 14997, 14998 ],
            "S2BEG": [ 11938, 11939, 11940, 11941, 11942, 11943, 11944, 11945 ],
            "S2BEGb": [ 11930, 11931, 11932, 11933, 11934, 11935, 11936, 11937 ],
            "S2END": [ 15007, 15008, 15009, 15010, 15011, 15012, 15013, 15014 ],
            "S2MID": [ 14999, 15000, 15001, 15002, 15003, 15004, 15005, 15006 ],
            "S4BEG": [ 11962, 11963, 11964, 11965, 11966, 11967, 11968, 11969, 11970, 11971, 11972, 11973, 11974, 11975, 11976, 11977 ],
            "S4END": [ 15015, 15016, 15017, 15018, 15019, 15020, 15021, 15022, 15023, 15024, 15025, 15026, 15027, 15028, 15029, 15030 ],
            "SS4BEG": [ 11994, 11995, 11996, 11997, 11998, 11999, 12000, 12001, 12002, 12003, 12004, 12005, 12006, 12007, 12008, 12009 ],
            "SS4END": [ 15031, 15032, 15033, 15034, 15035, 15036, 15037, 15038, 15039, 15040, 15041, 15042, 15043, 15044, 15045, 15046 ],
            "UserCLK": [ 12011 ],
            "UserCLKo": [ 15047 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 11488, 11489, 11490, 11491 ],
            "W1END": [ 15176, 15177, 15178, 15179 ],
            "W2BEG": [ 11500, 11501, 11502, 11503, 11504, 11505, 11506, 11507 ],
            "W2BEGb": [ 11492, 11493, 11494, 11495, 11496, 11497, 11498, 11499 ],
            "W2END": [ 15180, 15181, 15182, 15183, 15184, 15185, 15186, 15187 ],
            "W2MID": [ 15188, 15189, 15190, 15191, 15192, 15193, 15194, 15195 ],
            "W6BEG": [ 11508, 11509, 11510, 11511, 11512, 11513, 11514, 11515, 11516, 11517, 11518, 11519 ],
            "W6END": [ 15196, 15197, 15198, 15199, 15200, 15201, 15202, 15203, 15204, 15205, 15206, 15207 ],
            "WW4BEG": [ 11520, 11521, 11522, 11523, 11524, 11525, 11526, 11527, 11528, 11529, 11530, 11531, 11532, 11533, 11534, 11535 ],
            "WW4END": [ 15208, 15209, 15210, 15211, 15212, 15213, 15214, 15215, 15216, 15217, 15218, 15219, 15220, 15221, 15222, 15223 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single": {
          "hide_name": 0,
          "type": "N_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_N_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4193.15-4214.2"
          },
          "port_directions": {
            "Ci": "input",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 15224 ],
            "FrameStrobe": [ 15225, 15226, 15227, 15228, 15229, 15230, 15231, 15232, 15233, 15234, 15235, 15236, 15237, 15238, 15239, 15240, 15241, 15242, 15243, 15244 ],
            "FrameStrobe_O": [ 15245, 15246, 15247, 15248, 15249, 15250, 15251, 15252, 15253, 15254, 15255, 15256, 15257, 15258, 15259, 15260, 15261, 15262, 15263, 15264 ],
            "N1END": [ 15265, 15266, 15267, 15268 ],
            "N2END": [ 15269, 15270, 15271, 15272, 15273, 15274, 15275, 15276 ],
            "N2MID": [ 15277, 15278, 15279, 15280, 15281, 15282, 15283, 15284 ],
            "N4END": [ 15285, 15286, 15287, 15288, 15289, 15290, 15291, 15292, 15293, 15294, 15295, 15296, 15297, 15298, 15299, 15300 ],
            "NN4END": [ 15301, 15302, 15303, 15304, 15305, 15306, 15307, 15308, 15309, 15310, 15311, 15312, 15313, 15314, 15315, 15316 ],
            "S1BEG": [ 15317, 15318, 15319, 15320 ],
            "S2BEG": [ 15321, 15322, 15323, 15324, 15325, 15326, 15327, 15328 ],
            "S2BEGb": [ 15329, 15330, 15331, 15332, 15333, 15334, 15335, 15336 ],
            "S4BEG": [ 15337, 15338, 15339, 15340, 15341, 15342, 15343, 15344, 15345, 15346, 15347, 15348, 15349, 15350, 15351, 15352 ],
            "SS4BEG": [ 15353, 15354, 15355, 15356, 15357, 15358, 15359, 15360, 15361, 15362, 15363, 15364, 15365, 15366, 15367, 15368 ],
            "UserCLK": [ 15369 ],
            "UserCLKo": [ 15370 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10207.2-10261.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 15371 ],
            "Co": [ 15372 ],
            "E1BEG": [ 15373, 15374, 15375, 15376 ],
            "E1END": [ 11682, 11683, 11684, 11685 ],
            "E2BEG": [ 15377, 15378, 15379, 15380, 15381, 15382, 15383, 15384 ],
            "E2BEGb": [ 15385, 15386, 15387, 15388, 15389, 15390, 15391, 15392 ],
            "E2END": [ 11694, 11695, 11696, 11697, 11698, 11699, 11700, 11701 ],
            "E2MID": [ 11686, 11687, 11688, 11689, 11690, 11691, 11692, 11693 ],
            "E6BEG": [ 15393, 15394, 15395, 15396, 15397, 15398, 15399, 15400, 15401, 15402, 15403, 15404 ],
            "E6END": [ 11702, 11703, 11704, 11705, 11706, 11707, 11708, 11709, 11710, 11711, 11712, 11713 ],
            "EE4BEG": [ 15405, 15406, 15407, 15408, 15409, 15410, 15411, 15412, 15413, 15414, 15415, 15416, 15417, 15418, 15419, 15420 ],
            "EE4END": [ 11714, 11715, 11716, 11717, 11718, 11719, 11720, 11721, 11722, 11723, 11724, 11725, 11726, 11727, 11728, 11729 ],
            "FrameData": [ 11730, 11731, 11732, 11733, 11734, 11735, 11736, 11737, 11738, 11739, 11740, 11741, 11742, 11743, 11744, 11745, 11746, 11747, 11748, 11749, 11750, 11751, 11752, 11753, 11754, 11755, 11756, 11757, 11758, 11759, 11760, 11761 ],
            "FrameData_O": [ 15421, 15422, 15423, 15424, 15425, 15426, 15427, 15428, 15429, 15430, 15431, 15432, 15433, 15434, 15435, 15436, 15437, 15438, 15439, 15440, 15441, 15442, 15443, 15444, 15445, 15446, 15447, 15448, 15449, 15450, 15451, 15452 ],
            "FrameStrobe": [ 15453, 15454, 15455, 15456, 15457, 15458, 15459, 15460, 15461, 15462, 15463, 15464, 15465, 15466, 15467, 15468, 15469, 15470, 15471, 15472 ],
            "FrameStrobe_O": [ 15473, 15474, 15475, 15476, 15477, 15478, 15479, 15480, 15481, 15482, 15483, 15484, 15485, 15486, 15487, 15488, 15489, 15490, 15491, 15492 ],
            "N1BEG": [ 15493, 15494, 15495, 15496 ],
            "N1END": [ 15497, 15498, 15499, 15500 ],
            "N2BEG": [ 15501, 15502, 15503, 15504, 15505, 15506, 15507, 15508 ],
            "N2BEGb": [ 15509, 15510, 15511, 15512, 15513, 15514, 15515, 15516 ],
            "N2END": [ 15517, 15518, 15519, 15520, 15521, 15522, 15523, 15524 ],
            "N2MID": [ 15525, 15526, 15527, 15528, 15529, 15530, 15531, 15532 ],
            "N4BEG": [ 15533, 15534, 15535, 15536, 15537, 15538, 15539, 15540, 15541, 15542, 15543, 15544, 15545, 15546, 15547, 15548 ],
            "N4END": [ 15549, 15550, 15551, 15552, 15553, 15554, 15555, 15556, 15557, 15558, 15559, 15560, 15561, 15562, 15563, 15564 ],
            "NN4BEG": [ 15565, 15566, 15567, 15568, 15569, 15570, 15571, 15572, 15573, 15574, 15575, 15576, 15577, 15578, 15579, 15580 ],
            "NN4END": [ 15581, 15582, 15583, 15584, 15585, 15586, 15587, 15588, 15589, 15590, 15591, 15592, 15593, 15594, 15595, 15596 ],
            "S1BEG": [ 15597, 15598, 15599, 15600 ],
            "S1END": [ 15601, 15602, 15603, 15604 ],
            "S2BEG": [ 15605, 15606, 15607, 15608, 15609, 15610, 15611, 15612 ],
            "S2BEGb": [ 15613, 15614, 15615, 15616, 15617, 15618, 15619, 15620 ],
            "S2END": [ 15621, 15622, 15623, 15624, 15625, 15626, 15627, 15628 ],
            "S2MID": [ 15629, 15630, 15631, 15632, 15633, 15634, 15635, 15636 ],
            "S4BEG": [ 15637, 15638, 15639, 15640, 15641, 15642, 15643, 15644, 15645, 15646, 15647, 15648, 15649, 15650, 15651, 15652 ],
            "S4END": [ 15653, 15654, 15655, 15656, 15657, 15658, 15659, 15660, 15661, 15662, 15663, 15664, 15665, 15666, 15667, 15668 ],
            "SS4BEG": [ 15669, 15670, 15671, 15672, 15673, 15674, 15675, 15676, 15677, 15678, 15679, 15680, 15681, 15682, 15683, 15684 ],
            "SS4END": [ 15685, 15686, 15687, 15688, 15689, 15690, 15691, 15692, 15693, 15694, 15695, 15696, 15697, 15698, 15699, 15700 ],
            "UserCLK": [ 15701 ],
            "UserCLKo": [ 15702 ],
            "W1BEG": [ 12012, 12013, 12014, 12015 ],
            "W1END": [ 15703, 15704, 15705, 15706 ],
            "W2BEG": [ 12024, 12025, 12026, 12027, 12028, 12029, 12030, 12031 ],
            "W2BEGb": [ 12016, 12017, 12018, 12019, 12020, 12021, 12022, 12023 ],
            "W2END": [ 15707, 15708, 15709, 15710, 15711, 15712, 15713, 15714 ],
            "W2MID": [ 15715, 15716, 15717, 15718, 15719, 15720, 15721, 15722 ],
            "W6BEG": [ 12032, 12033, 12034, 12035, 12036, 12037, 12038, 12039, 12040, 12041, 12042, 12043 ],
            "W6END": [ 15723, 15724, 15725, 15726, 15727, 15728, 15729, 15730, 15731, 15732, 15733, 15734 ],
            "WW4BEG": [ 12044, 12045, 12046, 12047, 12048, 12049, 12050, 12051, 12052, 12053, 12054, 12055, 12056, 12057, 12058, 12059 ],
            "WW4END": [ 15735, 15736, 15737, 15738, 15739, 15740, 15741, 15742, 15743, 15744, 15745, 15746, 15747, 15748, 15749, 15750 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10786.2-10840.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 15751 ],
            "Co": [ 15371 ],
            "E1BEG": [ 15752, 15753, 15754, 15755 ],
            "E1END": [ 12060, 12061, 12062, 12063 ],
            "E2BEG": [ 15756, 15757, 15758, 15759, 15760, 15761, 15762, 15763 ],
            "E2BEGb": [ 15764, 15765, 15766, 15767, 15768, 15769, 15770, 15771 ],
            "E2END": [ 12072, 12073, 12074, 12075, 12076, 12077, 12078, 12079 ],
            "E2MID": [ 12064, 12065, 12066, 12067, 12068, 12069, 12070, 12071 ],
            "E6BEG": [ 15772, 15773, 15774, 15775, 15776, 15777, 15778, 15779, 15780, 15781, 15782, 15783 ],
            "E6END": [ 12080, 12081, 12082, 12083, 12084, 12085, 12086, 12087, 12088, 12089, 12090, 12091 ],
            "EE4BEG": [ 15784, 15785, 15786, 15787, 15788, 15789, 15790, 15791, 15792, 15793, 15794, 15795, 15796, 15797, 15798, 15799 ],
            "EE4END": [ 12092, 12093, 12094, 12095, 12096, 12097, 12098, 12099, 12100, 12101, 12102, 12103, 12104, 12105, 12106, 12107 ],
            "FrameData": [ 12108, 12109, 12110, 12111, 12112, 12113, 12114, 12115, 12116, 12117, 12118, 12119, 12120, 12121, 12122, 12123, 12124, 12125, 12126, 12127, 12128, 12129, 12130, 12131, 12132, 12133, 12134, 12135, 12136, 12137, 12138, 12139 ],
            "FrameData_O": [ 15800, 15801, 15802, 15803, 15804, 15805, 15806, 15807, 15808, 15809, 15810, 15811, 15812, 15813, 15814, 15815, 15816, 15817, 15818, 15819, 15820, 15821, 15822, 15823, 15824, 15825, 15826, 15827, 15828, 15829, 15830, 15831 ],
            "FrameStrobe": [ 15832, 15833, 15834, 15835, 15836, 15837, 15838, 15839, 15840, 15841, 15842, 15843, 15844, 15845, 15846, 15847, 15848, 15849, 15850, 15851 ],
            "FrameStrobe_O": [ 15453, 15454, 15455, 15456, 15457, 15458, 15459, 15460, 15461, 15462, 15463, 15464, 15465, 15466, 15467, 15468, 15469, 15470, 15471, 15472 ],
            "N1BEG": [ 15497, 15498, 15499, 15500 ],
            "N1END": [ 15852, 15853, 15854, 15855 ],
            "N2BEG": [ 15525, 15526, 15527, 15528, 15529, 15530, 15531, 15532 ],
            "N2BEGb": [ 15517, 15518, 15519, 15520, 15521, 15522, 15523, 15524 ],
            "N2END": [ 15856, 15857, 15858, 15859, 15860, 15861, 15862, 15863 ],
            "N2MID": [ 15864, 15865, 15866, 15867, 15868, 15869, 15870, 15871 ],
            "N4BEG": [ 15549, 15550, 15551, 15552, 15553, 15554, 15555, 15556, 15557, 15558, 15559, 15560, 15561, 15562, 15563, 15564 ],
            "N4END": [ 15872, 15873, 15874, 15875, 15876, 15877, 15878, 15879, 15880, 15881, 15882, 15883, 15884, 15885, 15886, 15887 ],
            "NN4BEG": [ 15581, 15582, 15583, 15584, 15585, 15586, 15587, 15588, 15589, 15590, 15591, 15592, 15593, 15594, 15595, 15596 ],
            "NN4END": [ 15888, 15889, 15890, 15891, 15892, 15893, 15894, 15895, 15896, 15897, 15898, 15899, 15900, 15901, 15902, 15903 ],
            "S1BEG": [ 15904, 15905, 15906, 15907 ],
            "S1END": [ 15597, 15598, 15599, 15600 ],
            "S2BEG": [ 15908, 15909, 15910, 15911, 15912, 15913, 15914, 15915 ],
            "S2BEGb": [ 15916, 15917, 15918, 15919, 15920, 15921, 15922, 15923 ],
            "S2END": [ 15613, 15614, 15615, 15616, 15617, 15618, 15619, 15620 ],
            "S2MID": [ 15605, 15606, 15607, 15608, 15609, 15610, 15611, 15612 ],
            "S4BEG": [ 15924, 15925, 15926, 15927, 15928, 15929, 15930, 15931, 15932, 15933, 15934, 15935, 15936, 15937, 15938, 15939 ],
            "S4END": [ 15637, 15638, 15639, 15640, 15641, 15642, 15643, 15644, 15645, 15646, 15647, 15648, 15649, 15650, 15651, 15652 ],
            "SS4BEG": [ 15940, 15941, 15942, 15943, 15944, 15945, 15946, 15947, 15948, 15949, 15950, 15951, 15952, 15953, 15954, 15955 ],
            "SS4END": [ 15669, 15670, 15671, 15672, 15673, 15674, 15675, 15676, 15677, 15678, 15679, 15680, 15681, 15682, 15683, 15684 ],
            "UserCLK": [ 15956 ],
            "UserCLKo": [ 15701 ],
            "W1BEG": [ 12265, 12266, 12267, 12268 ],
            "W1END": [ 15957, 15958, 15959, 15960 ],
            "W2BEG": [ 12277, 12278, 12279, 12280, 12281, 12282, 12283, 12284 ],
            "W2BEGb": [ 12269, 12270, 12271, 12272, 12273, 12274, 12275, 12276 ],
            "W2END": [ 15961, 15962, 15963, 15964, 15965, 15966, 15967, 15968 ],
            "W2MID": [ 15969, 15970, 15971, 15972, 15973, 15974, 15975, 15976 ],
            "W6BEG": [ 12285, 12286, 12287, 12288, 12289, 12290, 12291, 12292, 12293, 12294, 12295, 12296 ],
            "W6END": [ 15977, 15978, 15979, 15980, 15981, 15982, 15983, 15984, 15985, 15986, 15987, 15988 ],
            "WW4BEG": [ 12297, 12298, 12299, 12300, 12301, 12302, 12303, 12304, 12305, 12306, 12307, 12308, 12309, 12310, 12311, 12312 ],
            "WW4END": [ 15989, 15990, 15991, 15992, 15993, 15994, 15995, 15996, 15997, 15998, 15999, 16000, 16001, 16002, 16003, 16004 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11449.2-11503.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 16005 ],
            "Co": [ 15751 ],
            "E1BEG": [ 16006, 16007, 16008, 16009 ],
            "E1END": [ 12313, 12314, 12315, 12316 ],
            "E2BEG": [ 16010, 16011, 16012, 16013, 16014, 16015, 16016, 16017 ],
            "E2BEGb": [ 16018, 16019, 16020, 16021, 16022, 16023, 16024, 16025 ],
            "E2END": [ 12325, 12326, 12327, 12328, 12329, 12330, 12331, 12332 ],
            "E2MID": [ 12317, 12318, 12319, 12320, 12321, 12322, 12323, 12324 ],
            "E6BEG": [ 16026, 16027, 16028, 16029, 16030, 16031, 16032, 16033, 16034, 16035, 16036, 16037 ],
            "E6END": [ 12333, 12334, 12335, 12336, 12337, 12338, 12339, 12340, 12341, 12342, 12343, 12344 ],
            "EE4BEG": [ 16038, 16039, 16040, 16041, 16042, 16043, 16044, 16045, 16046, 16047, 16048, 16049, 16050, 16051, 16052, 16053 ],
            "EE4END": [ 12345, 12346, 12347, 12348, 12349, 12350, 12351, 12352, 12353, 12354, 12355, 12356, 12357, 12358, 12359, 12360 ],
            "FrameData": [ 12361, 12362, 12363, 12364, 12365, 12366, 12367, 12368, 12369, 12370, 12371, 12372, 12373, 12374, 12375, 12376, 12377, 12378, 12379, 12380, 12381, 12382, 12383, 12384, 12385, 12386, 12387, 12388, 12389, 12390, 12391, 12392 ],
            "FrameData_O": [ 16054, 16055, 16056, 16057, 16058, 16059, 16060, 16061, 16062, 16063, 16064, 16065, 16066, 16067, 16068, 16069, 16070, 16071, 16072, 16073, 16074, 16075, 16076, 16077, 16078, 16079, 16080, 16081, 16082, 16083, 16084, 16085 ],
            "FrameStrobe": [ 16086, 16087, 16088, 16089, 16090, 16091, 16092, 16093, 16094, 16095, 16096, 16097, 16098, 16099, 16100, 16101, 16102, 16103, 16104, 16105 ],
            "FrameStrobe_O": [ 15832, 15833, 15834, 15835, 15836, 15837, 15838, 15839, 15840, 15841, 15842, 15843, 15844, 15845, 15846, 15847, 15848, 15849, 15850, 15851 ],
            "N1BEG": [ 15852, 15853, 15854, 15855 ],
            "N1END": [ 16106, 16107, 16108, 16109 ],
            "N2BEG": [ 15864, 15865, 15866, 15867, 15868, 15869, 15870, 15871 ],
            "N2BEGb": [ 15856, 15857, 15858, 15859, 15860, 15861, 15862, 15863 ],
            "N2END": [ 16110, 16111, 16112, 16113, 16114, 16115, 16116, 16117 ],
            "N2MID": [ 16118, 16119, 16120, 16121, 16122, 16123, 16124, 16125 ],
            "N4BEG": [ 15872, 15873, 15874, 15875, 15876, 15877, 15878, 15879, 15880, 15881, 15882, 15883, 15884, 15885, 15886, 15887 ],
            "N4END": [ 16126, 16127, 16128, 16129, 16130, 16131, 16132, 16133, 16134, 16135, 16136, 16137, 16138, 16139, 16140, 16141 ],
            "NN4BEG": [ 15888, 15889, 15890, 15891, 15892, 15893, 15894, 15895, 15896, 15897, 15898, 15899, 15900, 15901, 15902, 15903 ],
            "NN4END": [ 16142, 16143, 16144, 16145, 16146, 16147, 16148, 16149, 16150, 16151, 16152, 16153, 16154, 16155, 16156, 16157 ],
            "S1BEG": [ 16158, 16159, 16160, 16161 ],
            "S1END": [ 15904, 15905, 15906, 15907 ],
            "S2BEG": [ 16162, 16163, 16164, 16165, 16166, 16167, 16168, 16169 ],
            "S2BEGb": [ 16170, 16171, 16172, 16173, 16174, 16175, 16176, 16177 ],
            "S2END": [ 15916, 15917, 15918, 15919, 15920, 15921, 15922, 15923 ],
            "S2MID": [ 15908, 15909, 15910, 15911, 15912, 15913, 15914, 15915 ],
            "S4BEG": [ 16178, 16179, 16180, 16181, 16182, 16183, 16184, 16185, 16186, 16187, 16188, 16189, 16190, 16191, 16192, 16193 ],
            "S4END": [ 15924, 15925, 15926, 15927, 15928, 15929, 15930, 15931, 15932, 15933, 15934, 15935, 15936, 15937, 15938, 15939 ],
            "SS4BEG": [ 16194, 16195, 16196, 16197, 16198, 16199, 16200, 16201, 16202, 16203, 16204, 16205, 16206, 16207, 16208, 16209 ],
            "SS4END": [ 15940, 15941, 15942, 15943, 15944, 15945, 15946, 15947, 15948, 15949, 15950, 15951, 15952, 15953, 15954, 15955 ],
            "UserCLK": [ 16210 ],
            "UserCLKo": [ 15956 ],
            "W1BEG": [ 12518, 12519, 12520, 12521 ],
            "W1END": [ 16211, 16212, 16213, 16214 ],
            "W2BEG": [ 12530, 12531, 12532, 12533, 12534, 12535, 12536, 12537 ],
            "W2BEGb": [ 12522, 12523, 12524, 12525, 12526, 12527, 12528, 12529 ],
            "W2END": [ 16215, 16216, 16217, 16218, 16219, 16220, 16221, 16222 ],
            "W2MID": [ 16223, 16224, 16225, 16226, 16227, 16228, 16229, 16230 ],
            "W6BEG": [ 12538, 12539, 12540, 12541, 12542, 12543, 12544, 12545, 12546, 12547, 12548, 12549 ],
            "W6END": [ 16231, 16232, 16233, 16234, 16235, 16236, 16237, 16238, 16239, 16240, 16241, 16242 ],
            "WW4BEG": [ 12550, 12551, 12552, 12553, 12554, 12555, 12556, 12557, 12558, 12559, 12560, 12561, 12562, 12563, 12564, 12565 ],
            "WW4END": [ 16243, 16244, 16245, 16246, 16247, 16248, 16249, 16250, 16251, 16252, 16253, 16254, 16255, 16256, 16257, 16258 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12028.2-12082.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 16259 ],
            "Co": [ 16005 ],
            "E1BEG": [ 16260, 16261, 16262, 16263 ],
            "E1END": [ 12566, 12567, 12568, 12569 ],
            "E2BEG": [ 16264, 16265, 16266, 16267, 16268, 16269, 16270, 16271 ],
            "E2BEGb": [ 16272, 16273, 16274, 16275, 16276, 16277, 16278, 16279 ],
            "E2END": [ 12578, 12579, 12580, 12581, 12582, 12583, 12584, 12585 ],
            "E2MID": [ 12570, 12571, 12572, 12573, 12574, 12575, 12576, 12577 ],
            "E6BEG": [ 16280, 16281, 16282, 16283, 16284, 16285, 16286, 16287, 16288, 16289, 16290, 16291 ],
            "E6END": [ 12586, 12587, 12588, 12589, 12590, 12591, 12592, 12593, 12594, 12595, 12596, 12597 ],
            "EE4BEG": [ 16292, 16293, 16294, 16295, 16296, 16297, 16298, 16299, 16300, 16301, 16302, 16303, 16304, 16305, 16306, 16307 ],
            "EE4END": [ 12598, 12599, 12600, 12601, 12602, 12603, 12604, 12605, 12606, 12607, 12608, 12609, 12610, 12611, 12612, 12613 ],
            "FrameData": [ 12614, 12615, 12616, 12617, 12618, 12619, 12620, 12621, 12622, 12623, 12624, 12625, 12626, 12627, 12628, 12629, 12630, 12631, 12632, 12633, 12634, 12635, 12636, 12637, 12638, 12639, 12640, 12641, 12642, 12643, 12644, 12645 ],
            "FrameData_O": [ 16308, 16309, 16310, 16311, 16312, 16313, 16314, 16315, 16316, 16317, 16318, 16319, 16320, 16321, 16322, 16323, 16324, 16325, 16326, 16327, 16328, 16329, 16330, 16331, 16332, 16333, 16334, 16335, 16336, 16337, 16338, 16339 ],
            "FrameStrobe": [ 16340, 16341, 16342, 16343, 16344, 16345, 16346, 16347, 16348, 16349, 16350, 16351, 16352, 16353, 16354, 16355, 16356, 16357, 16358, 16359 ],
            "FrameStrobe_O": [ 16086, 16087, 16088, 16089, 16090, 16091, 16092, 16093, 16094, 16095, 16096, 16097, 16098, 16099, 16100, 16101, 16102, 16103, 16104, 16105 ],
            "N1BEG": [ 16106, 16107, 16108, 16109 ],
            "N1END": [ 16360, 16361, 16362, 16363 ],
            "N2BEG": [ 16118, 16119, 16120, 16121, 16122, 16123, 16124, 16125 ],
            "N2BEGb": [ 16110, 16111, 16112, 16113, 16114, 16115, 16116, 16117 ],
            "N2END": [ 16364, 16365, 16366, 16367, 16368, 16369, 16370, 16371 ],
            "N2MID": [ 16372, 16373, 16374, 16375, 16376, 16377, 16378, 16379 ],
            "N4BEG": [ 16126, 16127, 16128, 16129, 16130, 16131, 16132, 16133, 16134, 16135, 16136, 16137, 16138, 16139, 16140, 16141 ],
            "N4END": [ 16380, 16381, 16382, 16383, 16384, 16385, 16386, 16387, 16388, 16389, 16390, 16391, 16392, 16393, 16394, 16395 ],
            "NN4BEG": [ 16142, 16143, 16144, 16145, 16146, 16147, 16148, 16149, 16150, 16151, 16152, 16153, 16154, 16155, 16156, 16157 ],
            "NN4END": [ 16396, 16397, 16398, 16399, 16400, 16401, 16402, 16403, 16404, 16405, 16406, 16407, 16408, 16409, 16410, 16411 ],
            "S1BEG": [ 16412, 16413, 16414, 16415 ],
            "S1END": [ 16158, 16159, 16160, 16161 ],
            "S2BEG": [ 16416, 16417, 16418, 16419, 16420, 16421, 16422, 16423 ],
            "S2BEGb": [ 16424, 16425, 16426, 16427, 16428, 16429, 16430, 16431 ],
            "S2END": [ 16170, 16171, 16172, 16173, 16174, 16175, 16176, 16177 ],
            "S2MID": [ 16162, 16163, 16164, 16165, 16166, 16167, 16168, 16169 ],
            "S4BEG": [ 16432, 16433, 16434, 16435, 16436, 16437, 16438, 16439, 16440, 16441, 16442, 16443, 16444, 16445, 16446, 16447 ],
            "S4END": [ 16178, 16179, 16180, 16181, 16182, 16183, 16184, 16185, 16186, 16187, 16188, 16189, 16190, 16191, 16192, 16193 ],
            "SS4BEG": [ 16448, 16449, 16450, 16451, 16452, 16453, 16454, 16455, 16456, 16457, 16458, 16459, 16460, 16461, 16462, 16463 ],
            "SS4END": [ 16194, 16195, 16196, 16197, 16198, 16199, 16200, 16201, 16202, 16203, 16204, 16205, 16206, 16207, 16208, 16209 ],
            "UserCLK": [ 16464 ],
            "UserCLKo": [ 16210 ],
            "W1BEG": [ 12771, 12772, 12773, 12774 ],
            "W1END": [ 16465, 16466, 16467, 16468 ],
            "W2BEG": [ 12783, 12784, 12785, 12786, 12787, 12788, 12789, 12790 ],
            "W2BEGb": [ 12775, 12776, 12777, 12778, 12779, 12780, 12781, 12782 ],
            "W2END": [ 16469, 16470, 16471, 16472, 16473, 16474, 16475, 16476 ],
            "W2MID": [ 16477, 16478, 16479, 16480, 16481, 16482, 16483, 16484 ],
            "W6BEG": [ 12791, 12792, 12793, 12794, 12795, 12796, 12797, 12798, 12799, 12800, 12801, 12802 ],
            "W6END": [ 16485, 16486, 16487, 16488, 16489, 16490, 16491, 16492, 16493, 16494, 16495, 16496 ],
            "WW4BEG": [ 12803, 12804, 12805, 12806, 12807, 12808, 12809, 12810, 12811, 12812, 12813, 12814, 12815, 12816, 12817, 12818 ],
            "WW4END": [ 16497, 16498, 16499, 16500, 16501, 16502, 16503, 16504, 16505, 16506, 16507, 16508, 16509, 16510, 16511, 16512 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12691.2-12745.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 16513 ],
            "Co": [ 16259 ],
            "E1BEG": [ 16514, 16515, 16516, 16517 ],
            "E1END": [ 12819, 12820, 12821, 12822 ],
            "E2BEG": [ 16518, 16519, 16520, 16521, 16522, 16523, 16524, 16525 ],
            "E2BEGb": [ 16526, 16527, 16528, 16529, 16530, 16531, 16532, 16533 ],
            "E2END": [ 12831, 12832, 12833, 12834, 12835, 12836, 12837, 12838 ],
            "E2MID": [ 12823, 12824, 12825, 12826, 12827, 12828, 12829, 12830 ],
            "E6BEG": [ 16534, 16535, 16536, 16537, 16538, 16539, 16540, 16541, 16542, 16543, 16544, 16545 ],
            "E6END": [ 12839, 12840, 12841, 12842, 12843, 12844, 12845, 12846, 12847, 12848, 12849, 12850 ],
            "EE4BEG": [ 16546, 16547, 16548, 16549, 16550, 16551, 16552, 16553, 16554, 16555, 16556, 16557, 16558, 16559, 16560, 16561 ],
            "EE4END": [ 12851, 12852, 12853, 12854, 12855, 12856, 12857, 12858, 12859, 12860, 12861, 12862, 12863, 12864, 12865, 12866 ],
            "FrameData": [ 12867, 12868, 12869, 12870, 12871, 12872, 12873, 12874, 12875, 12876, 12877, 12878, 12879, 12880, 12881, 12882, 12883, 12884, 12885, 12886, 12887, 12888, 12889, 12890, 12891, 12892, 12893, 12894, 12895, 12896, 12897, 12898 ],
            "FrameData_O": [ 16562, 16563, 16564, 16565, 16566, 16567, 16568, 16569, 16570, 16571, 16572, 16573, 16574, 16575, 16576, 16577, 16578, 16579, 16580, 16581, 16582, 16583, 16584, 16585, 16586, 16587, 16588, 16589, 16590, 16591, 16592, 16593 ],
            "FrameStrobe": [ 16594, 16595, 16596, 16597, 16598, 16599, 16600, 16601, 16602, 16603, 16604, 16605, 16606, 16607, 16608, 16609, 16610, 16611, 16612, 16613 ],
            "FrameStrobe_O": [ 16340, 16341, 16342, 16343, 16344, 16345, 16346, 16347, 16348, 16349, 16350, 16351, 16352, 16353, 16354, 16355, 16356, 16357, 16358, 16359 ],
            "N1BEG": [ 16360, 16361, 16362, 16363 ],
            "N1END": [ 16614, 16615, 16616, 16617 ],
            "N2BEG": [ 16372, 16373, 16374, 16375, 16376, 16377, 16378, 16379 ],
            "N2BEGb": [ 16364, 16365, 16366, 16367, 16368, 16369, 16370, 16371 ],
            "N2END": [ 16618, 16619, 16620, 16621, 16622, 16623, 16624, 16625 ],
            "N2MID": [ 16626, 16627, 16628, 16629, 16630, 16631, 16632, 16633 ],
            "N4BEG": [ 16380, 16381, 16382, 16383, 16384, 16385, 16386, 16387, 16388, 16389, 16390, 16391, 16392, 16393, 16394, 16395 ],
            "N4END": [ 16634, 16635, 16636, 16637, 16638, 16639, 16640, 16641, 16642, 16643, 16644, 16645, 16646, 16647, 16648, 16649 ],
            "NN4BEG": [ 16396, 16397, 16398, 16399, 16400, 16401, 16402, 16403, 16404, 16405, 16406, 16407, 16408, 16409, 16410, 16411 ],
            "NN4END": [ 16650, 16651, 16652, 16653, 16654, 16655, 16656, 16657, 16658, 16659, 16660, 16661, 16662, 16663, 16664, 16665 ],
            "S1BEG": [ 16666, 16667, 16668, 16669 ],
            "S1END": [ 16412, 16413, 16414, 16415 ],
            "S2BEG": [ 16670, 16671, 16672, 16673, 16674, 16675, 16676, 16677 ],
            "S2BEGb": [ 16678, 16679, 16680, 16681, 16682, 16683, 16684, 16685 ],
            "S2END": [ 16424, 16425, 16426, 16427, 16428, 16429, 16430, 16431 ],
            "S2MID": [ 16416, 16417, 16418, 16419, 16420, 16421, 16422, 16423 ],
            "S4BEG": [ 16686, 16687, 16688, 16689, 16690, 16691, 16692, 16693, 16694, 16695, 16696, 16697, 16698, 16699, 16700, 16701 ],
            "S4END": [ 16432, 16433, 16434, 16435, 16436, 16437, 16438, 16439, 16440, 16441, 16442, 16443, 16444, 16445, 16446, 16447 ],
            "SS4BEG": [ 16702, 16703, 16704, 16705, 16706, 16707, 16708, 16709, 16710, 16711, 16712, 16713, 16714, 16715, 16716, 16717 ],
            "SS4END": [ 16448, 16449, 16450, 16451, 16452, 16453, 16454, 16455, 16456, 16457, 16458, 16459, 16460, 16461, 16462, 16463 ],
            "UserCLK": [ 16718 ],
            "UserCLKo": [ 16464 ],
            "W1BEG": [ 13024, 13025, 13026, 13027 ],
            "W1END": [ 16719, 16720, 16721, 16722 ],
            "W2BEG": [ 13036, 13037, 13038, 13039, 13040, 13041, 13042, 13043 ],
            "W2BEGb": [ 13028, 13029, 13030, 13031, 13032, 13033, 13034, 13035 ],
            "W2END": [ 16723, 16724, 16725, 16726, 16727, 16728, 16729, 16730 ],
            "W2MID": [ 16731, 16732, 16733, 16734, 16735, 16736, 16737, 16738 ],
            "W6BEG": [ 13044, 13045, 13046, 13047, 13048, 13049, 13050, 13051, 13052, 13053, 13054, 13055 ],
            "W6END": [ 16739, 16740, 16741, 16742, 16743, 16744, 16745, 16746, 16747, 16748, 16749, 16750 ],
            "WW4BEG": [ 13056, 13057, 13058, 13059, 13060, 13061, 13062, 13063, 13064, 13065, 13066, 13067, 13068, 13069, 13070, 13071 ],
            "WW4END": [ 16751, 16752, 16753, 16754, 16755, 16756, 16757, 16758, 16759, 16760, 16761, 16762, 16763, 16764, 16765, 16766 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single": {
          "hide_name": 0,
          "type": "S_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_S_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13107.15-13128.2"
          },
          "port_directions": {
            "Co": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Co": [ 16513 ],
            "FrameStrobe": [ 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ],
            "FrameStrobe_O": [ 16594, 16595, 16596, 16597, 16598, 16599, 16600, 16601, 16602, 16603, 16604, 16605, 16606, 16607, 16608, 16609, 16610, 16611, 16612, 16613 ],
            "N1BEG": [ 16614, 16615, 16616, 16617 ],
            "N2BEG": [ 16626, 16627, 16628, 16629, 16630, 16631, 16632, 16633 ],
            "N2BEGb": [ 16618, 16619, 16620, 16621, 16622, 16623, 16624, 16625 ],
            "N4BEG": [ 16634, 16635, 16636, 16637, 16638, 16639, 16640, 16641, 16642, 16643, 16644, 16645, 16646, 16647, 16648, 16649 ],
            "NN4BEG": [ 16650, 16651, 16652, 16653, 16654, 16655, 16656, 16657, 16658, 16659, 16660, 16661, 16662, 16663, 16664, 16665 ],
            "S1END": [ 16666, 16667, 16668, 16669 ],
            "S2END": [ 16678, 16679, 16680, 16681, 16682, 16683, 16684, 16685 ],
            "S2MID": [ 16670, 16671, 16672, 16673, 16674, 16675, 16676, 16677 ],
            "S4END": [ 16686, 16687, 16688, 16689, 16690, 16691, 16692, 16693, 16694, 16695, 16696, 16697, 16698, 16699, 16700, 16701 ],
            "SS4END": [ 16702, 16703, 16704, 16705, 16706, 16707, 16708, 16709, 16710, 16711, 16712, 16713, 16714, 16715, 16716, 16717 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 16718 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4576.2-4630.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 16767 ],
            "Co": [ 15224 ],
            "E1BEG": [ 16768, 16769, 16770, 16771 ],
            "E1END": [ 13072, 13073, 13074, 13075 ],
            "E2BEG": [ 16772, 16773, 16774, 16775, 16776, 16777, 16778, 16779 ],
            "E2BEGb": [ 16780, 16781, 16782, 16783, 16784, 16785, 16786, 16787 ],
            "E2END": [ 13084, 13085, 13086, 13087, 13088, 13089, 13090, 13091 ],
            "E2MID": [ 13076, 13077, 13078, 13079, 13080, 13081, 13082, 13083 ],
            "E6BEG": [ 16788, 16789, 16790, 16791, 16792, 16793, 16794, 16795, 16796, 16797, 16798, 16799 ],
            "E6END": [ 13092, 13093, 13094, 13095, 13096, 13097, 13098, 13099, 13100, 13101, 13102, 13103 ],
            "EE4BEG": [ 16800, 16801, 16802, 16803, 16804, 16805, 16806, 16807, 16808, 16809, 16810, 16811, 16812, 16813, 16814, 16815 ],
            "EE4END": [ 13104, 13105, 13106, 13107, 13108, 13109, 13110, 13111, 13112, 13113, 13114, 13115, 13116, 13117, 13118, 13119 ],
            "FrameData": [ 13120, 13121, 13122, 13123, 13124, 13125, 13126, 13127, 13128, 13129, 13130, 13131, 13132, 13133, 13134, 13135, 13136, 13137, 13138, 13139, 13140, 13141, 13142, 13143, 13144, 13145, 13146, 13147, 13148, 13149, 13150, 13151 ],
            "FrameData_O": [ 16816, 16817, 16818, 16819, 16820, 16821, 16822, 16823, 16824, 16825, 16826, 16827, 16828, 16829, 16830, 16831, 16832, 16833, 16834, 16835, 16836, 16837, 16838, 16839, 16840, 16841, 16842, 16843, 16844, 16845, 16846, 16847 ],
            "FrameStrobe": [ 16848, 16849, 16850, 16851, 16852, 16853, 16854, 16855, 16856, 16857, 16858, 16859, 16860, 16861, 16862, 16863, 16864, 16865, 16866, 16867 ],
            "FrameStrobe_O": [ 15225, 15226, 15227, 15228, 15229, 15230, 15231, 15232, 15233, 15234, 15235, 15236, 15237, 15238, 15239, 15240, 15241, 15242, 15243, 15244 ],
            "N1BEG": [ 15265, 15266, 15267, 15268 ],
            "N1END": [ 16868, 16869, 16870, 16871 ],
            "N2BEG": [ 15277, 15278, 15279, 15280, 15281, 15282, 15283, 15284 ],
            "N2BEGb": [ 15269, 15270, 15271, 15272, 15273, 15274, 15275, 15276 ],
            "N2END": [ 16872, 16873, 16874, 16875, 16876, 16877, 16878, 16879 ],
            "N2MID": [ 16880, 16881, 16882, 16883, 16884, 16885, 16886, 16887 ],
            "N4BEG": [ 15285, 15286, 15287, 15288, 15289, 15290, 15291, 15292, 15293, 15294, 15295, 15296, 15297, 15298, 15299, 15300 ],
            "N4END": [ 16888, 16889, 16890, 16891, 16892, 16893, 16894, 16895, 16896, 16897, 16898, 16899, 16900, 16901, 16902, 16903 ],
            "NN4BEG": [ 15301, 15302, 15303, 15304, 15305, 15306, 15307, 15308, 15309, 15310, 15311, 15312, 15313, 15314, 15315, 15316 ],
            "NN4END": [ 16904, 16905, 16906, 16907, 16908, 16909, 16910, 16911, 16912, 16913, 16914, 16915, 16916, 16917, 16918, 16919 ],
            "S1BEG": [ 16920, 16921, 16922, 16923 ],
            "S1END": [ 15317, 15318, 15319, 15320 ],
            "S2BEG": [ 16924, 16925, 16926, 16927, 16928, 16929, 16930, 16931 ],
            "S2BEGb": [ 16932, 16933, 16934, 16935, 16936, 16937, 16938, 16939 ],
            "S2END": [ 15329, 15330, 15331, 15332, 15333, 15334, 15335, 15336 ],
            "S2MID": [ 15321, 15322, 15323, 15324, 15325, 15326, 15327, 15328 ],
            "S4BEG": [ 16940, 16941, 16942, 16943, 16944, 16945, 16946, 16947, 16948, 16949, 16950, 16951, 16952, 16953, 16954, 16955 ],
            "S4END": [ 15337, 15338, 15339, 15340, 15341, 15342, 15343, 15344, 15345, 15346, 15347, 15348, 15349, 15350, 15351, 15352 ],
            "SS4BEG": [ 16956, 16957, 16958, 16959, 16960, 16961, 16962, 16963, 16964, 16965, 16966, 16967, 16968, 16969, 16970, 16971 ],
            "SS4END": [ 15353, 15354, 15355, 15356, 15357, 15358, 15359, 15360, 15361, 15362, 15363, 15364, 15365, 15366, 15367, 15368 ],
            "UserCLK": [ 16972 ],
            "UserCLKo": [ 15369 ],
            "W1BEG": [ 13277, 13278, 13279, 13280 ],
            "W1END": [ 16973, 16974, 16975, 16976 ],
            "W2BEG": [ 13289, 13290, 13291, 13292, 13293, 13294, 13295, 13296 ],
            "W2BEGb": [ 13281, 13282, 13283, 13284, 13285, 13286, 13287, 13288 ],
            "W2END": [ 16977, 16978, 16979, 16980, 16981, 16982, 16983, 16984 ],
            "W2MID": [ 16985, 16986, 16987, 16988, 16989, 16990, 16991, 16992 ],
            "W6BEG": [ 13297, 13298, 13299, 13300, 13301, 13302, 13303, 13304, 13305, 13306, 13307, 13308 ],
            "W6END": [ 16993, 16994, 16995, 16996, 16997, 16998, 16999, 17000, 17001, 17002, 17003, 17004 ],
            "WW4BEG": [ 13309, 13310, 13311, 13312, 13313, 13314, 13315, 13316, 13317, 13318, 13319, 13320, 13321, 13322, 13323, 13324 ],
            "WW4END": [ 17005, 17006, 17007, 17008, 17009, 17010, 17011, 17012, 17013, 17014, 17015, 17016, 17017, 17018, 17019, 17020 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5239.2-5293.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 17021 ],
            "Co": [ 16767 ],
            "E1BEG": [ 17022, 17023, 17024, 17025 ],
            "E1END": [ 13325, 13326, 13327, 13328 ],
            "E2BEG": [ 17026, 17027, 17028, 17029, 17030, 17031, 17032, 17033 ],
            "E2BEGb": [ 17034, 17035, 17036, 17037, 17038, 17039, 17040, 17041 ],
            "E2END": [ 13337, 13338, 13339, 13340, 13341, 13342, 13343, 13344 ],
            "E2MID": [ 13329, 13330, 13331, 13332, 13333, 13334, 13335, 13336 ],
            "E6BEG": [ 17042, 17043, 17044, 17045, 17046, 17047, 17048, 17049, 17050, 17051, 17052, 17053 ],
            "E6END": [ 13345, 13346, 13347, 13348, 13349, 13350, 13351, 13352, 13353, 13354, 13355, 13356 ],
            "EE4BEG": [ 17054, 17055, 17056, 17057, 17058, 17059, 17060, 17061, 17062, 17063, 17064, 17065, 17066, 17067, 17068, 17069 ],
            "EE4END": [ 13357, 13358, 13359, 13360, 13361, 13362, 13363, 13364, 13365, 13366, 13367, 13368, 13369, 13370, 13371, 13372 ],
            "FrameData": [ 13373, 13374, 13375, 13376, 13377, 13378, 13379, 13380, 13381, 13382, 13383, 13384, 13385, 13386, 13387, 13388, 13389, 13390, 13391, 13392, 13393, 13394, 13395, 13396, 13397, 13398, 13399, 13400, 13401, 13402, 13403, 13404 ],
            "FrameData_O": [ 17070, 17071, 17072, 17073, 17074, 17075, 17076, 17077, 17078, 17079, 17080, 17081, 17082, 17083, 17084, 17085, 17086, 17087, 17088, 17089, 17090, 17091, 17092, 17093, 17094, 17095, 17096, 17097, 17098, 17099, 17100, 17101 ],
            "FrameStrobe": [ 17102, 17103, 17104, 17105, 17106, 17107, 17108, 17109, 17110, 17111, 17112, 17113, 17114, 17115, 17116, 17117, 17118, 17119, 17120, 17121 ],
            "FrameStrobe_O": [ 16848, 16849, 16850, 16851, 16852, 16853, 16854, 16855, 16856, 16857, 16858, 16859, 16860, 16861, 16862, 16863, 16864, 16865, 16866, 16867 ],
            "N1BEG": [ 16868, 16869, 16870, 16871 ],
            "N1END": [ 17122, 17123, 17124, 17125 ],
            "N2BEG": [ 16880, 16881, 16882, 16883, 16884, 16885, 16886, 16887 ],
            "N2BEGb": [ 16872, 16873, 16874, 16875, 16876, 16877, 16878, 16879 ],
            "N2END": [ 17126, 17127, 17128, 17129, 17130, 17131, 17132, 17133 ],
            "N2MID": [ 17134, 17135, 17136, 17137, 17138, 17139, 17140, 17141 ],
            "N4BEG": [ 16888, 16889, 16890, 16891, 16892, 16893, 16894, 16895, 16896, 16897, 16898, 16899, 16900, 16901, 16902, 16903 ],
            "N4END": [ 17142, 17143, 17144, 17145, 17146, 17147, 17148, 17149, 17150, 17151, 17152, 17153, 17154, 17155, 17156, 17157 ],
            "NN4BEG": [ 16904, 16905, 16906, 16907, 16908, 16909, 16910, 16911, 16912, 16913, 16914, 16915, 16916, 16917, 16918, 16919 ],
            "NN4END": [ 17158, 17159, 17160, 17161, 17162, 17163, 17164, 17165, 17166, 17167, 17168, 17169, 17170, 17171, 17172, 17173 ],
            "S1BEG": [ 17174, 17175, 17176, 17177 ],
            "S1END": [ 16920, 16921, 16922, 16923 ],
            "S2BEG": [ 17178, 17179, 17180, 17181, 17182, 17183, 17184, 17185 ],
            "S2BEGb": [ 17186, 17187, 17188, 17189, 17190, 17191, 17192, 17193 ],
            "S2END": [ 16932, 16933, 16934, 16935, 16936, 16937, 16938, 16939 ],
            "S2MID": [ 16924, 16925, 16926, 16927, 16928, 16929, 16930, 16931 ],
            "S4BEG": [ 17194, 17195, 17196, 17197, 17198, 17199, 17200, 17201, 17202, 17203, 17204, 17205, 17206, 17207, 17208, 17209 ],
            "S4END": [ 16940, 16941, 16942, 16943, 16944, 16945, 16946, 16947, 16948, 16949, 16950, 16951, 16952, 16953, 16954, 16955 ],
            "SS4BEG": [ 17210, 17211, 17212, 17213, 17214, 17215, 17216, 17217, 17218, 17219, 17220, 17221, 17222, 17223, 17224, 17225 ],
            "SS4END": [ 16956, 16957, 16958, 16959, 16960, 16961, 16962, 16963, 16964, 16965, 16966, 16967, 16968, 16969, 16970, 16971 ],
            "UserCLK": [ 17226 ],
            "UserCLKo": [ 16972 ],
            "W1BEG": [ 13530, 13531, 13532, 13533 ],
            "W1END": [ 17227, 17228, 17229, 17230 ],
            "W2BEG": [ 13542, 13543, 13544, 13545, 13546, 13547, 13548, 13549 ],
            "W2BEGb": [ 13534, 13535, 13536, 13537, 13538, 13539, 13540, 13541 ],
            "W2END": [ 17231, 17232, 17233, 17234, 17235, 17236, 17237, 17238 ],
            "W2MID": [ 17239, 17240, 17241, 17242, 17243, 17244, 17245, 17246 ],
            "W6BEG": [ 13550, 13551, 13552, 13553, 13554, 13555, 13556, 13557, 13558, 13559, 13560, 13561 ],
            "W6END": [ 17247, 17248, 17249, 17250, 17251, 17252, 17253, 17254, 17255, 17256, 17257, 17258 ],
            "WW4BEG": [ 13562, 13563, 13564, 13565, 13566, 13567, 13568, 13569, 13570, 13571, 13572, 13573, 13574, 13575, 13576, 13577 ],
            "WW4END": [ 17259, 17260, 17261, 17262, 17263, 17264, 17265, 17266, 17267, 17268, 17269, 17270, 17271, 17272, 17273, 17274 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5818.2-5872.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 17275 ],
            "Co": [ 17021 ],
            "E1BEG": [ 17276, 17277, 17278, 17279 ],
            "E1END": [ 13578, 13579, 13580, 13581 ],
            "E2BEG": [ 17280, 17281, 17282, 17283, 17284, 17285, 17286, 17287 ],
            "E2BEGb": [ 17288, 17289, 17290, 17291, 17292, 17293, 17294, 17295 ],
            "E2END": [ 13590, 13591, 13592, 13593, 13594, 13595, 13596, 13597 ],
            "E2MID": [ 13582, 13583, 13584, 13585, 13586, 13587, 13588, 13589 ],
            "E6BEG": [ 17296, 17297, 17298, 17299, 17300, 17301, 17302, 17303, 17304, 17305, 17306, 17307 ],
            "E6END": [ 13598, 13599, 13600, 13601, 13602, 13603, 13604, 13605, 13606, 13607, 13608, 13609 ],
            "EE4BEG": [ 17308, 17309, 17310, 17311, 17312, 17313, 17314, 17315, 17316, 17317, 17318, 17319, 17320, 17321, 17322, 17323 ],
            "EE4END": [ 13610, 13611, 13612, 13613, 13614, 13615, 13616, 13617, 13618, 13619, 13620, 13621, 13622, 13623, 13624, 13625 ],
            "FrameData": [ 13626, 13627, 13628, 13629, 13630, 13631, 13632, 13633, 13634, 13635, 13636, 13637, 13638, 13639, 13640, 13641, 13642, 13643, 13644, 13645, 13646, 13647, 13648, 13649, 13650, 13651, 13652, 13653, 13654, 13655, 13656, 13657 ],
            "FrameData_O": [ 17324, 17325, 17326, 17327, 17328, 17329, 17330, 17331, 17332, 17333, 17334, 17335, 17336, 17337, 17338, 17339, 17340, 17341, 17342, 17343, 17344, 17345, 17346, 17347, 17348, 17349, 17350, 17351, 17352, 17353, 17354, 17355 ],
            "FrameStrobe": [ 17356, 17357, 17358, 17359, 17360, 17361, 17362, 17363, 17364, 17365, 17366, 17367, 17368, 17369, 17370, 17371, 17372, 17373, 17374, 17375 ],
            "FrameStrobe_O": [ 17102, 17103, 17104, 17105, 17106, 17107, 17108, 17109, 17110, 17111, 17112, 17113, 17114, 17115, 17116, 17117, 17118, 17119, 17120, 17121 ],
            "N1BEG": [ 17122, 17123, 17124, 17125 ],
            "N1END": [ 17376, 17377, 17378, 17379 ],
            "N2BEG": [ 17134, 17135, 17136, 17137, 17138, 17139, 17140, 17141 ],
            "N2BEGb": [ 17126, 17127, 17128, 17129, 17130, 17131, 17132, 17133 ],
            "N2END": [ 17380, 17381, 17382, 17383, 17384, 17385, 17386, 17387 ],
            "N2MID": [ 17388, 17389, 17390, 17391, 17392, 17393, 17394, 17395 ],
            "N4BEG": [ 17142, 17143, 17144, 17145, 17146, 17147, 17148, 17149, 17150, 17151, 17152, 17153, 17154, 17155, 17156, 17157 ],
            "N4END": [ 17396, 17397, 17398, 17399, 17400, 17401, 17402, 17403, 17404, 17405, 17406, 17407, 17408, 17409, 17410, 17411 ],
            "NN4BEG": [ 17158, 17159, 17160, 17161, 17162, 17163, 17164, 17165, 17166, 17167, 17168, 17169, 17170, 17171, 17172, 17173 ],
            "NN4END": [ 17412, 17413, 17414, 17415, 17416, 17417, 17418, 17419, 17420, 17421, 17422, 17423, 17424, 17425, 17426, 17427 ],
            "S1BEG": [ 17428, 17429, 17430, 17431 ],
            "S1END": [ 17174, 17175, 17176, 17177 ],
            "S2BEG": [ 17432, 17433, 17434, 17435, 17436, 17437, 17438, 17439 ],
            "S2BEGb": [ 17440, 17441, 17442, 17443, 17444, 17445, 17446, 17447 ],
            "S2END": [ 17186, 17187, 17188, 17189, 17190, 17191, 17192, 17193 ],
            "S2MID": [ 17178, 17179, 17180, 17181, 17182, 17183, 17184, 17185 ],
            "S4BEG": [ 17448, 17449, 17450, 17451, 17452, 17453, 17454, 17455, 17456, 17457, 17458, 17459, 17460, 17461, 17462, 17463 ],
            "S4END": [ 17194, 17195, 17196, 17197, 17198, 17199, 17200, 17201, 17202, 17203, 17204, 17205, 17206, 17207, 17208, 17209 ],
            "SS4BEG": [ 17464, 17465, 17466, 17467, 17468, 17469, 17470, 17471, 17472, 17473, 17474, 17475, 17476, 17477, 17478, 17479 ],
            "SS4END": [ 17210, 17211, 17212, 17213, 17214, 17215, 17216, 17217, 17218, 17219, 17220, 17221, 17222, 17223, 17224, 17225 ],
            "UserCLK": [ 17480 ],
            "UserCLKo": [ 17226 ],
            "W1BEG": [ 13783, 13784, 13785, 13786 ],
            "W1END": [ 17481, 17482, 17483, 17484 ],
            "W2BEG": [ 13795, 13796, 13797, 13798, 13799, 13800, 13801, 13802 ],
            "W2BEGb": [ 13787, 13788, 13789, 13790, 13791, 13792, 13793, 13794 ],
            "W2END": [ 17485, 17486, 17487, 17488, 17489, 17490, 17491, 17492 ],
            "W2MID": [ 17493, 17494, 17495, 17496, 17497, 17498, 17499, 17500 ],
            "W6BEG": [ 13803, 13804, 13805, 13806, 13807, 13808, 13809, 13810, 13811, 13812, 13813, 13814 ],
            "W6END": [ 17501, 17502, 17503, 17504, 17505, 17506, 17507, 17508, 17509, 17510, 17511, 17512 ],
            "WW4BEG": [ 13815, 13816, 13817, 13818, 13819, 13820, 13821, 13822, 13823, 13824, 13825, 13826, 13827, 13828, 13829, 13830 ],
            "WW4END": [ 17513, 17514, 17515, 17516, 17517, 17518, 17519, 17520, 17521, 17522, 17523, 17524, 17525, 17526, 17527, 17528 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6481.2-6535.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 17529 ],
            "Co": [ 17275 ],
            "E1BEG": [ 17530, 17531, 17532, 17533 ],
            "E1END": [ 13831, 13832, 13833, 13834 ],
            "E2BEG": [ 17534, 17535, 17536, 17537, 17538, 17539, 17540, 17541 ],
            "E2BEGb": [ 17542, 17543, 17544, 17545, 17546, 17547, 17548, 17549 ],
            "E2END": [ 13843, 13844, 13845, 13846, 13847, 13848, 13849, 13850 ],
            "E2MID": [ 13835, 13836, 13837, 13838, 13839, 13840, 13841, 13842 ],
            "E6BEG": [ 17550, 17551, 17552, 17553, 17554, 17555, 17556, 17557, 17558, 17559, 17560, 17561 ],
            "E6END": [ 13851, 13852, 13853, 13854, 13855, 13856, 13857, 13858, 13859, 13860, 13861, 13862 ],
            "EE4BEG": [ 17562, 17563, 17564, 17565, 17566, 17567, 17568, 17569, 17570, 17571, 17572, 17573, 17574, 17575, 17576, 17577 ],
            "EE4END": [ 13863, 13864, 13865, 13866, 13867, 13868, 13869, 13870, 13871, 13872, 13873, 13874, 13875, 13876, 13877, 13878 ],
            "FrameData": [ 13879, 13880, 13881, 13882, 13883, 13884, 13885, 13886, 13887, 13888, 13889, 13890, 13891, 13892, 13893, 13894, 13895, 13896, 13897, 13898, 13899, 13900, 13901, 13902, 13903, 13904, 13905, 13906, 13907, 13908, 13909, 13910 ],
            "FrameData_O": [ 17578, 17579, 17580, 17581, 17582, 17583, 17584, 17585, 17586, 17587, 17588, 17589, 17590, 17591, 17592, 17593, 17594, 17595, 17596, 17597, 17598, 17599, 17600, 17601, 17602, 17603, 17604, 17605, 17606, 17607, 17608, 17609 ],
            "FrameStrobe": [ 17610, 17611, 17612, 17613, 17614, 17615, 17616, 17617, 17618, 17619, 17620, 17621, 17622, 17623, 17624, 17625, 17626, 17627, 17628, 17629 ],
            "FrameStrobe_O": [ 17356, 17357, 17358, 17359, 17360, 17361, 17362, 17363, 17364, 17365, 17366, 17367, 17368, 17369, 17370, 17371, 17372, 17373, 17374, 17375 ],
            "N1BEG": [ 17376, 17377, 17378, 17379 ],
            "N1END": [ 17630, 17631, 17632, 17633 ],
            "N2BEG": [ 17388, 17389, 17390, 17391, 17392, 17393, 17394, 17395 ],
            "N2BEGb": [ 17380, 17381, 17382, 17383, 17384, 17385, 17386, 17387 ],
            "N2END": [ 17634, 17635, 17636, 17637, 17638, 17639, 17640, 17641 ],
            "N2MID": [ 17642, 17643, 17644, 17645, 17646, 17647, 17648, 17649 ],
            "N4BEG": [ 17396, 17397, 17398, 17399, 17400, 17401, 17402, 17403, 17404, 17405, 17406, 17407, 17408, 17409, 17410, 17411 ],
            "N4END": [ 17650, 17651, 17652, 17653, 17654, 17655, 17656, 17657, 17658, 17659, 17660, 17661, 17662, 17663, 17664, 17665 ],
            "NN4BEG": [ 17412, 17413, 17414, 17415, 17416, 17417, 17418, 17419, 17420, 17421, 17422, 17423, 17424, 17425, 17426, 17427 ],
            "NN4END": [ 17666, 17667, 17668, 17669, 17670, 17671, 17672, 17673, 17674, 17675, 17676, 17677, 17678, 17679, 17680, 17681 ],
            "S1BEG": [ 17682, 17683, 17684, 17685 ],
            "S1END": [ 17428, 17429, 17430, 17431 ],
            "S2BEG": [ 17686, 17687, 17688, 17689, 17690, 17691, 17692, 17693 ],
            "S2BEGb": [ 17694, 17695, 17696, 17697, 17698, 17699, 17700, 17701 ],
            "S2END": [ 17440, 17441, 17442, 17443, 17444, 17445, 17446, 17447 ],
            "S2MID": [ 17432, 17433, 17434, 17435, 17436, 17437, 17438, 17439 ],
            "S4BEG": [ 17702, 17703, 17704, 17705, 17706, 17707, 17708, 17709, 17710, 17711, 17712, 17713, 17714, 17715, 17716, 17717 ],
            "S4END": [ 17448, 17449, 17450, 17451, 17452, 17453, 17454, 17455, 17456, 17457, 17458, 17459, 17460, 17461, 17462, 17463 ],
            "SS4BEG": [ 17718, 17719, 17720, 17721, 17722, 17723, 17724, 17725, 17726, 17727, 17728, 17729, 17730, 17731, 17732, 17733 ],
            "SS4END": [ 17464, 17465, 17466, 17467, 17468, 17469, 17470, 17471, 17472, 17473, 17474, 17475, 17476, 17477, 17478, 17479 ],
            "UserCLK": [ 17734 ],
            "UserCLKo": [ 17480 ],
            "W1BEG": [ 14036, 14037, 14038, 14039 ],
            "W1END": [ 17735, 17736, 17737, 17738 ],
            "W2BEG": [ 14048, 14049, 14050, 14051, 14052, 14053, 14054, 14055 ],
            "W2BEGb": [ 14040, 14041, 14042, 14043, 14044, 14045, 14046, 14047 ],
            "W2END": [ 17739, 17740, 17741, 17742, 17743, 17744, 17745, 17746 ],
            "W2MID": [ 17747, 17748, 17749, 17750, 17751, 17752, 17753, 17754 ],
            "W6BEG": [ 14056, 14057, 14058, 14059, 14060, 14061, 14062, 14063, 14064, 14065, 14066, 14067 ],
            "W6END": [ 17755, 17756, 17757, 17758, 17759, 17760, 17761, 17762, 17763, 17764, 17765, 17766 ],
            "WW4BEG": [ 14068, 14069, 14070, 14071, 14072, 14073, 14074, 14075, 14076, 14077, 14078, 14079, 14080, 14081, 14082, 14083 ],
            "WW4END": [ 17767, 17768, 17769, 17770, 17771, 17772, 17773, 17774, 17775, 17776, 17777, 17778, 17779, 17780, 17781, 17782 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7060.2-7114.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 17783 ],
            "Co": [ 17529 ],
            "E1BEG": [ 17784, 17785, 17786, 17787 ],
            "E1END": [ 14084, 14085, 14086, 14087 ],
            "E2BEG": [ 17788, 17789, 17790, 17791, 17792, 17793, 17794, 17795 ],
            "E2BEGb": [ 17796, 17797, 17798, 17799, 17800, 17801, 17802, 17803 ],
            "E2END": [ 14096, 14097, 14098, 14099, 14100, 14101, 14102, 14103 ],
            "E2MID": [ 14088, 14089, 14090, 14091, 14092, 14093, 14094, 14095 ],
            "E6BEG": [ 17804, 17805, 17806, 17807, 17808, 17809, 17810, 17811, 17812, 17813, 17814, 17815 ],
            "E6END": [ 14104, 14105, 14106, 14107, 14108, 14109, 14110, 14111, 14112, 14113, 14114, 14115 ],
            "EE4BEG": [ 17816, 17817, 17818, 17819, 17820, 17821, 17822, 17823, 17824, 17825, 17826, 17827, 17828, 17829, 17830, 17831 ],
            "EE4END": [ 14116, 14117, 14118, 14119, 14120, 14121, 14122, 14123, 14124, 14125, 14126, 14127, 14128, 14129, 14130, 14131 ],
            "FrameData": [ 14132, 14133, 14134, 14135, 14136, 14137, 14138, 14139, 14140, 14141, 14142, 14143, 14144, 14145, 14146, 14147, 14148, 14149, 14150, 14151, 14152, 14153, 14154, 14155, 14156, 14157, 14158, 14159, 14160, 14161, 14162, 14163 ],
            "FrameData_O": [ 17832, 17833, 17834, 17835, 17836, 17837, 17838, 17839, 17840, 17841, 17842, 17843, 17844, 17845, 17846, 17847, 17848, 17849, 17850, 17851, 17852, 17853, 17854, 17855, 17856, 17857, 17858, 17859, 17860, 17861, 17862, 17863 ],
            "FrameStrobe": [ 17864, 17865, 17866, 17867, 17868, 17869, 17870, 17871, 17872, 17873, 17874, 17875, 17876, 17877, 17878, 17879, 17880, 17881, 17882, 17883 ],
            "FrameStrobe_O": [ 17610, 17611, 17612, 17613, 17614, 17615, 17616, 17617, 17618, 17619, 17620, 17621, 17622, 17623, 17624, 17625, 17626, 17627, 17628, 17629 ],
            "N1BEG": [ 17630, 17631, 17632, 17633 ],
            "N1END": [ 17884, 17885, 17886, 17887 ],
            "N2BEG": [ 17642, 17643, 17644, 17645, 17646, 17647, 17648, 17649 ],
            "N2BEGb": [ 17634, 17635, 17636, 17637, 17638, 17639, 17640, 17641 ],
            "N2END": [ 17888, 17889, 17890, 17891, 17892, 17893, 17894, 17895 ],
            "N2MID": [ 17896, 17897, 17898, 17899, 17900, 17901, 17902, 17903 ],
            "N4BEG": [ 17650, 17651, 17652, 17653, 17654, 17655, 17656, 17657, 17658, 17659, 17660, 17661, 17662, 17663, 17664, 17665 ],
            "N4END": [ 17904, 17905, 17906, 17907, 17908, 17909, 17910, 17911, 17912, 17913, 17914, 17915, 17916, 17917, 17918, 17919 ],
            "NN4BEG": [ 17666, 17667, 17668, 17669, 17670, 17671, 17672, 17673, 17674, 17675, 17676, 17677, 17678, 17679, 17680, 17681 ],
            "NN4END": [ 17920, 17921, 17922, 17923, 17924, 17925, 17926, 17927, 17928, 17929, 17930, 17931, 17932, 17933, 17934, 17935 ],
            "S1BEG": [ 17936, 17937, 17938, 17939 ],
            "S1END": [ 17682, 17683, 17684, 17685 ],
            "S2BEG": [ 17940, 17941, 17942, 17943, 17944, 17945, 17946, 17947 ],
            "S2BEGb": [ 17948, 17949, 17950, 17951, 17952, 17953, 17954, 17955 ],
            "S2END": [ 17694, 17695, 17696, 17697, 17698, 17699, 17700, 17701 ],
            "S2MID": [ 17686, 17687, 17688, 17689, 17690, 17691, 17692, 17693 ],
            "S4BEG": [ 17956, 17957, 17958, 17959, 17960, 17961, 17962, 17963, 17964, 17965, 17966, 17967, 17968, 17969, 17970, 17971 ],
            "S4END": [ 17702, 17703, 17704, 17705, 17706, 17707, 17708, 17709, 17710, 17711, 17712, 17713, 17714, 17715, 17716, 17717 ],
            "SS4BEG": [ 17972, 17973, 17974, 17975, 17976, 17977, 17978, 17979, 17980, 17981, 17982, 17983, 17984, 17985, 17986, 17987 ],
            "SS4END": [ 17718, 17719, 17720, 17721, 17722, 17723, 17724, 17725, 17726, 17727, 17728, 17729, 17730, 17731, 17732, 17733 ],
            "UserCLK": [ 17988 ],
            "UserCLKo": [ 17734 ],
            "W1BEG": [ 14289, 14290, 14291, 14292 ],
            "W1END": [ 17989, 17990, 17991, 17992 ],
            "W2BEG": [ 14301, 14302, 14303, 14304, 14305, 14306, 14307, 14308 ],
            "W2BEGb": [ 14293, 14294, 14295, 14296, 14297, 14298, 14299, 14300 ],
            "W2END": [ 17993, 17994, 17995, 17996, 17997, 17998, 17999, 18000 ],
            "W2MID": [ 18001, 18002, 18003, 18004, 18005, 18006, 18007, 18008 ],
            "W6BEG": [ 14309, 14310, 14311, 14312, 14313, 14314, 14315, 14316, 14317, 14318, 14319, 14320 ],
            "W6END": [ 18009, 18010, 18011, 18012, 18013, 18014, 18015, 18016, 18017, 18018, 18019, 18020 ],
            "WW4BEG": [ 14321, 14322, 14323, 14324, 14325, 14326, 14327, 14328, 14329, 14330, 14331, 14332, 14333, 14334, 14335, 14336 ],
            "WW4END": [ 18021, 18022, 18023, 18024, 18025, 18026, 18027, 18028, 18029, 18030, 18031, 18032, 18033, 18034, 18035, 18036 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7723.2-7777.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 18037 ],
            "Co": [ 17783 ],
            "E1BEG": [ 18038, 18039, 18040, 18041 ],
            "E1END": [ 14337, 14338, 14339, 14340 ],
            "E2BEG": [ 18042, 18043, 18044, 18045, 18046, 18047, 18048, 18049 ],
            "E2BEGb": [ 18050, 18051, 18052, 18053, 18054, 18055, 18056, 18057 ],
            "E2END": [ 14349, 14350, 14351, 14352, 14353, 14354, 14355, 14356 ],
            "E2MID": [ 14341, 14342, 14343, 14344, 14345, 14346, 14347, 14348 ],
            "E6BEG": [ 18058, 18059, 18060, 18061, 18062, 18063, 18064, 18065, 18066, 18067, 18068, 18069 ],
            "E6END": [ 14357, 14358, 14359, 14360, 14361, 14362, 14363, 14364, 14365, 14366, 14367, 14368 ],
            "EE4BEG": [ 18070, 18071, 18072, 18073, 18074, 18075, 18076, 18077, 18078, 18079, 18080, 18081, 18082, 18083, 18084, 18085 ],
            "EE4END": [ 14369, 14370, 14371, 14372, 14373, 14374, 14375, 14376, 14377, 14378, 14379, 14380, 14381, 14382, 14383, 14384 ],
            "FrameData": [ 14385, 14386, 14387, 14388, 14389, 14390, 14391, 14392, 14393, 14394, 14395, 14396, 14397, 14398, 14399, 14400, 14401, 14402, 14403, 14404, 14405, 14406, 14407, 14408, 14409, 14410, 14411, 14412, 14413, 14414, 14415, 14416 ],
            "FrameData_O": [ 18086, 18087, 18088, 18089, 18090, 18091, 18092, 18093, 18094, 18095, 18096, 18097, 18098, 18099, 18100, 18101, 18102, 18103, 18104, 18105, 18106, 18107, 18108, 18109, 18110, 18111, 18112, 18113, 18114, 18115, 18116, 18117 ],
            "FrameStrobe": [ 18118, 18119, 18120, 18121, 18122, 18123, 18124, 18125, 18126, 18127, 18128, 18129, 18130, 18131, 18132, 18133, 18134, 18135, 18136, 18137 ],
            "FrameStrobe_O": [ 17864, 17865, 17866, 17867, 17868, 17869, 17870, 17871, 17872, 17873, 17874, 17875, 17876, 17877, 17878, 17879, 17880, 17881, 17882, 17883 ],
            "N1BEG": [ 17884, 17885, 17886, 17887 ],
            "N1END": [ 18138, 18139, 18140, 18141 ],
            "N2BEG": [ 17896, 17897, 17898, 17899, 17900, 17901, 17902, 17903 ],
            "N2BEGb": [ 17888, 17889, 17890, 17891, 17892, 17893, 17894, 17895 ],
            "N2END": [ 18142, 18143, 18144, 18145, 18146, 18147, 18148, 18149 ],
            "N2MID": [ 18150, 18151, 18152, 18153, 18154, 18155, 18156, 18157 ],
            "N4BEG": [ 17904, 17905, 17906, 17907, 17908, 17909, 17910, 17911, 17912, 17913, 17914, 17915, 17916, 17917, 17918, 17919 ],
            "N4END": [ 18158, 18159, 18160, 18161, 18162, 18163, 18164, 18165, 18166, 18167, 18168, 18169, 18170, 18171, 18172, 18173 ],
            "NN4BEG": [ 17920, 17921, 17922, 17923, 17924, 17925, 17926, 17927, 17928, 17929, 17930, 17931, 17932, 17933, 17934, 17935 ],
            "NN4END": [ 18174, 18175, 18176, 18177, 18178, 18179, 18180, 18181, 18182, 18183, 18184, 18185, 18186, 18187, 18188, 18189 ],
            "S1BEG": [ 18190, 18191, 18192, 18193 ],
            "S1END": [ 17936, 17937, 17938, 17939 ],
            "S2BEG": [ 18194, 18195, 18196, 18197, 18198, 18199, 18200, 18201 ],
            "S2BEGb": [ 18202, 18203, 18204, 18205, 18206, 18207, 18208, 18209 ],
            "S2END": [ 17948, 17949, 17950, 17951, 17952, 17953, 17954, 17955 ],
            "S2MID": [ 17940, 17941, 17942, 17943, 17944, 17945, 17946, 17947 ],
            "S4BEG": [ 18210, 18211, 18212, 18213, 18214, 18215, 18216, 18217, 18218, 18219, 18220, 18221, 18222, 18223, 18224, 18225 ],
            "S4END": [ 17956, 17957, 17958, 17959, 17960, 17961, 17962, 17963, 17964, 17965, 17966, 17967, 17968, 17969, 17970, 17971 ],
            "SS4BEG": [ 18226, 18227, 18228, 18229, 18230, 18231, 18232, 18233, 18234, 18235, 18236, 18237, 18238, 18239, 18240, 18241 ],
            "SS4END": [ 17972, 17973, 17974, 17975, 17976, 17977, 17978, 17979, 17980, 17981, 17982, 17983, 17984, 17985, 17986, 17987 ],
            "UserCLK": [ 18242 ],
            "UserCLKo": [ 17988 ],
            "W1BEG": [ 14542, 14543, 14544, 14545 ],
            "W1END": [ 18243, 18244, 18245, 18246 ],
            "W2BEG": [ 14554, 14555, 14556, 14557, 14558, 14559, 14560, 14561 ],
            "W2BEGb": [ 14546, 14547, 14548, 14549, 14550, 14551, 14552, 14553 ],
            "W2END": [ 18247, 18248, 18249, 18250, 18251, 18252, 18253, 18254 ],
            "W2MID": [ 18255, 18256, 18257, 18258, 18259, 18260, 18261, 18262 ],
            "W6BEG": [ 14562, 14563, 14564, 14565, 14566, 14567, 14568, 14569, 14570, 14571, 14572, 14573 ],
            "W6END": [ 18263, 18264, 18265, 18266, 18267, 18268, 18269, 18270, 18271, 18272, 18273, 18274 ],
            "WW4BEG": [ 14574, 14575, 14576, 14577, 14578, 14579, 14580, 14581, 14582, 14583, 14584, 14585, 14586, 14587, 14588, 14589 ],
            "WW4END": [ 18275, 18276, 18277, 18278, 18279, 18280, 18281, 18282, 18283, 18284, 18285, 18286, 18287, 18288, 18289, 18290 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8302.2-8356.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 18291 ],
            "Co": [ 18037 ],
            "E1BEG": [ 18292, 18293, 18294, 18295 ],
            "E1END": [ 14590, 14591, 14592, 14593 ],
            "E2BEG": [ 18296, 18297, 18298, 18299, 18300, 18301, 18302, 18303 ],
            "E2BEGb": [ 18304, 18305, 18306, 18307, 18308, 18309, 18310, 18311 ],
            "E2END": [ 14602, 14603, 14604, 14605, 14606, 14607, 14608, 14609 ],
            "E2MID": [ 14594, 14595, 14596, 14597, 14598, 14599, 14600, 14601 ],
            "E6BEG": [ 18312, 18313, 18314, 18315, 18316, 18317, 18318, 18319, 18320, 18321, 18322, 18323 ],
            "E6END": [ 14610, 14611, 14612, 14613, 14614, 14615, 14616, 14617, 14618, 14619, 14620, 14621 ],
            "EE4BEG": [ 18324, 18325, 18326, 18327, 18328, 18329, 18330, 18331, 18332, 18333, 18334, 18335, 18336, 18337, 18338, 18339 ],
            "EE4END": [ 14622, 14623, 14624, 14625, 14626, 14627, 14628, 14629, 14630, 14631, 14632, 14633, 14634, 14635, 14636, 14637 ],
            "FrameData": [ 14638, 14639, 14640, 14641, 14642, 14643, 14644, 14645, 14646, 14647, 14648, 14649, 14650, 14651, 14652, 14653, 14654, 14655, 14656, 14657, 14658, 14659, 14660, 14661, 14662, 14663, 14664, 14665, 14666, 14667, 14668, 14669 ],
            "FrameData_O": [ 18340, 18341, 18342, 18343, 18344, 18345, 18346, 18347, 18348, 18349, 18350, 18351, 18352, 18353, 18354, 18355, 18356, 18357, 18358, 18359, 18360, 18361, 18362, 18363, 18364, 18365, 18366, 18367, 18368, 18369, 18370, 18371 ],
            "FrameStrobe": [ 18372, 18373, 18374, 18375, 18376, 18377, 18378, 18379, 18380, 18381, 18382, 18383, 18384, 18385, 18386, 18387, 18388, 18389, 18390, 18391 ],
            "FrameStrobe_O": [ 18118, 18119, 18120, 18121, 18122, 18123, 18124, 18125, 18126, 18127, 18128, 18129, 18130, 18131, 18132, 18133, 18134, 18135, 18136, 18137 ],
            "N1BEG": [ 18138, 18139, 18140, 18141 ],
            "N1END": [ 18392, 18393, 18394, 18395 ],
            "N2BEG": [ 18150, 18151, 18152, 18153, 18154, 18155, 18156, 18157 ],
            "N2BEGb": [ 18142, 18143, 18144, 18145, 18146, 18147, 18148, 18149 ],
            "N2END": [ 18396, 18397, 18398, 18399, 18400, 18401, 18402, 18403 ],
            "N2MID": [ 18404, 18405, 18406, 18407, 18408, 18409, 18410, 18411 ],
            "N4BEG": [ 18158, 18159, 18160, 18161, 18162, 18163, 18164, 18165, 18166, 18167, 18168, 18169, 18170, 18171, 18172, 18173 ],
            "N4END": [ 18412, 18413, 18414, 18415, 18416, 18417, 18418, 18419, 18420, 18421, 18422, 18423, 18424, 18425, 18426, 18427 ],
            "NN4BEG": [ 18174, 18175, 18176, 18177, 18178, 18179, 18180, 18181, 18182, 18183, 18184, 18185, 18186, 18187, 18188, 18189 ],
            "NN4END": [ 18428, 18429, 18430, 18431, 18432, 18433, 18434, 18435, 18436, 18437, 18438, 18439, 18440, 18441, 18442, 18443 ],
            "S1BEG": [ 18444, 18445, 18446, 18447 ],
            "S1END": [ 18190, 18191, 18192, 18193 ],
            "S2BEG": [ 18448, 18449, 18450, 18451, 18452, 18453, 18454, 18455 ],
            "S2BEGb": [ 18456, 18457, 18458, 18459, 18460, 18461, 18462, 18463 ],
            "S2END": [ 18202, 18203, 18204, 18205, 18206, 18207, 18208, 18209 ],
            "S2MID": [ 18194, 18195, 18196, 18197, 18198, 18199, 18200, 18201 ],
            "S4BEG": [ 18464, 18465, 18466, 18467, 18468, 18469, 18470, 18471, 18472, 18473, 18474, 18475, 18476, 18477, 18478, 18479 ],
            "S4END": [ 18210, 18211, 18212, 18213, 18214, 18215, 18216, 18217, 18218, 18219, 18220, 18221, 18222, 18223, 18224, 18225 ],
            "SS4BEG": [ 18480, 18481, 18482, 18483, 18484, 18485, 18486, 18487, 18488, 18489, 18490, 18491, 18492, 18493, 18494, 18495 ],
            "SS4END": [ 18226, 18227, 18228, 18229, 18230, 18231, 18232, 18233, 18234, 18235, 18236, 18237, 18238, 18239, 18240, 18241 ],
            "UserCLK": [ 18496 ],
            "UserCLKo": [ 18242 ],
            "W1BEG": [ 14795, 14796, 14797, 14798 ],
            "W1END": [ 18497, 18498, 18499, 18500 ],
            "W2BEG": [ 14807, 14808, 14809, 14810, 14811, 14812, 14813, 14814 ],
            "W2BEGb": [ 14799, 14800, 14801, 14802, 14803, 14804, 14805, 14806 ],
            "W2END": [ 18501, 18502, 18503, 18504, 18505, 18506, 18507, 18508 ],
            "W2MID": [ 18509, 18510, 18511, 18512, 18513, 18514, 18515, 18516 ],
            "W6BEG": [ 14815, 14816, 14817, 14818, 14819, 14820, 14821, 14822, 14823, 14824, 14825, 14826 ],
            "W6END": [ 18517, 18518, 18519, 18520, 18521, 18522, 18523, 18524, 18525, 18526, 18527, 18528 ],
            "WW4BEG": [ 14827, 14828, 14829, 14830, 14831, 14832, 14833, 14834, 14835, 14836, 14837, 14838, 14839, 14840, 14841, 14842 ],
            "WW4END": [ 18529, 18530, 18531, 18532, 18533, 18534, 18535, 18536, 18537, 18538, 18539, 18540, 18541, 18542, 18543, 18544 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8965.2-9019.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 18545 ],
            "Co": [ 18291 ],
            "E1BEG": [ 18546, 18547, 18548, 18549 ],
            "E1END": [ 14843, 14844, 14845, 14846 ],
            "E2BEG": [ 18550, 18551, 18552, 18553, 18554, 18555, 18556, 18557 ],
            "E2BEGb": [ 18558, 18559, 18560, 18561, 18562, 18563, 18564, 18565 ],
            "E2END": [ 14855, 14856, 14857, 14858, 14859, 14860, 14861, 14862 ],
            "E2MID": [ 14847, 14848, 14849, 14850, 14851, 14852, 14853, 14854 ],
            "E6BEG": [ 18566, 18567, 18568, 18569, 18570, 18571, 18572, 18573, 18574, 18575, 18576, 18577 ],
            "E6END": [ 14863, 14864, 14865, 14866, 14867, 14868, 14869, 14870, 14871, 14872, 14873, 14874 ],
            "EE4BEG": [ 18578, 18579, 18580, 18581, 18582, 18583, 18584, 18585, 18586, 18587, 18588, 18589, 18590, 18591, 18592, 18593 ],
            "EE4END": [ 14875, 14876, 14877, 14878, 14879, 14880, 14881, 14882, 14883, 14884, 14885, 14886, 14887, 14888, 14889, 14890 ],
            "FrameData": [ 14891, 14892, 14893, 14894, 14895, 14896, 14897, 14898, 14899, 14900, 14901, 14902, 14903, 14904, 14905, 14906, 14907, 14908, 14909, 14910, 14911, 14912, 14913, 14914, 14915, 14916, 14917, 14918, 14919, 14920, 14921, 14922 ],
            "FrameData_O": [ 18594, 18595, 18596, 18597, 18598, 18599, 18600, 18601, 18602, 18603, 18604, 18605, 18606, 18607, 18608, 18609, 18610, 18611, 18612, 18613, 18614, 18615, 18616, 18617, 18618, 18619, 18620, 18621, 18622, 18623, 18624, 18625 ],
            "FrameStrobe": [ 18626, 18627, 18628, 18629, 18630, 18631, 18632, 18633, 18634, 18635, 18636, 18637, 18638, 18639, 18640, 18641, 18642, 18643, 18644, 18645 ],
            "FrameStrobe_O": [ 18372, 18373, 18374, 18375, 18376, 18377, 18378, 18379, 18380, 18381, 18382, 18383, 18384, 18385, 18386, 18387, 18388, 18389, 18390, 18391 ],
            "N1BEG": [ 18392, 18393, 18394, 18395 ],
            "N1END": [ 18646, 18647, 18648, 18649 ],
            "N2BEG": [ 18404, 18405, 18406, 18407, 18408, 18409, 18410, 18411 ],
            "N2BEGb": [ 18396, 18397, 18398, 18399, 18400, 18401, 18402, 18403 ],
            "N2END": [ 18650, 18651, 18652, 18653, 18654, 18655, 18656, 18657 ],
            "N2MID": [ 18658, 18659, 18660, 18661, 18662, 18663, 18664, 18665 ],
            "N4BEG": [ 18412, 18413, 18414, 18415, 18416, 18417, 18418, 18419, 18420, 18421, 18422, 18423, 18424, 18425, 18426, 18427 ],
            "N4END": [ 18666, 18667, 18668, 18669, 18670, 18671, 18672, 18673, 18674, 18675, 18676, 18677, 18678, 18679, 18680, 18681 ],
            "NN4BEG": [ 18428, 18429, 18430, 18431, 18432, 18433, 18434, 18435, 18436, 18437, 18438, 18439, 18440, 18441, 18442, 18443 ],
            "NN4END": [ 18682, 18683, 18684, 18685, 18686, 18687, 18688, 18689, 18690, 18691, 18692, 18693, 18694, 18695, 18696, 18697 ],
            "S1BEG": [ 18698, 18699, 18700, 18701 ],
            "S1END": [ 18444, 18445, 18446, 18447 ],
            "S2BEG": [ 18702, 18703, 18704, 18705, 18706, 18707, 18708, 18709 ],
            "S2BEGb": [ 18710, 18711, 18712, 18713, 18714, 18715, 18716, 18717 ],
            "S2END": [ 18456, 18457, 18458, 18459, 18460, 18461, 18462, 18463 ],
            "S2MID": [ 18448, 18449, 18450, 18451, 18452, 18453, 18454, 18455 ],
            "S4BEG": [ 18718, 18719, 18720, 18721, 18722, 18723, 18724, 18725, 18726, 18727, 18728, 18729, 18730, 18731, 18732, 18733 ],
            "S4END": [ 18464, 18465, 18466, 18467, 18468, 18469, 18470, 18471, 18472, 18473, 18474, 18475, 18476, 18477, 18478, 18479 ],
            "SS4BEG": [ 18734, 18735, 18736, 18737, 18738, 18739, 18740, 18741, 18742, 18743, 18744, 18745, 18746, 18747, 18748, 18749 ],
            "SS4END": [ 18480, 18481, 18482, 18483, 18484, 18485, 18486, 18487, 18488, 18489, 18490, 18491, 18492, 18493, 18494, 18495 ],
            "UserCLK": [ 18750 ],
            "UserCLKo": [ 18496 ],
            "W1BEG": [ 15048, 15049, 15050, 15051 ],
            "W1END": [ 18751, 18752, 18753, 18754 ],
            "W2BEG": [ 15060, 15061, 15062, 15063, 15064, 15065, 15066, 15067 ],
            "W2BEGb": [ 15052, 15053, 15054, 15055, 15056, 15057, 15058, 15059 ],
            "W2END": [ 18755, 18756, 18757, 18758, 18759, 18760, 18761, 18762 ],
            "W2MID": [ 18763, 18764, 18765, 18766, 18767, 18768, 18769, 18770 ],
            "W6BEG": [ 15068, 15069, 15070, 15071, 15072, 15073, 15074, 15075, 15076, 15077, 15078, 15079 ],
            "W6END": [ 18771, 18772, 18773, 18774, 18775, 18776, 18777, 18778, 18779, 18780, 18781, 18782 ],
            "WW4BEG": [ 15080, 15081, 15082, 15083, 15084, 15085, 15086, 15087, 15088, 15089, 15090, 15091, 15092, 15093, 15094, 15095 ],
            "WW4END": [ 18783, 18784, 18785, 18786, 18787, 18788, 18789, 18790, 18791, 18792, 18793, 18794, 18795, 18796, 18797, 18798 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9544.2-9598.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 15372 ],
            "Co": [ 18545 ],
            "E1BEG": [ 18799, 18800, 18801, 18802 ],
            "E1END": [ 15096, 15097, 15098, 15099 ],
            "E2BEG": [ 18803, 18804, 18805, 18806, 18807, 18808, 18809, 18810 ],
            "E2BEGb": [ 18811, 18812, 18813, 18814, 18815, 18816, 18817, 18818 ],
            "E2END": [ 15108, 15109, 15110, 15111, 15112, 15113, 15114, 15115 ],
            "E2MID": [ 15100, 15101, 15102, 15103, 15104, 15105, 15106, 15107 ],
            "E6BEG": [ 18819, 18820, 18821, 18822, 18823, 18824, 18825, 18826, 18827, 18828, 18829, 18830 ],
            "E6END": [ 15116, 15117, 15118, 15119, 15120, 15121, 15122, 15123, 15124, 15125, 15126, 15127 ],
            "EE4BEG": [ 18831, 18832, 18833, 18834, 18835, 18836, 18837, 18838, 18839, 18840, 18841, 18842, 18843, 18844, 18845, 18846 ],
            "EE4END": [ 15128, 15129, 15130, 15131, 15132, 15133, 15134, 15135, 15136, 15137, 15138, 15139, 15140, 15141, 15142, 15143 ],
            "FrameData": [ 15144, 15145, 15146, 15147, 15148, 15149, 15150, 15151, 15152, 15153, 15154, 15155, 15156, 15157, 15158, 15159, 15160, 15161, 15162, 15163, 15164, 15165, 15166, 15167, 15168, 15169, 15170, 15171, 15172, 15173, 15174, 15175 ],
            "FrameData_O": [ 18847, 18848, 18849, 18850, 18851, 18852, 18853, 18854, 18855, 18856, 18857, 18858, 18859, 18860, 18861, 18862, 18863, 18864, 18865, 18866, 18867, 18868, 18869, 18870, 18871, 18872, 18873, 18874, 18875, 18876, 18877, 18878 ],
            "FrameStrobe": [ 15473, 15474, 15475, 15476, 15477, 15478, 15479, 15480, 15481, 15482, 15483, 15484, 15485, 15486, 15487, 15488, 15489, 15490, 15491, 15492 ],
            "FrameStrobe_O": [ 18626, 18627, 18628, 18629, 18630, 18631, 18632, 18633, 18634, 18635, 18636, 18637, 18638, 18639, 18640, 18641, 18642, 18643, 18644, 18645 ],
            "N1BEG": [ 18646, 18647, 18648, 18649 ],
            "N1END": [ 15493, 15494, 15495, 15496 ],
            "N2BEG": [ 18658, 18659, 18660, 18661, 18662, 18663, 18664, 18665 ],
            "N2BEGb": [ 18650, 18651, 18652, 18653, 18654, 18655, 18656, 18657 ],
            "N2END": [ 15509, 15510, 15511, 15512, 15513, 15514, 15515, 15516 ],
            "N2MID": [ 15501, 15502, 15503, 15504, 15505, 15506, 15507, 15508 ],
            "N4BEG": [ 18666, 18667, 18668, 18669, 18670, 18671, 18672, 18673, 18674, 18675, 18676, 18677, 18678, 18679, 18680, 18681 ],
            "N4END": [ 15533, 15534, 15535, 15536, 15537, 15538, 15539, 15540, 15541, 15542, 15543, 15544, 15545, 15546, 15547, 15548 ],
            "NN4BEG": [ 18682, 18683, 18684, 18685, 18686, 18687, 18688, 18689, 18690, 18691, 18692, 18693, 18694, 18695, 18696, 18697 ],
            "NN4END": [ 15565, 15566, 15567, 15568, 15569, 15570, 15571, 15572, 15573, 15574, 15575, 15576, 15577, 15578, 15579, 15580 ],
            "S1BEG": [ 15601, 15602, 15603, 15604 ],
            "S1END": [ 18698, 18699, 18700, 18701 ],
            "S2BEG": [ 15629, 15630, 15631, 15632, 15633, 15634, 15635, 15636 ],
            "S2BEGb": [ 15621, 15622, 15623, 15624, 15625, 15626, 15627, 15628 ],
            "S2END": [ 18710, 18711, 18712, 18713, 18714, 18715, 18716, 18717 ],
            "S2MID": [ 18702, 18703, 18704, 18705, 18706, 18707, 18708, 18709 ],
            "S4BEG": [ 15653, 15654, 15655, 15656, 15657, 15658, 15659, 15660, 15661, 15662, 15663, 15664, 15665, 15666, 15667, 15668 ],
            "S4END": [ 18718, 18719, 18720, 18721, 18722, 18723, 18724, 18725, 18726, 18727, 18728, 18729, 18730, 18731, 18732, 18733 ],
            "SS4BEG": [ 15685, 15686, 15687, 15688, 15689, 15690, 15691, 15692, 15693, 15694, 15695, 15696, 15697, 15698, 15699, 15700 ],
            "SS4END": [ 18734, 18735, 18736, 18737, 18738, 18739, 18740, 18741, 18742, 18743, 18744, 18745, 18746, 18747, 18748, 18749 ],
            "UserCLK": [ 15702 ],
            "UserCLKo": [ 18750 ],
            "W1BEG": [ 15176, 15177, 15178, 15179 ],
            "W1END": [ 18879, 18880, 18881, 18882 ],
            "W2BEG": [ 15188, 15189, 15190, 15191, 15192, 15193, 15194, 15195 ],
            "W2BEGb": [ 15180, 15181, 15182, 15183, 15184, 15185, 15186, 15187 ],
            "W2END": [ 18883, 18884, 18885, 18886, 18887, 18888, 18889, 18890 ],
            "W2MID": [ 18891, 18892, 18893, 18894, 18895, 18896, 18897, 18898 ],
            "W6BEG": [ 15196, 15197, 15198, 15199, 15200, 15201, 15202, 15203, 15204, 15205, 15206, 15207 ],
            "W6END": [ 18899, 18900, 18901, 18902, 18903, 18904, 18905, 18906, 18907, 18908, 18909, 18910 ],
            "WW4BEG": [ 15208, 15209, 15210, 15211, 15212, 15213, 15214, 15215, 15216, 15217, 15218, 15219, 15220, 15221, 15222, 15223 ],
            "WW4END": [ 18911, 18912, 18913, 18914, 18915, 18916, 18917, 18918, 18919, 18920, 18921, 18922, 18923, 18924, 18925, 18926 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single": {
          "hide_name": 0,
          "type": "N_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_N_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4218.15-4239.2"
          },
          "port_directions": {
            "Ci": "input",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 18927 ],
            "FrameStrobe": [ 18928, 18929, 18930, 18931, 18932, 18933, 18934, 18935, 18936, 18937, 18938, 18939, 18940, 18941, 18942, 18943, 18944, 18945, 18946, 18947 ],
            "FrameStrobe_O": [ 18948, 18949, 18950, 18951, 18952, 18953, 18954, 18955, 18956, 18957, 18958, 18959, 18960, 18961, 18962, 18963, 18964, 18965, 18966, 18967 ],
            "N1END": [ 18968, 18969, 18970, 18971 ],
            "N2END": [ 18972, 18973, 18974, 18975, 18976, 18977, 18978, 18979 ],
            "N2MID": [ 18980, 18981, 18982, 18983, 18984, 18985, 18986, 18987 ],
            "N4END": [ 18988, 18989, 18990, 18991, 18992, 18993, 18994, 18995, 18996, 18997, 18998, 18999, 19000, 19001, 19002, 19003 ],
            "NN4END": [ 19004, 19005, 19006, 19007, 19008, 19009, 19010, 19011, 19012, 19013, 19014, 19015, 19016, 19017, 19018, 19019 ],
            "S1BEG": [ 19020, 19021, 19022, 19023 ],
            "S2BEG": [ 19024, 19025, 19026, 19027, 19028, 19029, 19030, 19031 ],
            "S2BEGb": [ 19032, 19033, 19034, 19035, 19036, 19037, 19038, 19039 ],
            "S4BEG": [ 19040, 19041, 19042, 19043, 19044, 19045, 19046, 19047, 19048, 19049, 19050, 19051, 19052, 19053, 19054, 19055 ],
            "SS4BEG": [ 19056, 19057, 19058, 19059, 19060, 19061, 19062, 19063, 19064, 19065, 19066, 19067, 19068, 19069, 19070, 19071 ],
            "UserCLK": [ 19072 ],
            "UserCLKo": [ 19073 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10270.2-10324.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 19074 ],
            "Co": [ 19075 ],
            "E1BEG": [ 19076, 19077, 19078, 19079 ],
            "E1END": [ 15373, 15374, 15375, 15376 ],
            "E2BEG": [ 19080, 19081, 19082, 19083, 19084, 19085, 19086, 19087 ],
            "E2BEGb": [ 19088, 19089, 19090, 19091, 19092, 19093, 19094, 19095 ],
            "E2END": [ 15385, 15386, 15387, 15388, 15389, 15390, 15391, 15392 ],
            "E2MID": [ 15377, 15378, 15379, 15380, 15381, 15382, 15383, 15384 ],
            "E6BEG": [ 19096, 19097, 19098, 19099, 19100, 19101, 19102, 19103, 19104, 19105, 19106, 19107 ],
            "E6END": [ 15393, 15394, 15395, 15396, 15397, 15398, 15399, 15400, 15401, 15402, 15403, 15404 ],
            "EE4BEG": [ 19108, 19109, 19110, 19111, 19112, 19113, 19114, 19115, 19116, 19117, 19118, 19119, 19120, 19121, 19122, 19123 ],
            "EE4END": [ 15405, 15406, 15407, 15408, 15409, 15410, 15411, 15412, 15413, 15414, 15415, 15416, 15417, 15418, 15419, 15420 ],
            "FrameData": [ 15421, 15422, 15423, 15424, 15425, 15426, 15427, 15428, 15429, 15430, 15431, 15432, 15433, 15434, 15435, 15436, 15437, 15438, 15439, 15440, 15441, 15442, 15443, 15444, 15445, 15446, 15447, 15448, 15449, 15450, 15451, 15452 ],
            "FrameData_O": [ 19124, 19125, 19126, 19127, 19128, 19129, 19130, 19131, 19132, 19133, 19134, 19135, 19136, 19137, 19138, 19139, 19140, 19141, 19142, 19143, 19144, 19145, 19146, 19147, 19148, 19149, 19150, 19151, 19152, 19153, 19154, 19155 ],
            "FrameStrobe": [ 19156, 19157, 19158, 19159, 19160, 19161, 19162, 19163, 19164, 19165, 19166, 19167, 19168, 19169, 19170, 19171, 19172, 19173, 19174, 19175 ],
            "FrameStrobe_O": [ 19176, 19177, 19178, 19179, 19180, 19181, 19182, 19183, 19184, 19185, 19186, 19187, 19188, 19189, 19190, 19191, 19192, 19193, 19194, 19195 ],
            "N1BEG": [ 19196, 19197, 19198, 19199 ],
            "N1END": [ 19200, 19201, 19202, 19203 ],
            "N2BEG": [ 19204, 19205, 19206, 19207, 19208, 19209, 19210, 19211 ],
            "N2BEGb": [ 19212, 19213, 19214, 19215, 19216, 19217, 19218, 19219 ],
            "N2END": [ 19220, 19221, 19222, 19223, 19224, 19225, 19226, 19227 ],
            "N2MID": [ 19228, 19229, 19230, 19231, 19232, 19233, 19234, 19235 ],
            "N4BEG": [ 19236, 19237, 19238, 19239, 19240, 19241, 19242, 19243, 19244, 19245, 19246, 19247, 19248, 19249, 19250, 19251 ],
            "N4END": [ 19252, 19253, 19254, 19255, 19256, 19257, 19258, 19259, 19260, 19261, 19262, 19263, 19264, 19265, 19266, 19267 ],
            "NN4BEG": [ 19268, 19269, 19270, 19271, 19272, 19273, 19274, 19275, 19276, 19277, 19278, 19279, 19280, 19281, 19282, 19283 ],
            "NN4END": [ 19284, 19285, 19286, 19287, 19288, 19289, 19290, 19291, 19292, 19293, 19294, 19295, 19296, 19297, 19298, 19299 ],
            "S1BEG": [ 19300, 19301, 19302, 19303 ],
            "S1END": [ 19304, 19305, 19306, 19307 ],
            "S2BEG": [ 19308, 19309, 19310, 19311, 19312, 19313, 19314, 19315 ],
            "S2BEGb": [ 19316, 19317, 19318, 19319, 19320, 19321, 19322, 19323 ],
            "S2END": [ 19324, 19325, 19326, 19327, 19328, 19329, 19330, 19331 ],
            "S2MID": [ 19332, 19333, 19334, 19335, 19336, 19337, 19338, 19339 ],
            "S4BEG": [ 19340, 19341, 19342, 19343, 19344, 19345, 19346, 19347, 19348, 19349, 19350, 19351, 19352, 19353, 19354, 19355 ],
            "S4END": [ 19356, 19357, 19358, 19359, 19360, 19361, 19362, 19363, 19364, 19365, 19366, 19367, 19368, 19369, 19370, 19371 ],
            "SS4BEG": [ 19372, 19373, 19374, 19375, 19376, 19377, 19378, 19379, 19380, 19381, 19382, 19383, 19384, 19385, 19386, 19387 ],
            "SS4END": [ 19388, 19389, 19390, 19391, 19392, 19393, 19394, 19395, 19396, 19397, 19398, 19399, 19400, 19401, 19402, 19403 ],
            "UserCLK": [ 19404 ],
            "UserCLKo": [ 19405 ],
            "W1BEG": [ 15703, 15704, 15705, 15706 ],
            "W1END": [ 19406, 19407, 19408, 19409 ],
            "W2BEG": [ 15715, 15716, 15717, 15718, 15719, 15720, 15721, 15722 ],
            "W2BEGb": [ 15707, 15708, 15709, 15710, 15711, 15712, 15713, 15714 ],
            "W2END": [ 19410, 19411, 19412, 19413, 19414, 19415, 19416, 19417 ],
            "W2MID": [ 19418, 19419, 19420, 19421, 19422, 19423, 19424, 19425 ],
            "W6BEG": [ 15723, 15724, 15725, 15726, 15727, 15728, 15729, 15730, 15731, 15732, 15733, 15734 ],
            "W6END": [ 19426, 19427, 19428, 19429, 19430, 19431, 19432, 19433, 19434, 19435, 19436, 19437 ],
            "WW4BEG": [ 15735, 15736, 15737, 15738, 15739, 15740, 15741, 15742, 15743, 15744, 15745, 15746, 15747, 15748, 15749, 15750 ],
            "WW4END": [ 19438, 19439, 19440, 19441, 19442, 19443, 19444, 19445, 19446, 19447, 19448, 19449, 19450, 19451, 19452, 19453 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10849.2-10903.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 19454 ],
            "Co": [ 19074 ],
            "E1BEG": [ 19455, 19456, 19457, 19458 ],
            "E1END": [ 15752, 15753, 15754, 15755 ],
            "E2BEG": [ 19459, 19460, 19461, 19462, 19463, 19464, 19465, 19466 ],
            "E2BEGb": [ 19467, 19468, 19469, 19470, 19471, 19472, 19473, 19474 ],
            "E2END": [ 15764, 15765, 15766, 15767, 15768, 15769, 15770, 15771 ],
            "E2MID": [ 15756, 15757, 15758, 15759, 15760, 15761, 15762, 15763 ],
            "E6BEG": [ 19475, 19476, 19477, 19478, 19479, 19480, 19481, 19482, 19483, 19484, 19485, 19486 ],
            "E6END": [ 15772, 15773, 15774, 15775, 15776, 15777, 15778, 15779, 15780, 15781, 15782, 15783 ],
            "EE4BEG": [ 19487, 19488, 19489, 19490, 19491, 19492, 19493, 19494, 19495, 19496, 19497, 19498, 19499, 19500, 19501, 19502 ],
            "EE4END": [ 15784, 15785, 15786, 15787, 15788, 15789, 15790, 15791, 15792, 15793, 15794, 15795, 15796, 15797, 15798, 15799 ],
            "FrameData": [ 15800, 15801, 15802, 15803, 15804, 15805, 15806, 15807, 15808, 15809, 15810, 15811, 15812, 15813, 15814, 15815, 15816, 15817, 15818, 15819, 15820, 15821, 15822, 15823, 15824, 15825, 15826, 15827, 15828, 15829, 15830, 15831 ],
            "FrameData_O": [ 19503, 19504, 19505, 19506, 19507, 19508, 19509, 19510, 19511, 19512, 19513, 19514, 19515, 19516, 19517, 19518, 19519, 19520, 19521, 19522, 19523, 19524, 19525, 19526, 19527, 19528, 19529, 19530, 19531, 19532, 19533, 19534 ],
            "FrameStrobe": [ 19535, 19536, 19537, 19538, 19539, 19540, 19541, 19542, 19543, 19544, 19545, 19546, 19547, 19548, 19549, 19550, 19551, 19552, 19553, 19554 ],
            "FrameStrobe_O": [ 19156, 19157, 19158, 19159, 19160, 19161, 19162, 19163, 19164, 19165, 19166, 19167, 19168, 19169, 19170, 19171, 19172, 19173, 19174, 19175 ],
            "N1BEG": [ 19200, 19201, 19202, 19203 ],
            "N1END": [ 19555, 19556, 19557, 19558 ],
            "N2BEG": [ 19228, 19229, 19230, 19231, 19232, 19233, 19234, 19235 ],
            "N2BEGb": [ 19220, 19221, 19222, 19223, 19224, 19225, 19226, 19227 ],
            "N2END": [ 19559, 19560, 19561, 19562, 19563, 19564, 19565, 19566 ],
            "N2MID": [ 19567, 19568, 19569, 19570, 19571, 19572, 19573, 19574 ],
            "N4BEG": [ 19252, 19253, 19254, 19255, 19256, 19257, 19258, 19259, 19260, 19261, 19262, 19263, 19264, 19265, 19266, 19267 ],
            "N4END": [ 19575, 19576, 19577, 19578, 19579, 19580, 19581, 19582, 19583, 19584, 19585, 19586, 19587, 19588, 19589, 19590 ],
            "NN4BEG": [ 19284, 19285, 19286, 19287, 19288, 19289, 19290, 19291, 19292, 19293, 19294, 19295, 19296, 19297, 19298, 19299 ],
            "NN4END": [ 19591, 19592, 19593, 19594, 19595, 19596, 19597, 19598, 19599, 19600, 19601, 19602, 19603, 19604, 19605, 19606 ],
            "S1BEG": [ 19607, 19608, 19609, 19610 ],
            "S1END": [ 19300, 19301, 19302, 19303 ],
            "S2BEG": [ 19611, 19612, 19613, 19614, 19615, 19616, 19617, 19618 ],
            "S2BEGb": [ 19619, 19620, 19621, 19622, 19623, 19624, 19625, 19626 ],
            "S2END": [ 19316, 19317, 19318, 19319, 19320, 19321, 19322, 19323 ],
            "S2MID": [ 19308, 19309, 19310, 19311, 19312, 19313, 19314, 19315 ],
            "S4BEG": [ 19627, 19628, 19629, 19630, 19631, 19632, 19633, 19634, 19635, 19636, 19637, 19638, 19639, 19640, 19641, 19642 ],
            "S4END": [ 19340, 19341, 19342, 19343, 19344, 19345, 19346, 19347, 19348, 19349, 19350, 19351, 19352, 19353, 19354, 19355 ],
            "SS4BEG": [ 19643, 19644, 19645, 19646, 19647, 19648, 19649, 19650, 19651, 19652, 19653, 19654, 19655, 19656, 19657, 19658 ],
            "SS4END": [ 19372, 19373, 19374, 19375, 19376, 19377, 19378, 19379, 19380, 19381, 19382, 19383, 19384, 19385, 19386, 19387 ],
            "UserCLK": [ 19659 ],
            "UserCLKo": [ 19404 ],
            "W1BEG": [ 15957, 15958, 15959, 15960 ],
            "W1END": [ 19660, 19661, 19662, 19663 ],
            "W2BEG": [ 15969, 15970, 15971, 15972, 15973, 15974, 15975, 15976 ],
            "W2BEGb": [ 15961, 15962, 15963, 15964, 15965, 15966, 15967, 15968 ],
            "W2END": [ 19664, 19665, 19666, 19667, 19668, 19669, 19670, 19671 ],
            "W2MID": [ 19672, 19673, 19674, 19675, 19676, 19677, 19678, 19679 ],
            "W6BEG": [ 15977, 15978, 15979, 15980, 15981, 15982, 15983, 15984, 15985, 15986, 15987, 15988 ],
            "W6END": [ 19680, 19681, 19682, 19683, 19684, 19685, 19686, 19687, 19688, 19689, 19690, 19691 ],
            "WW4BEG": [ 15989, 15990, 15991, 15992, 15993, 15994, 15995, 15996, 15997, 15998, 15999, 16000, 16001, 16002, 16003, 16004 ],
            "WW4END": [ 19692, 19693, 19694, 19695, 19696, 19697, 19698, 19699, 19700, 19701, 19702, 19703, 19704, 19705, 19706, 19707 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11512.2-11566.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 19708 ],
            "Co": [ 19454 ],
            "E1BEG": [ 19709, 19710, 19711, 19712 ],
            "E1END": [ 16006, 16007, 16008, 16009 ],
            "E2BEG": [ 19713, 19714, 19715, 19716, 19717, 19718, 19719, 19720 ],
            "E2BEGb": [ 19721, 19722, 19723, 19724, 19725, 19726, 19727, 19728 ],
            "E2END": [ 16018, 16019, 16020, 16021, 16022, 16023, 16024, 16025 ],
            "E2MID": [ 16010, 16011, 16012, 16013, 16014, 16015, 16016, 16017 ],
            "E6BEG": [ 19729, 19730, 19731, 19732, 19733, 19734, 19735, 19736, 19737, 19738, 19739, 19740 ],
            "E6END": [ 16026, 16027, 16028, 16029, 16030, 16031, 16032, 16033, 16034, 16035, 16036, 16037 ],
            "EE4BEG": [ 19741, 19742, 19743, 19744, 19745, 19746, 19747, 19748, 19749, 19750, 19751, 19752, 19753, 19754, 19755, 19756 ],
            "EE4END": [ 16038, 16039, 16040, 16041, 16042, 16043, 16044, 16045, 16046, 16047, 16048, 16049, 16050, 16051, 16052, 16053 ],
            "FrameData": [ 16054, 16055, 16056, 16057, 16058, 16059, 16060, 16061, 16062, 16063, 16064, 16065, 16066, 16067, 16068, 16069, 16070, 16071, 16072, 16073, 16074, 16075, 16076, 16077, 16078, 16079, 16080, 16081, 16082, 16083, 16084, 16085 ],
            "FrameData_O": [ 19757, 19758, 19759, 19760, 19761, 19762, 19763, 19764, 19765, 19766, 19767, 19768, 19769, 19770, 19771, 19772, 19773, 19774, 19775, 19776, 19777, 19778, 19779, 19780, 19781, 19782, 19783, 19784, 19785, 19786, 19787, 19788 ],
            "FrameStrobe": [ 19789, 19790, 19791, 19792, 19793, 19794, 19795, 19796, 19797, 19798, 19799, 19800, 19801, 19802, 19803, 19804, 19805, 19806, 19807, 19808 ],
            "FrameStrobe_O": [ 19535, 19536, 19537, 19538, 19539, 19540, 19541, 19542, 19543, 19544, 19545, 19546, 19547, 19548, 19549, 19550, 19551, 19552, 19553, 19554 ],
            "N1BEG": [ 19555, 19556, 19557, 19558 ],
            "N1END": [ 19809, 19810, 19811, 19812 ],
            "N2BEG": [ 19567, 19568, 19569, 19570, 19571, 19572, 19573, 19574 ],
            "N2BEGb": [ 19559, 19560, 19561, 19562, 19563, 19564, 19565, 19566 ],
            "N2END": [ 19813, 19814, 19815, 19816, 19817, 19818, 19819, 19820 ],
            "N2MID": [ 19821, 19822, 19823, 19824, 19825, 19826, 19827, 19828 ],
            "N4BEG": [ 19575, 19576, 19577, 19578, 19579, 19580, 19581, 19582, 19583, 19584, 19585, 19586, 19587, 19588, 19589, 19590 ],
            "N4END": [ 19829, 19830, 19831, 19832, 19833, 19834, 19835, 19836, 19837, 19838, 19839, 19840, 19841, 19842, 19843, 19844 ],
            "NN4BEG": [ 19591, 19592, 19593, 19594, 19595, 19596, 19597, 19598, 19599, 19600, 19601, 19602, 19603, 19604, 19605, 19606 ],
            "NN4END": [ 19845, 19846, 19847, 19848, 19849, 19850, 19851, 19852, 19853, 19854, 19855, 19856, 19857, 19858, 19859, 19860 ],
            "S1BEG": [ 19861, 19862, 19863, 19864 ],
            "S1END": [ 19607, 19608, 19609, 19610 ],
            "S2BEG": [ 19865, 19866, 19867, 19868, 19869, 19870, 19871, 19872 ],
            "S2BEGb": [ 19873, 19874, 19875, 19876, 19877, 19878, 19879, 19880 ],
            "S2END": [ 19619, 19620, 19621, 19622, 19623, 19624, 19625, 19626 ],
            "S2MID": [ 19611, 19612, 19613, 19614, 19615, 19616, 19617, 19618 ],
            "S4BEG": [ 19881, 19882, 19883, 19884, 19885, 19886, 19887, 19888, 19889, 19890, 19891, 19892, 19893, 19894, 19895, 19896 ],
            "S4END": [ 19627, 19628, 19629, 19630, 19631, 19632, 19633, 19634, 19635, 19636, 19637, 19638, 19639, 19640, 19641, 19642 ],
            "SS4BEG": [ 19897, 19898, 19899, 19900, 19901, 19902, 19903, 19904, 19905, 19906, 19907, 19908, 19909, 19910, 19911, 19912 ],
            "SS4END": [ 19643, 19644, 19645, 19646, 19647, 19648, 19649, 19650, 19651, 19652, 19653, 19654, 19655, 19656, 19657, 19658 ],
            "UserCLK": [ 19913 ],
            "UserCLKo": [ 19659 ],
            "W1BEG": [ 16211, 16212, 16213, 16214 ],
            "W1END": [ 19914, 19915, 19916, 19917 ],
            "W2BEG": [ 16223, 16224, 16225, 16226, 16227, 16228, 16229, 16230 ],
            "W2BEGb": [ 16215, 16216, 16217, 16218, 16219, 16220, 16221, 16222 ],
            "W2END": [ 19918, 19919, 19920, 19921, 19922, 19923, 19924, 19925 ],
            "W2MID": [ 19926, 19927, 19928, 19929, 19930, 19931, 19932, 19933 ],
            "W6BEG": [ 16231, 16232, 16233, 16234, 16235, 16236, 16237, 16238, 16239, 16240, 16241, 16242 ],
            "W6END": [ 19934, 19935, 19936, 19937, 19938, 19939, 19940, 19941, 19942, 19943, 19944, 19945 ],
            "WW4BEG": [ 16243, 16244, 16245, 16246, 16247, 16248, 16249, 16250, 16251, 16252, 16253, 16254, 16255, 16256, 16257, 16258 ],
            "WW4END": [ 19946, 19947, 19948, 19949, 19950, 19951, 19952, 19953, 19954, 19955, 19956, 19957, 19958, 19959, 19960, 19961 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12091.2-12145.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 19962 ],
            "Co": [ 19708 ],
            "E1BEG": [ 19963, 19964, 19965, 19966 ],
            "E1END": [ 16260, 16261, 16262, 16263 ],
            "E2BEG": [ 19967, 19968, 19969, 19970, 19971, 19972, 19973, 19974 ],
            "E2BEGb": [ 19975, 19976, 19977, 19978, 19979, 19980, 19981, 19982 ],
            "E2END": [ 16272, 16273, 16274, 16275, 16276, 16277, 16278, 16279 ],
            "E2MID": [ 16264, 16265, 16266, 16267, 16268, 16269, 16270, 16271 ],
            "E6BEG": [ 19983, 19984, 19985, 19986, 19987, 19988, 19989, 19990, 19991, 19992, 19993, 19994 ],
            "E6END": [ 16280, 16281, 16282, 16283, 16284, 16285, 16286, 16287, 16288, 16289, 16290, 16291 ],
            "EE4BEG": [ 19995, 19996, 19997, 19998, 19999, 20000, 20001, 20002, 20003, 20004, 20005, 20006, 20007, 20008, 20009, 20010 ],
            "EE4END": [ 16292, 16293, 16294, 16295, 16296, 16297, 16298, 16299, 16300, 16301, 16302, 16303, 16304, 16305, 16306, 16307 ],
            "FrameData": [ 16308, 16309, 16310, 16311, 16312, 16313, 16314, 16315, 16316, 16317, 16318, 16319, 16320, 16321, 16322, 16323, 16324, 16325, 16326, 16327, 16328, 16329, 16330, 16331, 16332, 16333, 16334, 16335, 16336, 16337, 16338, 16339 ],
            "FrameData_O": [ 20011, 20012, 20013, 20014, 20015, 20016, 20017, 20018, 20019, 20020, 20021, 20022, 20023, 20024, 20025, 20026, 20027, 20028, 20029, 20030, 20031, 20032, 20033, 20034, 20035, 20036, 20037, 20038, 20039, 20040, 20041, 20042 ],
            "FrameStrobe": [ 20043, 20044, 20045, 20046, 20047, 20048, 20049, 20050, 20051, 20052, 20053, 20054, 20055, 20056, 20057, 20058, 20059, 20060, 20061, 20062 ],
            "FrameStrobe_O": [ 19789, 19790, 19791, 19792, 19793, 19794, 19795, 19796, 19797, 19798, 19799, 19800, 19801, 19802, 19803, 19804, 19805, 19806, 19807, 19808 ],
            "N1BEG": [ 19809, 19810, 19811, 19812 ],
            "N1END": [ 20063, 20064, 20065, 20066 ],
            "N2BEG": [ 19821, 19822, 19823, 19824, 19825, 19826, 19827, 19828 ],
            "N2BEGb": [ 19813, 19814, 19815, 19816, 19817, 19818, 19819, 19820 ],
            "N2END": [ 20067, 20068, 20069, 20070, 20071, 20072, 20073, 20074 ],
            "N2MID": [ 20075, 20076, 20077, 20078, 20079, 20080, 20081, 20082 ],
            "N4BEG": [ 19829, 19830, 19831, 19832, 19833, 19834, 19835, 19836, 19837, 19838, 19839, 19840, 19841, 19842, 19843, 19844 ],
            "N4END": [ 20083, 20084, 20085, 20086, 20087, 20088, 20089, 20090, 20091, 20092, 20093, 20094, 20095, 20096, 20097, 20098 ],
            "NN4BEG": [ 19845, 19846, 19847, 19848, 19849, 19850, 19851, 19852, 19853, 19854, 19855, 19856, 19857, 19858, 19859, 19860 ],
            "NN4END": [ 20099, 20100, 20101, 20102, 20103, 20104, 20105, 20106, 20107, 20108, 20109, 20110, 20111, 20112, 20113, 20114 ],
            "S1BEG": [ 20115, 20116, 20117, 20118 ],
            "S1END": [ 19861, 19862, 19863, 19864 ],
            "S2BEG": [ 20119, 20120, 20121, 20122, 20123, 20124, 20125, 20126 ],
            "S2BEGb": [ 20127, 20128, 20129, 20130, 20131, 20132, 20133, 20134 ],
            "S2END": [ 19873, 19874, 19875, 19876, 19877, 19878, 19879, 19880 ],
            "S2MID": [ 19865, 19866, 19867, 19868, 19869, 19870, 19871, 19872 ],
            "S4BEG": [ 20135, 20136, 20137, 20138, 20139, 20140, 20141, 20142, 20143, 20144, 20145, 20146, 20147, 20148, 20149, 20150 ],
            "S4END": [ 19881, 19882, 19883, 19884, 19885, 19886, 19887, 19888, 19889, 19890, 19891, 19892, 19893, 19894, 19895, 19896 ],
            "SS4BEG": [ 20151, 20152, 20153, 20154, 20155, 20156, 20157, 20158, 20159, 20160, 20161, 20162, 20163, 20164, 20165, 20166 ],
            "SS4END": [ 19897, 19898, 19899, 19900, 19901, 19902, 19903, 19904, 19905, 19906, 19907, 19908, 19909, 19910, 19911, 19912 ],
            "UserCLK": [ 20167 ],
            "UserCLKo": [ 19913 ],
            "W1BEG": [ 16465, 16466, 16467, 16468 ],
            "W1END": [ 20168, 20169, 20170, 20171 ],
            "W2BEG": [ 16477, 16478, 16479, 16480, 16481, 16482, 16483, 16484 ],
            "W2BEGb": [ 16469, 16470, 16471, 16472, 16473, 16474, 16475, 16476 ],
            "W2END": [ 20172, 20173, 20174, 20175, 20176, 20177, 20178, 20179 ],
            "W2MID": [ 20180, 20181, 20182, 20183, 20184, 20185, 20186, 20187 ],
            "W6BEG": [ 16485, 16486, 16487, 16488, 16489, 16490, 16491, 16492, 16493, 16494, 16495, 16496 ],
            "W6END": [ 20188, 20189, 20190, 20191, 20192, 20193, 20194, 20195, 20196, 20197, 20198, 20199 ],
            "WW4BEG": [ 16497, 16498, 16499, 16500, 16501, 16502, 16503, 16504, 16505, 16506, 16507, 16508, 16509, 16510, 16511, 16512 ],
            "WW4END": [ 20200, 20201, 20202, 20203, 20204, 20205, 20206, 20207, 20208, 20209, 20210, 20211, 20212, 20213, 20214, 20215 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12754.2-12808.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 20216 ],
            "Co": [ 19962 ],
            "E1BEG": [ 20217, 20218, 20219, 20220 ],
            "E1END": [ 16514, 16515, 16516, 16517 ],
            "E2BEG": [ 20221, 20222, 20223, 20224, 20225, 20226, 20227, 20228 ],
            "E2BEGb": [ 20229, 20230, 20231, 20232, 20233, 20234, 20235, 20236 ],
            "E2END": [ 16526, 16527, 16528, 16529, 16530, 16531, 16532, 16533 ],
            "E2MID": [ 16518, 16519, 16520, 16521, 16522, 16523, 16524, 16525 ],
            "E6BEG": [ 20237, 20238, 20239, 20240, 20241, 20242, 20243, 20244, 20245, 20246, 20247, 20248 ],
            "E6END": [ 16534, 16535, 16536, 16537, 16538, 16539, 16540, 16541, 16542, 16543, 16544, 16545 ],
            "EE4BEG": [ 20249, 20250, 20251, 20252, 20253, 20254, 20255, 20256, 20257, 20258, 20259, 20260, 20261, 20262, 20263, 20264 ],
            "EE4END": [ 16546, 16547, 16548, 16549, 16550, 16551, 16552, 16553, 16554, 16555, 16556, 16557, 16558, 16559, 16560, 16561 ],
            "FrameData": [ 16562, 16563, 16564, 16565, 16566, 16567, 16568, 16569, 16570, 16571, 16572, 16573, 16574, 16575, 16576, 16577, 16578, 16579, 16580, 16581, 16582, 16583, 16584, 16585, 16586, 16587, 16588, 16589, 16590, 16591, 16592, 16593 ],
            "FrameData_O": [ 20265, 20266, 20267, 20268, 20269, 20270, 20271, 20272, 20273, 20274, 20275, 20276, 20277, 20278, 20279, 20280, 20281, 20282, 20283, 20284, 20285, 20286, 20287, 20288, 20289, 20290, 20291, 20292, 20293, 20294, 20295, 20296 ],
            "FrameStrobe": [ 20297, 20298, 20299, 20300, 20301, 20302, 20303, 20304, 20305, 20306, 20307, 20308, 20309, 20310, 20311, 20312, 20313, 20314, 20315, 20316 ],
            "FrameStrobe_O": [ 20043, 20044, 20045, 20046, 20047, 20048, 20049, 20050, 20051, 20052, 20053, 20054, 20055, 20056, 20057, 20058, 20059, 20060, 20061, 20062 ],
            "N1BEG": [ 20063, 20064, 20065, 20066 ],
            "N1END": [ 20317, 20318, 20319, 20320 ],
            "N2BEG": [ 20075, 20076, 20077, 20078, 20079, 20080, 20081, 20082 ],
            "N2BEGb": [ 20067, 20068, 20069, 20070, 20071, 20072, 20073, 20074 ],
            "N2END": [ 20321, 20322, 20323, 20324, 20325, 20326, 20327, 20328 ],
            "N2MID": [ 20329, 20330, 20331, 20332, 20333, 20334, 20335, 20336 ],
            "N4BEG": [ 20083, 20084, 20085, 20086, 20087, 20088, 20089, 20090, 20091, 20092, 20093, 20094, 20095, 20096, 20097, 20098 ],
            "N4END": [ 20337, 20338, 20339, 20340, 20341, 20342, 20343, 20344, 20345, 20346, 20347, 20348, 20349, 20350, 20351, 20352 ],
            "NN4BEG": [ 20099, 20100, 20101, 20102, 20103, 20104, 20105, 20106, 20107, 20108, 20109, 20110, 20111, 20112, 20113, 20114 ],
            "NN4END": [ 20353, 20354, 20355, 20356, 20357, 20358, 20359, 20360, 20361, 20362, 20363, 20364, 20365, 20366, 20367, 20368 ],
            "S1BEG": [ 20369, 20370, 20371, 20372 ],
            "S1END": [ 20115, 20116, 20117, 20118 ],
            "S2BEG": [ 20373, 20374, 20375, 20376, 20377, 20378, 20379, 20380 ],
            "S2BEGb": [ 20381, 20382, 20383, 20384, 20385, 20386, 20387, 20388 ],
            "S2END": [ 20127, 20128, 20129, 20130, 20131, 20132, 20133, 20134 ],
            "S2MID": [ 20119, 20120, 20121, 20122, 20123, 20124, 20125, 20126 ],
            "S4BEG": [ 20389, 20390, 20391, 20392, 20393, 20394, 20395, 20396, 20397, 20398, 20399, 20400, 20401, 20402, 20403, 20404 ],
            "S4END": [ 20135, 20136, 20137, 20138, 20139, 20140, 20141, 20142, 20143, 20144, 20145, 20146, 20147, 20148, 20149, 20150 ],
            "SS4BEG": [ 20405, 20406, 20407, 20408, 20409, 20410, 20411, 20412, 20413, 20414, 20415, 20416, 20417, 20418, 20419, 20420 ],
            "SS4END": [ 20151, 20152, 20153, 20154, 20155, 20156, 20157, 20158, 20159, 20160, 20161, 20162, 20163, 20164, 20165, 20166 ],
            "UserCLK": [ 20421 ],
            "UserCLKo": [ 20167 ],
            "W1BEG": [ 16719, 16720, 16721, 16722 ],
            "W1END": [ 20422, 20423, 20424, 20425 ],
            "W2BEG": [ 16731, 16732, 16733, 16734, 16735, 16736, 16737, 16738 ],
            "W2BEGb": [ 16723, 16724, 16725, 16726, 16727, 16728, 16729, 16730 ],
            "W2END": [ 20426, 20427, 20428, 20429, 20430, 20431, 20432, 20433 ],
            "W2MID": [ 20434, 20435, 20436, 20437, 20438, 20439, 20440, 20441 ],
            "W6BEG": [ 16739, 16740, 16741, 16742, 16743, 16744, 16745, 16746, 16747, 16748, 16749, 16750 ],
            "W6END": [ 20442, 20443, 20444, 20445, 20446, 20447, 20448, 20449, 20450, 20451, 20452, 20453 ],
            "WW4BEG": [ 16751, 16752, 16753, 16754, 16755, 16756, 16757, 16758, 16759, 16760, 16761, 16762, 16763, 16764, 16765, 16766 ],
            "WW4END": [ 20454, 20455, 20456, 20457, 20458, 20459, 20460, 20461, 20462, 20463, 20464, 20465, 20466, 20467, 20468, 20469 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single": {
          "hide_name": 0,
          "type": "S_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_S_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13132.15-13153.2"
          },
          "port_directions": {
            "Co": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Co": [ 20216 ],
            "FrameStrobe": [ 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197 ],
            "FrameStrobe_O": [ 20297, 20298, 20299, 20300, 20301, 20302, 20303, 20304, 20305, 20306, 20307, 20308, 20309, 20310, 20311, 20312, 20313, 20314, 20315, 20316 ],
            "N1BEG": [ 20317, 20318, 20319, 20320 ],
            "N2BEG": [ 20329, 20330, 20331, 20332, 20333, 20334, 20335, 20336 ],
            "N2BEGb": [ 20321, 20322, 20323, 20324, 20325, 20326, 20327, 20328 ],
            "N4BEG": [ 20337, 20338, 20339, 20340, 20341, 20342, 20343, 20344, 20345, 20346, 20347, 20348, 20349, 20350, 20351, 20352 ],
            "NN4BEG": [ 20353, 20354, 20355, 20356, 20357, 20358, 20359, 20360, 20361, 20362, 20363, 20364, 20365, 20366, 20367, 20368 ],
            "S1END": [ 20369, 20370, 20371, 20372 ],
            "S2END": [ 20381, 20382, 20383, 20384, 20385, 20386, 20387, 20388 ],
            "S2MID": [ 20373, 20374, 20375, 20376, 20377, 20378, 20379, 20380 ],
            "S4END": [ 20389, 20390, 20391, 20392, 20393, 20394, 20395, 20396, 20397, 20398, 20399, 20400, 20401, 20402, 20403, 20404 ],
            "SS4END": [ 20405, 20406, 20407, 20408, 20409, 20410, 20411, 20412, 20413, 20414, 20415, 20416, 20417, 20418, 20419, 20420 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 20421 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4639.2-4693.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 20470 ],
            "Co": [ 18927 ],
            "E1BEG": [ 20471, 20472, 20473, 20474 ],
            "E1END": [ 16768, 16769, 16770, 16771 ],
            "E2BEG": [ 20475, 20476, 20477, 20478, 20479, 20480, 20481, 20482 ],
            "E2BEGb": [ 20483, 20484, 20485, 20486, 20487, 20488, 20489, 20490 ],
            "E2END": [ 16780, 16781, 16782, 16783, 16784, 16785, 16786, 16787 ],
            "E2MID": [ 16772, 16773, 16774, 16775, 16776, 16777, 16778, 16779 ],
            "E6BEG": [ 20491, 20492, 20493, 20494, 20495, 20496, 20497, 20498, 20499, 20500, 20501, 20502 ],
            "E6END": [ 16788, 16789, 16790, 16791, 16792, 16793, 16794, 16795, 16796, 16797, 16798, 16799 ],
            "EE4BEG": [ 20503, 20504, 20505, 20506, 20507, 20508, 20509, 20510, 20511, 20512, 20513, 20514, 20515, 20516, 20517, 20518 ],
            "EE4END": [ 16800, 16801, 16802, 16803, 16804, 16805, 16806, 16807, 16808, 16809, 16810, 16811, 16812, 16813, 16814, 16815 ],
            "FrameData": [ 16816, 16817, 16818, 16819, 16820, 16821, 16822, 16823, 16824, 16825, 16826, 16827, 16828, 16829, 16830, 16831, 16832, 16833, 16834, 16835, 16836, 16837, 16838, 16839, 16840, 16841, 16842, 16843, 16844, 16845, 16846, 16847 ],
            "FrameData_O": [ 20519, 20520, 20521, 20522, 20523, 20524, 20525, 20526, 20527, 20528, 20529, 20530, 20531, 20532, 20533, 20534, 20535, 20536, 20537, 20538, 20539, 20540, 20541, 20542, 20543, 20544, 20545, 20546, 20547, 20548, 20549, 20550 ],
            "FrameStrobe": [ 20551, 20552, 20553, 20554, 20555, 20556, 20557, 20558, 20559, 20560, 20561, 20562, 20563, 20564, 20565, 20566, 20567, 20568, 20569, 20570 ],
            "FrameStrobe_O": [ 18928, 18929, 18930, 18931, 18932, 18933, 18934, 18935, 18936, 18937, 18938, 18939, 18940, 18941, 18942, 18943, 18944, 18945, 18946, 18947 ],
            "N1BEG": [ 18968, 18969, 18970, 18971 ],
            "N1END": [ 20571, 20572, 20573, 20574 ],
            "N2BEG": [ 18980, 18981, 18982, 18983, 18984, 18985, 18986, 18987 ],
            "N2BEGb": [ 18972, 18973, 18974, 18975, 18976, 18977, 18978, 18979 ],
            "N2END": [ 20575, 20576, 20577, 20578, 20579, 20580, 20581, 20582 ],
            "N2MID": [ 20583, 20584, 20585, 20586, 20587, 20588, 20589, 20590 ],
            "N4BEG": [ 18988, 18989, 18990, 18991, 18992, 18993, 18994, 18995, 18996, 18997, 18998, 18999, 19000, 19001, 19002, 19003 ],
            "N4END": [ 20591, 20592, 20593, 20594, 20595, 20596, 20597, 20598, 20599, 20600, 20601, 20602, 20603, 20604, 20605, 20606 ],
            "NN4BEG": [ 19004, 19005, 19006, 19007, 19008, 19009, 19010, 19011, 19012, 19013, 19014, 19015, 19016, 19017, 19018, 19019 ],
            "NN4END": [ 20607, 20608, 20609, 20610, 20611, 20612, 20613, 20614, 20615, 20616, 20617, 20618, 20619, 20620, 20621, 20622 ],
            "S1BEG": [ 20623, 20624, 20625, 20626 ],
            "S1END": [ 19020, 19021, 19022, 19023 ],
            "S2BEG": [ 20627, 20628, 20629, 20630, 20631, 20632, 20633, 20634 ],
            "S2BEGb": [ 20635, 20636, 20637, 20638, 20639, 20640, 20641, 20642 ],
            "S2END": [ 19032, 19033, 19034, 19035, 19036, 19037, 19038, 19039 ],
            "S2MID": [ 19024, 19025, 19026, 19027, 19028, 19029, 19030, 19031 ],
            "S4BEG": [ 20643, 20644, 20645, 20646, 20647, 20648, 20649, 20650, 20651, 20652, 20653, 20654, 20655, 20656, 20657, 20658 ],
            "S4END": [ 19040, 19041, 19042, 19043, 19044, 19045, 19046, 19047, 19048, 19049, 19050, 19051, 19052, 19053, 19054, 19055 ],
            "SS4BEG": [ 20659, 20660, 20661, 20662, 20663, 20664, 20665, 20666, 20667, 20668, 20669, 20670, 20671, 20672, 20673, 20674 ],
            "SS4END": [ 19056, 19057, 19058, 19059, 19060, 19061, 19062, 19063, 19064, 19065, 19066, 19067, 19068, 19069, 19070, 19071 ],
            "UserCLK": [ 20675 ],
            "UserCLKo": [ 19072 ],
            "W1BEG": [ 16973, 16974, 16975, 16976 ],
            "W1END": [ 20676, 20677, 20678, 20679 ],
            "W2BEG": [ 16985, 16986, 16987, 16988, 16989, 16990, 16991, 16992 ],
            "W2BEGb": [ 16977, 16978, 16979, 16980, 16981, 16982, 16983, 16984 ],
            "W2END": [ 20680, 20681, 20682, 20683, 20684, 20685, 20686, 20687 ],
            "W2MID": [ 20688, 20689, 20690, 20691, 20692, 20693, 20694, 20695 ],
            "W6BEG": [ 16993, 16994, 16995, 16996, 16997, 16998, 16999, 17000, 17001, 17002, 17003, 17004 ],
            "W6END": [ 20696, 20697, 20698, 20699, 20700, 20701, 20702, 20703, 20704, 20705, 20706, 20707 ],
            "WW4BEG": [ 17005, 17006, 17007, 17008, 17009, 17010, 17011, 17012, 17013, 17014, 17015, 17016, 17017, 17018, 17019, 17020 ],
            "WW4END": [ 20708, 20709, 20710, 20711, 20712, 20713, 20714, 20715, 20716, 20717, 20718, 20719, 20720, 20721, 20722, 20723 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5302.2-5356.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 20724 ],
            "Co": [ 20470 ],
            "E1BEG": [ 20725, 20726, 20727, 20728 ],
            "E1END": [ 17022, 17023, 17024, 17025 ],
            "E2BEG": [ 20729, 20730, 20731, 20732, 20733, 20734, 20735, 20736 ],
            "E2BEGb": [ 20737, 20738, 20739, 20740, 20741, 20742, 20743, 20744 ],
            "E2END": [ 17034, 17035, 17036, 17037, 17038, 17039, 17040, 17041 ],
            "E2MID": [ 17026, 17027, 17028, 17029, 17030, 17031, 17032, 17033 ],
            "E6BEG": [ 20745, 20746, 20747, 20748, 20749, 20750, 20751, 20752, 20753, 20754, 20755, 20756 ],
            "E6END": [ 17042, 17043, 17044, 17045, 17046, 17047, 17048, 17049, 17050, 17051, 17052, 17053 ],
            "EE4BEG": [ 20757, 20758, 20759, 20760, 20761, 20762, 20763, 20764, 20765, 20766, 20767, 20768, 20769, 20770, 20771, 20772 ],
            "EE4END": [ 17054, 17055, 17056, 17057, 17058, 17059, 17060, 17061, 17062, 17063, 17064, 17065, 17066, 17067, 17068, 17069 ],
            "FrameData": [ 17070, 17071, 17072, 17073, 17074, 17075, 17076, 17077, 17078, 17079, 17080, 17081, 17082, 17083, 17084, 17085, 17086, 17087, 17088, 17089, 17090, 17091, 17092, 17093, 17094, 17095, 17096, 17097, 17098, 17099, 17100, 17101 ],
            "FrameData_O": [ 20773, 20774, 20775, 20776, 20777, 20778, 20779, 20780, 20781, 20782, 20783, 20784, 20785, 20786, 20787, 20788, 20789, 20790, 20791, 20792, 20793, 20794, 20795, 20796, 20797, 20798, 20799, 20800, 20801, 20802, 20803, 20804 ],
            "FrameStrobe": [ 20805, 20806, 20807, 20808, 20809, 20810, 20811, 20812, 20813, 20814, 20815, 20816, 20817, 20818, 20819, 20820, 20821, 20822, 20823, 20824 ],
            "FrameStrobe_O": [ 20551, 20552, 20553, 20554, 20555, 20556, 20557, 20558, 20559, 20560, 20561, 20562, 20563, 20564, 20565, 20566, 20567, 20568, 20569, 20570 ],
            "N1BEG": [ 20571, 20572, 20573, 20574 ],
            "N1END": [ 20825, 20826, 20827, 20828 ],
            "N2BEG": [ 20583, 20584, 20585, 20586, 20587, 20588, 20589, 20590 ],
            "N2BEGb": [ 20575, 20576, 20577, 20578, 20579, 20580, 20581, 20582 ],
            "N2END": [ 20829, 20830, 20831, 20832, 20833, 20834, 20835, 20836 ],
            "N2MID": [ 20837, 20838, 20839, 20840, 20841, 20842, 20843, 20844 ],
            "N4BEG": [ 20591, 20592, 20593, 20594, 20595, 20596, 20597, 20598, 20599, 20600, 20601, 20602, 20603, 20604, 20605, 20606 ],
            "N4END": [ 20845, 20846, 20847, 20848, 20849, 20850, 20851, 20852, 20853, 20854, 20855, 20856, 20857, 20858, 20859, 20860 ],
            "NN4BEG": [ 20607, 20608, 20609, 20610, 20611, 20612, 20613, 20614, 20615, 20616, 20617, 20618, 20619, 20620, 20621, 20622 ],
            "NN4END": [ 20861, 20862, 20863, 20864, 20865, 20866, 20867, 20868, 20869, 20870, 20871, 20872, 20873, 20874, 20875, 20876 ],
            "S1BEG": [ 20877, 20878, 20879, 20880 ],
            "S1END": [ 20623, 20624, 20625, 20626 ],
            "S2BEG": [ 20881, 20882, 20883, 20884, 20885, 20886, 20887, 20888 ],
            "S2BEGb": [ 20889, 20890, 20891, 20892, 20893, 20894, 20895, 20896 ],
            "S2END": [ 20635, 20636, 20637, 20638, 20639, 20640, 20641, 20642 ],
            "S2MID": [ 20627, 20628, 20629, 20630, 20631, 20632, 20633, 20634 ],
            "S4BEG": [ 20897, 20898, 20899, 20900, 20901, 20902, 20903, 20904, 20905, 20906, 20907, 20908, 20909, 20910, 20911, 20912 ],
            "S4END": [ 20643, 20644, 20645, 20646, 20647, 20648, 20649, 20650, 20651, 20652, 20653, 20654, 20655, 20656, 20657, 20658 ],
            "SS4BEG": [ 20913, 20914, 20915, 20916, 20917, 20918, 20919, 20920, 20921, 20922, 20923, 20924, 20925, 20926, 20927, 20928 ],
            "SS4END": [ 20659, 20660, 20661, 20662, 20663, 20664, 20665, 20666, 20667, 20668, 20669, 20670, 20671, 20672, 20673, 20674 ],
            "UserCLK": [ 20929 ],
            "UserCLKo": [ 20675 ],
            "W1BEG": [ 17227, 17228, 17229, 17230 ],
            "W1END": [ 20930, 20931, 20932, 20933 ],
            "W2BEG": [ 17239, 17240, 17241, 17242, 17243, 17244, 17245, 17246 ],
            "W2BEGb": [ 17231, 17232, 17233, 17234, 17235, 17236, 17237, 17238 ],
            "W2END": [ 20934, 20935, 20936, 20937, 20938, 20939, 20940, 20941 ],
            "W2MID": [ 20942, 20943, 20944, 20945, 20946, 20947, 20948, 20949 ],
            "W6BEG": [ 17247, 17248, 17249, 17250, 17251, 17252, 17253, 17254, 17255, 17256, 17257, 17258 ],
            "W6END": [ 20950, 20951, 20952, 20953, 20954, 20955, 20956, 20957, 20958, 20959, 20960, 20961 ],
            "WW4BEG": [ 17259, 17260, 17261, 17262, 17263, 17264, 17265, 17266, 17267, 17268, 17269, 17270, 17271, 17272, 17273, 17274 ],
            "WW4END": [ 20962, 20963, 20964, 20965, 20966, 20967, 20968, 20969, 20970, 20971, 20972, 20973, 20974, 20975, 20976, 20977 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5881.2-5935.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 20978 ],
            "Co": [ 20724 ],
            "E1BEG": [ 20979, 20980, 20981, 20982 ],
            "E1END": [ 17276, 17277, 17278, 17279 ],
            "E2BEG": [ 20983, 20984, 20985, 20986, 20987, 20988, 20989, 20990 ],
            "E2BEGb": [ 20991, 20992, 20993, 20994, 20995, 20996, 20997, 20998 ],
            "E2END": [ 17288, 17289, 17290, 17291, 17292, 17293, 17294, 17295 ],
            "E2MID": [ 17280, 17281, 17282, 17283, 17284, 17285, 17286, 17287 ],
            "E6BEG": [ 20999, 21000, 21001, 21002, 21003, 21004, 21005, 21006, 21007, 21008, 21009, 21010 ],
            "E6END": [ 17296, 17297, 17298, 17299, 17300, 17301, 17302, 17303, 17304, 17305, 17306, 17307 ],
            "EE4BEG": [ 21011, 21012, 21013, 21014, 21015, 21016, 21017, 21018, 21019, 21020, 21021, 21022, 21023, 21024, 21025, 21026 ],
            "EE4END": [ 17308, 17309, 17310, 17311, 17312, 17313, 17314, 17315, 17316, 17317, 17318, 17319, 17320, 17321, 17322, 17323 ],
            "FrameData": [ 17324, 17325, 17326, 17327, 17328, 17329, 17330, 17331, 17332, 17333, 17334, 17335, 17336, 17337, 17338, 17339, 17340, 17341, 17342, 17343, 17344, 17345, 17346, 17347, 17348, 17349, 17350, 17351, 17352, 17353, 17354, 17355 ],
            "FrameData_O": [ 21027, 21028, 21029, 21030, 21031, 21032, 21033, 21034, 21035, 21036, 21037, 21038, 21039, 21040, 21041, 21042, 21043, 21044, 21045, 21046, 21047, 21048, 21049, 21050, 21051, 21052, 21053, 21054, 21055, 21056, 21057, 21058 ],
            "FrameStrobe": [ 21059, 21060, 21061, 21062, 21063, 21064, 21065, 21066, 21067, 21068, 21069, 21070, 21071, 21072, 21073, 21074, 21075, 21076, 21077, 21078 ],
            "FrameStrobe_O": [ 20805, 20806, 20807, 20808, 20809, 20810, 20811, 20812, 20813, 20814, 20815, 20816, 20817, 20818, 20819, 20820, 20821, 20822, 20823, 20824 ],
            "N1BEG": [ 20825, 20826, 20827, 20828 ],
            "N1END": [ 21079, 21080, 21081, 21082 ],
            "N2BEG": [ 20837, 20838, 20839, 20840, 20841, 20842, 20843, 20844 ],
            "N2BEGb": [ 20829, 20830, 20831, 20832, 20833, 20834, 20835, 20836 ],
            "N2END": [ 21083, 21084, 21085, 21086, 21087, 21088, 21089, 21090 ],
            "N2MID": [ 21091, 21092, 21093, 21094, 21095, 21096, 21097, 21098 ],
            "N4BEG": [ 20845, 20846, 20847, 20848, 20849, 20850, 20851, 20852, 20853, 20854, 20855, 20856, 20857, 20858, 20859, 20860 ],
            "N4END": [ 21099, 21100, 21101, 21102, 21103, 21104, 21105, 21106, 21107, 21108, 21109, 21110, 21111, 21112, 21113, 21114 ],
            "NN4BEG": [ 20861, 20862, 20863, 20864, 20865, 20866, 20867, 20868, 20869, 20870, 20871, 20872, 20873, 20874, 20875, 20876 ],
            "NN4END": [ 21115, 21116, 21117, 21118, 21119, 21120, 21121, 21122, 21123, 21124, 21125, 21126, 21127, 21128, 21129, 21130 ],
            "S1BEG": [ 21131, 21132, 21133, 21134 ],
            "S1END": [ 20877, 20878, 20879, 20880 ],
            "S2BEG": [ 21135, 21136, 21137, 21138, 21139, 21140, 21141, 21142 ],
            "S2BEGb": [ 21143, 21144, 21145, 21146, 21147, 21148, 21149, 21150 ],
            "S2END": [ 20889, 20890, 20891, 20892, 20893, 20894, 20895, 20896 ],
            "S2MID": [ 20881, 20882, 20883, 20884, 20885, 20886, 20887, 20888 ],
            "S4BEG": [ 21151, 21152, 21153, 21154, 21155, 21156, 21157, 21158, 21159, 21160, 21161, 21162, 21163, 21164, 21165, 21166 ],
            "S4END": [ 20897, 20898, 20899, 20900, 20901, 20902, 20903, 20904, 20905, 20906, 20907, 20908, 20909, 20910, 20911, 20912 ],
            "SS4BEG": [ 21167, 21168, 21169, 21170, 21171, 21172, 21173, 21174, 21175, 21176, 21177, 21178, 21179, 21180, 21181, 21182 ],
            "SS4END": [ 20913, 20914, 20915, 20916, 20917, 20918, 20919, 20920, 20921, 20922, 20923, 20924, 20925, 20926, 20927, 20928 ],
            "UserCLK": [ 21183 ],
            "UserCLKo": [ 20929 ],
            "W1BEG": [ 17481, 17482, 17483, 17484 ],
            "W1END": [ 21184, 21185, 21186, 21187 ],
            "W2BEG": [ 17493, 17494, 17495, 17496, 17497, 17498, 17499, 17500 ],
            "W2BEGb": [ 17485, 17486, 17487, 17488, 17489, 17490, 17491, 17492 ],
            "W2END": [ 21188, 21189, 21190, 21191, 21192, 21193, 21194, 21195 ],
            "W2MID": [ 21196, 21197, 21198, 21199, 21200, 21201, 21202, 21203 ],
            "W6BEG": [ 17501, 17502, 17503, 17504, 17505, 17506, 17507, 17508, 17509, 17510, 17511, 17512 ],
            "W6END": [ 21204, 21205, 21206, 21207, 21208, 21209, 21210, 21211, 21212, 21213, 21214, 21215 ],
            "WW4BEG": [ 17513, 17514, 17515, 17516, 17517, 17518, 17519, 17520, 17521, 17522, 17523, 17524, 17525, 17526, 17527, 17528 ],
            "WW4END": [ 21216, 21217, 21218, 21219, 21220, 21221, 21222, 21223, 21224, 21225, 21226, 21227, 21228, 21229, 21230, 21231 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6544.2-6598.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 21232 ],
            "Co": [ 20978 ],
            "E1BEG": [ 21233, 21234, 21235, 21236 ],
            "E1END": [ 17530, 17531, 17532, 17533 ],
            "E2BEG": [ 21237, 21238, 21239, 21240, 21241, 21242, 21243, 21244 ],
            "E2BEGb": [ 21245, 21246, 21247, 21248, 21249, 21250, 21251, 21252 ],
            "E2END": [ 17542, 17543, 17544, 17545, 17546, 17547, 17548, 17549 ],
            "E2MID": [ 17534, 17535, 17536, 17537, 17538, 17539, 17540, 17541 ],
            "E6BEG": [ 21253, 21254, 21255, 21256, 21257, 21258, 21259, 21260, 21261, 21262, 21263, 21264 ],
            "E6END": [ 17550, 17551, 17552, 17553, 17554, 17555, 17556, 17557, 17558, 17559, 17560, 17561 ],
            "EE4BEG": [ 21265, 21266, 21267, 21268, 21269, 21270, 21271, 21272, 21273, 21274, 21275, 21276, 21277, 21278, 21279, 21280 ],
            "EE4END": [ 17562, 17563, 17564, 17565, 17566, 17567, 17568, 17569, 17570, 17571, 17572, 17573, 17574, 17575, 17576, 17577 ],
            "FrameData": [ 17578, 17579, 17580, 17581, 17582, 17583, 17584, 17585, 17586, 17587, 17588, 17589, 17590, 17591, 17592, 17593, 17594, 17595, 17596, 17597, 17598, 17599, 17600, 17601, 17602, 17603, 17604, 17605, 17606, 17607, 17608, 17609 ],
            "FrameData_O": [ 21281, 21282, 21283, 21284, 21285, 21286, 21287, 21288, 21289, 21290, 21291, 21292, 21293, 21294, 21295, 21296, 21297, 21298, 21299, 21300, 21301, 21302, 21303, 21304, 21305, 21306, 21307, 21308, 21309, 21310, 21311, 21312 ],
            "FrameStrobe": [ 21313, 21314, 21315, 21316, 21317, 21318, 21319, 21320, 21321, 21322, 21323, 21324, 21325, 21326, 21327, 21328, 21329, 21330, 21331, 21332 ],
            "FrameStrobe_O": [ 21059, 21060, 21061, 21062, 21063, 21064, 21065, 21066, 21067, 21068, 21069, 21070, 21071, 21072, 21073, 21074, 21075, 21076, 21077, 21078 ],
            "N1BEG": [ 21079, 21080, 21081, 21082 ],
            "N1END": [ 21333, 21334, 21335, 21336 ],
            "N2BEG": [ 21091, 21092, 21093, 21094, 21095, 21096, 21097, 21098 ],
            "N2BEGb": [ 21083, 21084, 21085, 21086, 21087, 21088, 21089, 21090 ],
            "N2END": [ 21337, 21338, 21339, 21340, 21341, 21342, 21343, 21344 ],
            "N2MID": [ 21345, 21346, 21347, 21348, 21349, 21350, 21351, 21352 ],
            "N4BEG": [ 21099, 21100, 21101, 21102, 21103, 21104, 21105, 21106, 21107, 21108, 21109, 21110, 21111, 21112, 21113, 21114 ],
            "N4END": [ 21353, 21354, 21355, 21356, 21357, 21358, 21359, 21360, 21361, 21362, 21363, 21364, 21365, 21366, 21367, 21368 ],
            "NN4BEG": [ 21115, 21116, 21117, 21118, 21119, 21120, 21121, 21122, 21123, 21124, 21125, 21126, 21127, 21128, 21129, 21130 ],
            "NN4END": [ 21369, 21370, 21371, 21372, 21373, 21374, 21375, 21376, 21377, 21378, 21379, 21380, 21381, 21382, 21383, 21384 ],
            "S1BEG": [ 21385, 21386, 21387, 21388 ],
            "S1END": [ 21131, 21132, 21133, 21134 ],
            "S2BEG": [ 21389, 21390, 21391, 21392, 21393, 21394, 21395, 21396 ],
            "S2BEGb": [ 21397, 21398, 21399, 21400, 21401, 21402, 21403, 21404 ],
            "S2END": [ 21143, 21144, 21145, 21146, 21147, 21148, 21149, 21150 ],
            "S2MID": [ 21135, 21136, 21137, 21138, 21139, 21140, 21141, 21142 ],
            "S4BEG": [ 21405, 21406, 21407, 21408, 21409, 21410, 21411, 21412, 21413, 21414, 21415, 21416, 21417, 21418, 21419, 21420 ],
            "S4END": [ 21151, 21152, 21153, 21154, 21155, 21156, 21157, 21158, 21159, 21160, 21161, 21162, 21163, 21164, 21165, 21166 ],
            "SS4BEG": [ 21421, 21422, 21423, 21424, 21425, 21426, 21427, 21428, 21429, 21430, 21431, 21432, 21433, 21434, 21435, 21436 ],
            "SS4END": [ 21167, 21168, 21169, 21170, 21171, 21172, 21173, 21174, 21175, 21176, 21177, 21178, 21179, 21180, 21181, 21182 ],
            "UserCLK": [ 21437 ],
            "UserCLKo": [ 21183 ],
            "W1BEG": [ 17735, 17736, 17737, 17738 ],
            "W1END": [ 21438, 21439, 21440, 21441 ],
            "W2BEG": [ 17747, 17748, 17749, 17750, 17751, 17752, 17753, 17754 ],
            "W2BEGb": [ 17739, 17740, 17741, 17742, 17743, 17744, 17745, 17746 ],
            "W2END": [ 21442, 21443, 21444, 21445, 21446, 21447, 21448, 21449 ],
            "W2MID": [ 21450, 21451, 21452, 21453, 21454, 21455, 21456, 21457 ],
            "W6BEG": [ 17755, 17756, 17757, 17758, 17759, 17760, 17761, 17762, 17763, 17764, 17765, 17766 ],
            "W6END": [ 21458, 21459, 21460, 21461, 21462, 21463, 21464, 21465, 21466, 21467, 21468, 21469 ],
            "WW4BEG": [ 17767, 17768, 17769, 17770, 17771, 17772, 17773, 17774, 17775, 17776, 17777, 17778, 17779, 17780, 17781, 17782 ],
            "WW4END": [ 21470, 21471, 21472, 21473, 21474, 21475, 21476, 21477, 21478, 21479, 21480, 21481, 21482, 21483, 21484, 21485 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7123.2-7177.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 21486 ],
            "Co": [ 21232 ],
            "E1BEG": [ 21487, 21488, 21489, 21490 ],
            "E1END": [ 17784, 17785, 17786, 17787 ],
            "E2BEG": [ 21491, 21492, 21493, 21494, 21495, 21496, 21497, 21498 ],
            "E2BEGb": [ 21499, 21500, 21501, 21502, 21503, 21504, 21505, 21506 ],
            "E2END": [ 17796, 17797, 17798, 17799, 17800, 17801, 17802, 17803 ],
            "E2MID": [ 17788, 17789, 17790, 17791, 17792, 17793, 17794, 17795 ],
            "E6BEG": [ 21507, 21508, 21509, 21510, 21511, 21512, 21513, 21514, 21515, 21516, 21517, 21518 ],
            "E6END": [ 17804, 17805, 17806, 17807, 17808, 17809, 17810, 17811, 17812, 17813, 17814, 17815 ],
            "EE4BEG": [ 21519, 21520, 21521, 21522, 21523, 21524, 21525, 21526, 21527, 21528, 21529, 21530, 21531, 21532, 21533, 21534 ],
            "EE4END": [ 17816, 17817, 17818, 17819, 17820, 17821, 17822, 17823, 17824, 17825, 17826, 17827, 17828, 17829, 17830, 17831 ],
            "FrameData": [ 17832, 17833, 17834, 17835, 17836, 17837, 17838, 17839, 17840, 17841, 17842, 17843, 17844, 17845, 17846, 17847, 17848, 17849, 17850, 17851, 17852, 17853, 17854, 17855, 17856, 17857, 17858, 17859, 17860, 17861, 17862, 17863 ],
            "FrameData_O": [ 21535, 21536, 21537, 21538, 21539, 21540, 21541, 21542, 21543, 21544, 21545, 21546, 21547, 21548, 21549, 21550, 21551, 21552, 21553, 21554, 21555, 21556, 21557, 21558, 21559, 21560, 21561, 21562, 21563, 21564, 21565, 21566 ],
            "FrameStrobe": [ 21567, 21568, 21569, 21570, 21571, 21572, 21573, 21574, 21575, 21576, 21577, 21578, 21579, 21580, 21581, 21582, 21583, 21584, 21585, 21586 ],
            "FrameStrobe_O": [ 21313, 21314, 21315, 21316, 21317, 21318, 21319, 21320, 21321, 21322, 21323, 21324, 21325, 21326, 21327, 21328, 21329, 21330, 21331, 21332 ],
            "N1BEG": [ 21333, 21334, 21335, 21336 ],
            "N1END": [ 21587, 21588, 21589, 21590 ],
            "N2BEG": [ 21345, 21346, 21347, 21348, 21349, 21350, 21351, 21352 ],
            "N2BEGb": [ 21337, 21338, 21339, 21340, 21341, 21342, 21343, 21344 ],
            "N2END": [ 21591, 21592, 21593, 21594, 21595, 21596, 21597, 21598 ],
            "N2MID": [ 21599, 21600, 21601, 21602, 21603, 21604, 21605, 21606 ],
            "N4BEG": [ 21353, 21354, 21355, 21356, 21357, 21358, 21359, 21360, 21361, 21362, 21363, 21364, 21365, 21366, 21367, 21368 ],
            "N4END": [ 21607, 21608, 21609, 21610, 21611, 21612, 21613, 21614, 21615, 21616, 21617, 21618, 21619, 21620, 21621, 21622 ],
            "NN4BEG": [ 21369, 21370, 21371, 21372, 21373, 21374, 21375, 21376, 21377, 21378, 21379, 21380, 21381, 21382, 21383, 21384 ],
            "NN4END": [ 21623, 21624, 21625, 21626, 21627, 21628, 21629, 21630, 21631, 21632, 21633, 21634, 21635, 21636, 21637, 21638 ],
            "S1BEG": [ 21639, 21640, 21641, 21642 ],
            "S1END": [ 21385, 21386, 21387, 21388 ],
            "S2BEG": [ 21643, 21644, 21645, 21646, 21647, 21648, 21649, 21650 ],
            "S2BEGb": [ 21651, 21652, 21653, 21654, 21655, 21656, 21657, 21658 ],
            "S2END": [ 21397, 21398, 21399, 21400, 21401, 21402, 21403, 21404 ],
            "S2MID": [ 21389, 21390, 21391, 21392, 21393, 21394, 21395, 21396 ],
            "S4BEG": [ 21659, 21660, 21661, 21662, 21663, 21664, 21665, 21666, 21667, 21668, 21669, 21670, 21671, 21672, 21673, 21674 ],
            "S4END": [ 21405, 21406, 21407, 21408, 21409, 21410, 21411, 21412, 21413, 21414, 21415, 21416, 21417, 21418, 21419, 21420 ],
            "SS4BEG": [ 21675, 21676, 21677, 21678, 21679, 21680, 21681, 21682, 21683, 21684, 21685, 21686, 21687, 21688, 21689, 21690 ],
            "SS4END": [ 21421, 21422, 21423, 21424, 21425, 21426, 21427, 21428, 21429, 21430, 21431, 21432, 21433, 21434, 21435, 21436 ],
            "UserCLK": [ 21691 ],
            "UserCLKo": [ 21437 ],
            "W1BEG": [ 17989, 17990, 17991, 17992 ],
            "W1END": [ 21692, 21693, 21694, 21695 ],
            "W2BEG": [ 18001, 18002, 18003, 18004, 18005, 18006, 18007, 18008 ],
            "W2BEGb": [ 17993, 17994, 17995, 17996, 17997, 17998, 17999, 18000 ],
            "W2END": [ 21696, 21697, 21698, 21699, 21700, 21701, 21702, 21703 ],
            "W2MID": [ 21704, 21705, 21706, 21707, 21708, 21709, 21710, 21711 ],
            "W6BEG": [ 18009, 18010, 18011, 18012, 18013, 18014, 18015, 18016, 18017, 18018, 18019, 18020 ],
            "W6END": [ 21712, 21713, 21714, 21715, 21716, 21717, 21718, 21719, 21720, 21721, 21722, 21723 ],
            "WW4BEG": [ 18021, 18022, 18023, 18024, 18025, 18026, 18027, 18028, 18029, 18030, 18031, 18032, 18033, 18034, 18035, 18036 ],
            "WW4END": [ 21724, 21725, 21726, 21727, 21728, 21729, 21730, 21731, 21732, 21733, 21734, 21735, 21736, 21737, 21738, 21739 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7786.2-7840.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 21740 ],
            "Co": [ 21486 ],
            "E1BEG": [ 21741, 21742, 21743, 21744 ],
            "E1END": [ 18038, 18039, 18040, 18041 ],
            "E2BEG": [ 21745, 21746, 21747, 21748, 21749, 21750, 21751, 21752 ],
            "E2BEGb": [ 21753, 21754, 21755, 21756, 21757, 21758, 21759, 21760 ],
            "E2END": [ 18050, 18051, 18052, 18053, 18054, 18055, 18056, 18057 ],
            "E2MID": [ 18042, 18043, 18044, 18045, 18046, 18047, 18048, 18049 ],
            "E6BEG": [ 21761, 21762, 21763, 21764, 21765, 21766, 21767, 21768, 21769, 21770, 21771, 21772 ],
            "E6END": [ 18058, 18059, 18060, 18061, 18062, 18063, 18064, 18065, 18066, 18067, 18068, 18069 ],
            "EE4BEG": [ 21773, 21774, 21775, 21776, 21777, 21778, 21779, 21780, 21781, 21782, 21783, 21784, 21785, 21786, 21787, 21788 ],
            "EE4END": [ 18070, 18071, 18072, 18073, 18074, 18075, 18076, 18077, 18078, 18079, 18080, 18081, 18082, 18083, 18084, 18085 ],
            "FrameData": [ 18086, 18087, 18088, 18089, 18090, 18091, 18092, 18093, 18094, 18095, 18096, 18097, 18098, 18099, 18100, 18101, 18102, 18103, 18104, 18105, 18106, 18107, 18108, 18109, 18110, 18111, 18112, 18113, 18114, 18115, 18116, 18117 ],
            "FrameData_O": [ 21789, 21790, 21791, 21792, 21793, 21794, 21795, 21796, 21797, 21798, 21799, 21800, 21801, 21802, 21803, 21804, 21805, 21806, 21807, 21808, 21809, 21810, 21811, 21812, 21813, 21814, 21815, 21816, 21817, 21818, 21819, 21820 ],
            "FrameStrobe": [ 21821, 21822, 21823, 21824, 21825, 21826, 21827, 21828, 21829, 21830, 21831, 21832, 21833, 21834, 21835, 21836, 21837, 21838, 21839, 21840 ],
            "FrameStrobe_O": [ 21567, 21568, 21569, 21570, 21571, 21572, 21573, 21574, 21575, 21576, 21577, 21578, 21579, 21580, 21581, 21582, 21583, 21584, 21585, 21586 ],
            "N1BEG": [ 21587, 21588, 21589, 21590 ],
            "N1END": [ 21841, 21842, 21843, 21844 ],
            "N2BEG": [ 21599, 21600, 21601, 21602, 21603, 21604, 21605, 21606 ],
            "N2BEGb": [ 21591, 21592, 21593, 21594, 21595, 21596, 21597, 21598 ],
            "N2END": [ 21845, 21846, 21847, 21848, 21849, 21850, 21851, 21852 ],
            "N2MID": [ 21853, 21854, 21855, 21856, 21857, 21858, 21859, 21860 ],
            "N4BEG": [ 21607, 21608, 21609, 21610, 21611, 21612, 21613, 21614, 21615, 21616, 21617, 21618, 21619, 21620, 21621, 21622 ],
            "N4END": [ 21861, 21862, 21863, 21864, 21865, 21866, 21867, 21868, 21869, 21870, 21871, 21872, 21873, 21874, 21875, 21876 ],
            "NN4BEG": [ 21623, 21624, 21625, 21626, 21627, 21628, 21629, 21630, 21631, 21632, 21633, 21634, 21635, 21636, 21637, 21638 ],
            "NN4END": [ 21877, 21878, 21879, 21880, 21881, 21882, 21883, 21884, 21885, 21886, 21887, 21888, 21889, 21890, 21891, 21892 ],
            "S1BEG": [ 21893, 21894, 21895, 21896 ],
            "S1END": [ 21639, 21640, 21641, 21642 ],
            "S2BEG": [ 21897, 21898, 21899, 21900, 21901, 21902, 21903, 21904 ],
            "S2BEGb": [ 21905, 21906, 21907, 21908, 21909, 21910, 21911, 21912 ],
            "S2END": [ 21651, 21652, 21653, 21654, 21655, 21656, 21657, 21658 ],
            "S2MID": [ 21643, 21644, 21645, 21646, 21647, 21648, 21649, 21650 ],
            "S4BEG": [ 21913, 21914, 21915, 21916, 21917, 21918, 21919, 21920, 21921, 21922, 21923, 21924, 21925, 21926, 21927, 21928 ],
            "S4END": [ 21659, 21660, 21661, 21662, 21663, 21664, 21665, 21666, 21667, 21668, 21669, 21670, 21671, 21672, 21673, 21674 ],
            "SS4BEG": [ 21929, 21930, 21931, 21932, 21933, 21934, 21935, 21936, 21937, 21938, 21939, 21940, 21941, 21942, 21943, 21944 ],
            "SS4END": [ 21675, 21676, 21677, 21678, 21679, 21680, 21681, 21682, 21683, 21684, 21685, 21686, 21687, 21688, 21689, 21690 ],
            "UserCLK": [ 21945 ],
            "UserCLKo": [ 21691 ],
            "W1BEG": [ 18243, 18244, 18245, 18246 ],
            "W1END": [ 21946, 21947, 21948, 21949 ],
            "W2BEG": [ 18255, 18256, 18257, 18258, 18259, 18260, 18261, 18262 ],
            "W2BEGb": [ 18247, 18248, 18249, 18250, 18251, 18252, 18253, 18254 ],
            "W2END": [ 21950, 21951, 21952, 21953, 21954, 21955, 21956, 21957 ],
            "W2MID": [ 21958, 21959, 21960, 21961, 21962, 21963, 21964, 21965 ],
            "W6BEG": [ 18263, 18264, 18265, 18266, 18267, 18268, 18269, 18270, 18271, 18272, 18273, 18274 ],
            "W6END": [ 21966, 21967, 21968, 21969, 21970, 21971, 21972, 21973, 21974, 21975, 21976, 21977 ],
            "WW4BEG": [ 18275, 18276, 18277, 18278, 18279, 18280, 18281, 18282, 18283, 18284, 18285, 18286, 18287, 18288, 18289, 18290 ],
            "WW4END": [ 21978, 21979, 21980, 21981, 21982, 21983, 21984, 21985, 21986, 21987, 21988, 21989, 21990, 21991, 21992, 21993 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8365.2-8419.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 21994 ],
            "Co": [ 21740 ],
            "E1BEG": [ 21995, 21996, 21997, 21998 ],
            "E1END": [ 18292, 18293, 18294, 18295 ],
            "E2BEG": [ 21999, 22000, 22001, 22002, 22003, 22004, 22005, 22006 ],
            "E2BEGb": [ 22007, 22008, 22009, 22010, 22011, 22012, 22013, 22014 ],
            "E2END": [ 18304, 18305, 18306, 18307, 18308, 18309, 18310, 18311 ],
            "E2MID": [ 18296, 18297, 18298, 18299, 18300, 18301, 18302, 18303 ],
            "E6BEG": [ 22015, 22016, 22017, 22018, 22019, 22020, 22021, 22022, 22023, 22024, 22025, 22026 ],
            "E6END": [ 18312, 18313, 18314, 18315, 18316, 18317, 18318, 18319, 18320, 18321, 18322, 18323 ],
            "EE4BEG": [ 22027, 22028, 22029, 22030, 22031, 22032, 22033, 22034, 22035, 22036, 22037, 22038, 22039, 22040, 22041, 22042 ],
            "EE4END": [ 18324, 18325, 18326, 18327, 18328, 18329, 18330, 18331, 18332, 18333, 18334, 18335, 18336, 18337, 18338, 18339 ],
            "FrameData": [ 18340, 18341, 18342, 18343, 18344, 18345, 18346, 18347, 18348, 18349, 18350, 18351, 18352, 18353, 18354, 18355, 18356, 18357, 18358, 18359, 18360, 18361, 18362, 18363, 18364, 18365, 18366, 18367, 18368, 18369, 18370, 18371 ],
            "FrameData_O": [ 22043, 22044, 22045, 22046, 22047, 22048, 22049, 22050, 22051, 22052, 22053, 22054, 22055, 22056, 22057, 22058, 22059, 22060, 22061, 22062, 22063, 22064, 22065, 22066, 22067, 22068, 22069, 22070, 22071, 22072, 22073, 22074 ],
            "FrameStrobe": [ 22075, 22076, 22077, 22078, 22079, 22080, 22081, 22082, 22083, 22084, 22085, 22086, 22087, 22088, 22089, 22090, 22091, 22092, 22093, 22094 ],
            "FrameStrobe_O": [ 21821, 21822, 21823, 21824, 21825, 21826, 21827, 21828, 21829, 21830, 21831, 21832, 21833, 21834, 21835, 21836, 21837, 21838, 21839, 21840 ],
            "N1BEG": [ 21841, 21842, 21843, 21844 ],
            "N1END": [ 22095, 22096, 22097, 22098 ],
            "N2BEG": [ 21853, 21854, 21855, 21856, 21857, 21858, 21859, 21860 ],
            "N2BEGb": [ 21845, 21846, 21847, 21848, 21849, 21850, 21851, 21852 ],
            "N2END": [ 22099, 22100, 22101, 22102, 22103, 22104, 22105, 22106 ],
            "N2MID": [ 22107, 22108, 22109, 22110, 22111, 22112, 22113, 22114 ],
            "N4BEG": [ 21861, 21862, 21863, 21864, 21865, 21866, 21867, 21868, 21869, 21870, 21871, 21872, 21873, 21874, 21875, 21876 ],
            "N4END": [ 22115, 22116, 22117, 22118, 22119, 22120, 22121, 22122, 22123, 22124, 22125, 22126, 22127, 22128, 22129, 22130 ],
            "NN4BEG": [ 21877, 21878, 21879, 21880, 21881, 21882, 21883, 21884, 21885, 21886, 21887, 21888, 21889, 21890, 21891, 21892 ],
            "NN4END": [ 22131, 22132, 22133, 22134, 22135, 22136, 22137, 22138, 22139, 22140, 22141, 22142, 22143, 22144, 22145, 22146 ],
            "S1BEG": [ 22147, 22148, 22149, 22150 ],
            "S1END": [ 21893, 21894, 21895, 21896 ],
            "S2BEG": [ 22151, 22152, 22153, 22154, 22155, 22156, 22157, 22158 ],
            "S2BEGb": [ 22159, 22160, 22161, 22162, 22163, 22164, 22165, 22166 ],
            "S2END": [ 21905, 21906, 21907, 21908, 21909, 21910, 21911, 21912 ],
            "S2MID": [ 21897, 21898, 21899, 21900, 21901, 21902, 21903, 21904 ],
            "S4BEG": [ 22167, 22168, 22169, 22170, 22171, 22172, 22173, 22174, 22175, 22176, 22177, 22178, 22179, 22180, 22181, 22182 ],
            "S4END": [ 21913, 21914, 21915, 21916, 21917, 21918, 21919, 21920, 21921, 21922, 21923, 21924, 21925, 21926, 21927, 21928 ],
            "SS4BEG": [ 22183, 22184, 22185, 22186, 22187, 22188, 22189, 22190, 22191, 22192, 22193, 22194, 22195, 22196, 22197, 22198 ],
            "SS4END": [ 21929, 21930, 21931, 21932, 21933, 21934, 21935, 21936, 21937, 21938, 21939, 21940, 21941, 21942, 21943, 21944 ],
            "UserCLK": [ 22199 ],
            "UserCLKo": [ 21945 ],
            "W1BEG": [ 18497, 18498, 18499, 18500 ],
            "W1END": [ 22200, 22201, 22202, 22203 ],
            "W2BEG": [ 18509, 18510, 18511, 18512, 18513, 18514, 18515, 18516 ],
            "W2BEGb": [ 18501, 18502, 18503, 18504, 18505, 18506, 18507, 18508 ],
            "W2END": [ 22204, 22205, 22206, 22207, 22208, 22209, 22210, 22211 ],
            "W2MID": [ 22212, 22213, 22214, 22215, 22216, 22217, 22218, 22219 ],
            "W6BEG": [ 18517, 18518, 18519, 18520, 18521, 18522, 18523, 18524, 18525, 18526, 18527, 18528 ],
            "W6END": [ 22220, 22221, 22222, 22223, 22224, 22225, 22226, 22227, 22228, 22229, 22230, 22231 ],
            "WW4BEG": [ 18529, 18530, 18531, 18532, 18533, 18534, 18535, 18536, 18537, 18538, 18539, 18540, 18541, 18542, 18543, 18544 ],
            "WW4END": [ 22232, 22233, 22234, 22235, 22236, 22237, 22238, 22239, 22240, 22241, 22242, 22243, 22244, 22245, 22246, 22247 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9028.2-9082.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 22248 ],
            "Co": [ 21994 ],
            "E1BEG": [ 22249, 22250, 22251, 22252 ],
            "E1END": [ 18546, 18547, 18548, 18549 ],
            "E2BEG": [ 22253, 22254, 22255, 22256, 22257, 22258, 22259, 22260 ],
            "E2BEGb": [ 22261, 22262, 22263, 22264, 22265, 22266, 22267, 22268 ],
            "E2END": [ 18558, 18559, 18560, 18561, 18562, 18563, 18564, 18565 ],
            "E2MID": [ 18550, 18551, 18552, 18553, 18554, 18555, 18556, 18557 ],
            "E6BEG": [ 22269, 22270, 22271, 22272, 22273, 22274, 22275, 22276, 22277, 22278, 22279, 22280 ],
            "E6END": [ 18566, 18567, 18568, 18569, 18570, 18571, 18572, 18573, 18574, 18575, 18576, 18577 ],
            "EE4BEG": [ 22281, 22282, 22283, 22284, 22285, 22286, 22287, 22288, 22289, 22290, 22291, 22292, 22293, 22294, 22295, 22296 ],
            "EE4END": [ 18578, 18579, 18580, 18581, 18582, 18583, 18584, 18585, 18586, 18587, 18588, 18589, 18590, 18591, 18592, 18593 ],
            "FrameData": [ 18594, 18595, 18596, 18597, 18598, 18599, 18600, 18601, 18602, 18603, 18604, 18605, 18606, 18607, 18608, 18609, 18610, 18611, 18612, 18613, 18614, 18615, 18616, 18617, 18618, 18619, 18620, 18621, 18622, 18623, 18624, 18625 ],
            "FrameData_O": [ 22297, 22298, 22299, 22300, 22301, 22302, 22303, 22304, 22305, 22306, 22307, 22308, 22309, 22310, 22311, 22312, 22313, 22314, 22315, 22316, 22317, 22318, 22319, 22320, 22321, 22322, 22323, 22324, 22325, 22326, 22327, 22328 ],
            "FrameStrobe": [ 22329, 22330, 22331, 22332, 22333, 22334, 22335, 22336, 22337, 22338, 22339, 22340, 22341, 22342, 22343, 22344, 22345, 22346, 22347, 22348 ],
            "FrameStrobe_O": [ 22075, 22076, 22077, 22078, 22079, 22080, 22081, 22082, 22083, 22084, 22085, 22086, 22087, 22088, 22089, 22090, 22091, 22092, 22093, 22094 ],
            "N1BEG": [ 22095, 22096, 22097, 22098 ],
            "N1END": [ 22349, 22350, 22351, 22352 ],
            "N2BEG": [ 22107, 22108, 22109, 22110, 22111, 22112, 22113, 22114 ],
            "N2BEGb": [ 22099, 22100, 22101, 22102, 22103, 22104, 22105, 22106 ],
            "N2END": [ 22353, 22354, 22355, 22356, 22357, 22358, 22359, 22360 ],
            "N2MID": [ 22361, 22362, 22363, 22364, 22365, 22366, 22367, 22368 ],
            "N4BEG": [ 22115, 22116, 22117, 22118, 22119, 22120, 22121, 22122, 22123, 22124, 22125, 22126, 22127, 22128, 22129, 22130 ],
            "N4END": [ 22369, 22370, 22371, 22372, 22373, 22374, 22375, 22376, 22377, 22378, 22379, 22380, 22381, 22382, 22383, 22384 ],
            "NN4BEG": [ 22131, 22132, 22133, 22134, 22135, 22136, 22137, 22138, 22139, 22140, 22141, 22142, 22143, 22144, 22145, 22146 ],
            "NN4END": [ 22385, 22386, 22387, 22388, 22389, 22390, 22391, 22392, 22393, 22394, 22395, 22396, 22397, 22398, 22399, 22400 ],
            "S1BEG": [ 22401, 22402, 22403, 22404 ],
            "S1END": [ 22147, 22148, 22149, 22150 ],
            "S2BEG": [ 22405, 22406, 22407, 22408, 22409, 22410, 22411, 22412 ],
            "S2BEGb": [ 22413, 22414, 22415, 22416, 22417, 22418, 22419, 22420 ],
            "S2END": [ 22159, 22160, 22161, 22162, 22163, 22164, 22165, 22166 ],
            "S2MID": [ 22151, 22152, 22153, 22154, 22155, 22156, 22157, 22158 ],
            "S4BEG": [ 22421, 22422, 22423, 22424, 22425, 22426, 22427, 22428, 22429, 22430, 22431, 22432, 22433, 22434, 22435, 22436 ],
            "S4END": [ 22167, 22168, 22169, 22170, 22171, 22172, 22173, 22174, 22175, 22176, 22177, 22178, 22179, 22180, 22181, 22182 ],
            "SS4BEG": [ 22437, 22438, 22439, 22440, 22441, 22442, 22443, 22444, 22445, 22446, 22447, 22448, 22449, 22450, 22451, 22452 ],
            "SS4END": [ 22183, 22184, 22185, 22186, 22187, 22188, 22189, 22190, 22191, 22192, 22193, 22194, 22195, 22196, 22197, 22198 ],
            "UserCLK": [ 22453 ],
            "UserCLKo": [ 22199 ],
            "W1BEG": [ 18751, 18752, 18753, 18754 ],
            "W1END": [ 22454, 22455, 22456, 22457 ],
            "W2BEG": [ 18763, 18764, 18765, 18766, 18767, 18768, 18769, 18770 ],
            "W2BEGb": [ 18755, 18756, 18757, 18758, 18759, 18760, 18761, 18762 ],
            "W2END": [ 22458, 22459, 22460, 22461, 22462, 22463, 22464, 22465 ],
            "W2MID": [ 22466, 22467, 22468, 22469, 22470, 22471, 22472, 22473 ],
            "W6BEG": [ 18771, 18772, 18773, 18774, 18775, 18776, 18777, 18778, 18779, 18780, 18781, 18782 ],
            "W6END": [ 22474, 22475, 22476, 22477, 22478, 22479, 22480, 22481, 22482, 22483, 22484, 22485 ],
            "WW4BEG": [ 18783, 18784, 18785, 18786, 18787, 18788, 18789, 18790, 18791, 18792, 18793, 18794, 18795, 18796, 18797, 18798 ],
            "WW4END": [ 22486, 22487, 22488, 22489, 22490, 22491, 22492, 22493, 22494, 22495, 22496, 22497, 22498, 22499, 22500, 22501 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9607.2-9661.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 19075 ],
            "Co": [ 22248 ],
            "E1BEG": [ 22502, 22503, 22504, 22505 ],
            "E1END": [ 18799, 18800, 18801, 18802 ],
            "E2BEG": [ 22506, 22507, 22508, 22509, 22510, 22511, 22512, 22513 ],
            "E2BEGb": [ 22514, 22515, 22516, 22517, 22518, 22519, 22520, 22521 ],
            "E2END": [ 18811, 18812, 18813, 18814, 18815, 18816, 18817, 18818 ],
            "E2MID": [ 18803, 18804, 18805, 18806, 18807, 18808, 18809, 18810 ],
            "E6BEG": [ 22522, 22523, 22524, 22525, 22526, 22527, 22528, 22529, 22530, 22531, 22532, 22533 ],
            "E6END": [ 18819, 18820, 18821, 18822, 18823, 18824, 18825, 18826, 18827, 18828, 18829, 18830 ],
            "EE4BEG": [ 22534, 22535, 22536, 22537, 22538, 22539, 22540, 22541, 22542, 22543, 22544, 22545, 22546, 22547, 22548, 22549 ],
            "EE4END": [ 18831, 18832, 18833, 18834, 18835, 18836, 18837, 18838, 18839, 18840, 18841, 18842, 18843, 18844, 18845, 18846 ],
            "FrameData": [ 18847, 18848, 18849, 18850, 18851, 18852, 18853, 18854, 18855, 18856, 18857, 18858, 18859, 18860, 18861, 18862, 18863, 18864, 18865, 18866, 18867, 18868, 18869, 18870, 18871, 18872, 18873, 18874, 18875, 18876, 18877, 18878 ],
            "FrameData_O": [ 22550, 22551, 22552, 22553, 22554, 22555, 22556, 22557, 22558, 22559, 22560, 22561, 22562, 22563, 22564, 22565, 22566, 22567, 22568, 22569, 22570, 22571, 22572, 22573, 22574, 22575, 22576, 22577, 22578, 22579, 22580, 22581 ],
            "FrameStrobe": [ 19176, 19177, 19178, 19179, 19180, 19181, 19182, 19183, 19184, 19185, 19186, 19187, 19188, 19189, 19190, 19191, 19192, 19193, 19194, 19195 ],
            "FrameStrobe_O": [ 22329, 22330, 22331, 22332, 22333, 22334, 22335, 22336, 22337, 22338, 22339, 22340, 22341, 22342, 22343, 22344, 22345, 22346, 22347, 22348 ],
            "N1BEG": [ 22349, 22350, 22351, 22352 ],
            "N1END": [ 19196, 19197, 19198, 19199 ],
            "N2BEG": [ 22361, 22362, 22363, 22364, 22365, 22366, 22367, 22368 ],
            "N2BEGb": [ 22353, 22354, 22355, 22356, 22357, 22358, 22359, 22360 ],
            "N2END": [ 19212, 19213, 19214, 19215, 19216, 19217, 19218, 19219 ],
            "N2MID": [ 19204, 19205, 19206, 19207, 19208, 19209, 19210, 19211 ],
            "N4BEG": [ 22369, 22370, 22371, 22372, 22373, 22374, 22375, 22376, 22377, 22378, 22379, 22380, 22381, 22382, 22383, 22384 ],
            "N4END": [ 19236, 19237, 19238, 19239, 19240, 19241, 19242, 19243, 19244, 19245, 19246, 19247, 19248, 19249, 19250, 19251 ],
            "NN4BEG": [ 22385, 22386, 22387, 22388, 22389, 22390, 22391, 22392, 22393, 22394, 22395, 22396, 22397, 22398, 22399, 22400 ],
            "NN4END": [ 19268, 19269, 19270, 19271, 19272, 19273, 19274, 19275, 19276, 19277, 19278, 19279, 19280, 19281, 19282, 19283 ],
            "S1BEG": [ 19304, 19305, 19306, 19307 ],
            "S1END": [ 22401, 22402, 22403, 22404 ],
            "S2BEG": [ 19332, 19333, 19334, 19335, 19336, 19337, 19338, 19339 ],
            "S2BEGb": [ 19324, 19325, 19326, 19327, 19328, 19329, 19330, 19331 ],
            "S2END": [ 22413, 22414, 22415, 22416, 22417, 22418, 22419, 22420 ],
            "S2MID": [ 22405, 22406, 22407, 22408, 22409, 22410, 22411, 22412 ],
            "S4BEG": [ 19356, 19357, 19358, 19359, 19360, 19361, 19362, 19363, 19364, 19365, 19366, 19367, 19368, 19369, 19370, 19371 ],
            "S4END": [ 22421, 22422, 22423, 22424, 22425, 22426, 22427, 22428, 22429, 22430, 22431, 22432, 22433, 22434, 22435, 22436 ],
            "SS4BEG": [ 19388, 19389, 19390, 19391, 19392, 19393, 19394, 19395, 19396, 19397, 19398, 19399, 19400, 19401, 19402, 19403 ],
            "SS4END": [ 22437, 22438, 22439, 22440, 22441, 22442, 22443, 22444, 22445, 22446, 22447, 22448, 22449, 22450, 22451, 22452 ],
            "UserCLK": [ 19405 ],
            "UserCLKo": [ 22453 ],
            "W1BEG": [ 18879, 18880, 18881, 18882 ],
            "W1END": [ 22582, 22583, 22584, 22585 ],
            "W2BEG": [ 18891, 18892, 18893, 18894, 18895, 18896, 18897, 18898 ],
            "W2BEGb": [ 18883, 18884, 18885, 18886, 18887, 18888, 18889, 18890 ],
            "W2END": [ 22586, 22587, 22588, 22589, 22590, 22591, 22592, 22593 ],
            "W2MID": [ 22594, 22595, 22596, 22597, 22598, 22599, 22600, 22601 ],
            "W6BEG": [ 18899, 18900, 18901, 18902, 18903, 18904, 18905, 18906, 18907, 18908, 18909, 18910 ],
            "W6END": [ 22602, 22603, 22604, 22605, 22606, 22607, 22608, 22609, 22610, 22611, 22612, 22613 ],
            "WW4BEG": [ 18911, 18912, 18913, 18914, 18915, 18916, 18917, 18918, 18919, 18920, 18921, 18922, 18923, 18924, 18925, 18926 ],
            "WW4END": [ 22614, 22615, 22616, 22617, 22618, 22619, 22620, 22621, 22622, 22623, 22624, 22625, 22626, 22627, 22628, 22629 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP": {
          "hide_name": 0,
          "type": "N_term_DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_N_term_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4243.12-4263.2"
          },
          "port_directions": {
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "FrameStrobe": [ 22630, 22631, 22632, 22633, 22634, 22635, 22636, 22637, 22638, 22639, 22640, 22641, 22642, 22643, 22644, 22645, 22646, 22647, 22648, 22649 ],
            "FrameStrobe_O": [ 22650, 22651, 22652, 22653, 22654, 22655, 22656, 22657, 22658, 22659, 22660, 22661, 22662, 22663, 22664, 22665, 22666, 22667, 22668, 22669 ],
            "N1END": [ 22670, 22671, 22672, 22673 ],
            "N2END": [ 22674, 22675, 22676, 22677, 22678, 22679, 22680, 22681 ],
            "N2MID": [ 22682, 22683, 22684, 22685, 22686, 22687, 22688, 22689 ],
            "N4END": [ 22690, 22691, 22692, 22693, 22694, 22695, 22696, 22697, 22698, 22699, 22700, 22701, 22702, 22703, 22704, 22705 ],
            "NN4END": [ 22706, 22707, 22708, 22709, 22710, 22711, 22712, 22713, 22714, 22715, 22716, 22717, 22718, 22719, 22720, 22721 ],
            "S1BEG": [ 22722, 22723, 22724, 22725 ],
            "S2BEG": [ 22726, 22727, 22728, 22729, 22730, 22731, 22732, 22733 ],
            "S2BEGb": [ 22734, 22735, 22736, 22737, 22738, 22739, 22740, 22741 ],
            "S4BEG": [ 22742, 22743, 22744, 22745, 22746, 22747, 22748, 22749, 22750, 22751, 22752, 22753, 22754, 22755, 22756, 22757 ],
            "SS4BEG": [ 22758, 22759, 22760, 22761, 22762, 22763, 22764, 22765, 22766, 22767, 22768, 22769, 22770, 22771, 22772, 22773 ],
            "UserCLK": [ 22774 ],
            "UserCLKo": [ 22775 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10913.2-10987.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 22776, 22777, 22778, 22779 ],
            "Tile_X0Y0_E1END": [ 19455, 19456, 19457, 19458 ],
            "Tile_X0Y0_E2BEG": [ 22780, 22781, 22782, 22783, 22784, 22785, 22786, 22787 ],
            "Tile_X0Y0_E2BEGb": [ 22788, 22789, 22790, 22791, 22792, 22793, 22794, 22795 ],
            "Tile_X0Y0_E2END": [ 19467, 19468, 19469, 19470, 19471, 19472, 19473, 19474 ],
            "Tile_X0Y0_E2MID": [ 19459, 19460, 19461, 19462, 19463, 19464, 19465, 19466 ],
            "Tile_X0Y0_E6BEG": [ 22796, 22797, 22798, 22799, 22800, 22801, 22802, 22803, 22804, 22805, 22806, 22807 ],
            "Tile_X0Y0_E6END": [ 19475, 19476, 19477, 19478, 19479, 19480, 19481, 19482, 19483, 19484, 19485, 19486 ],
            "Tile_X0Y0_EE4BEG": [ 22808, 22809, 22810, 22811, 22812, 22813, 22814, 22815, 22816, 22817, 22818, 22819, 22820, 22821, 22822, 22823 ],
            "Tile_X0Y0_EE4END": [ 19487, 19488, 19489, 19490, 19491, 19492, 19493, 19494, 19495, 19496, 19497, 19498, 19499, 19500, 19501, 19502 ],
            "Tile_X0Y0_FrameData": [ 19503, 19504, 19505, 19506, 19507, 19508, 19509, 19510, 19511, 19512, 19513, 19514, 19515, 19516, 19517, 19518, 19519, 19520, 19521, 19522, 19523, 19524, 19525, 19526, 19527, 19528, 19529, 19530, 19531, 19532, 19533, 19534 ],
            "Tile_X0Y0_FrameData_O": [ 22824, 22825, 22826, 22827, 22828, 22829, 22830, 22831, 22832, 22833, 22834, 22835, 22836, 22837, 22838, 22839, 22840, 22841, 22842, 22843, 22844, 22845, 22846, 22847, 22848, 22849, 22850, 22851, 22852, 22853, 22854, 22855 ],
            "Tile_X0Y0_FrameStrobe_O": [ 22856, 22857, 22858, 22859, 22860, 22861, 22862, 22863, 22864, 22865, 22866, 22867, 22868, 22869, 22870, 22871, 22872, 22873, 22874, 22875 ],
            "Tile_X0Y0_N1BEG": [ 22876, 22877, 22878, 22879 ],
            "Tile_X0Y0_N2BEG": [ 22880, 22881, 22882, 22883, 22884, 22885, 22886, 22887 ],
            "Tile_X0Y0_N2BEGb": [ 22888, 22889, 22890, 22891, 22892, 22893, 22894, 22895 ],
            "Tile_X0Y0_N4BEG": [ 22896, 22897, 22898, 22899, 22900, 22901, 22902, 22903, 22904, 22905, 22906, 22907, 22908, 22909, 22910, 22911 ],
            "Tile_X0Y0_NN4BEG": [ 22912, 22913, 22914, 22915, 22916, 22917, 22918, 22919, 22920, 22921, 22922, 22923, 22924, 22925, 22926, 22927 ],
            "Tile_X0Y0_S1END": [ 22928, 22929, 22930, 22931 ],
            "Tile_X0Y0_S2END": [ 22932, 22933, 22934, 22935, 22936, 22937, 22938, 22939 ],
            "Tile_X0Y0_S2MID": [ 22940, 22941, 22942, 22943, 22944, 22945, 22946, 22947 ],
            "Tile_X0Y0_S4END": [ 22948, 22949, 22950, 22951, 22952, 22953, 22954, 22955, 22956, 22957, 22958, 22959, 22960, 22961, 22962, 22963 ],
            "Tile_X0Y0_SS4END": [ 22964, 22965, 22966, 22967, 22968, 22969, 22970, 22971, 22972, 22973, 22974, 22975, 22976, 22977, 22978, 22979 ],
            "Tile_X0Y0_UserCLKo": [ 22980 ],
            "Tile_X0Y0_W1BEG": [ 19660, 19661, 19662, 19663 ],
            "Tile_X0Y0_W1END": [ 22981, 22982, 22983, 22984 ],
            "Tile_X0Y0_W2BEG": [ 19672, 19673, 19674, 19675, 19676, 19677, 19678, 19679 ],
            "Tile_X0Y0_W2BEGb": [ 19664, 19665, 19666, 19667, 19668, 19669, 19670, 19671 ],
            "Tile_X0Y0_W2END": [ 22985, 22986, 22987, 22988, 22989, 22990, 22991, 22992 ],
            "Tile_X0Y0_W2MID": [ 22993, 22994, 22995, 22996, 22997, 22998, 22999, 23000 ],
            "Tile_X0Y0_W6BEG": [ 19680, 19681, 19682, 19683, 19684, 19685, 19686, 19687, 19688, 19689, 19690, 19691 ],
            "Tile_X0Y0_W6END": [ 23001, 23002, 23003, 23004, 23005, 23006, 23007, 23008, 23009, 23010, 23011, 23012 ],
            "Tile_X0Y0_WW4BEG": [ 19692, 19693, 19694, 19695, 19696, 19697, 19698, 19699, 19700, 19701, 19702, 19703, 19704, 19705, 19706, 19707 ],
            "Tile_X0Y0_WW4END": [ 23013, 23014, 23015, 23016, 23017, 23018, 23019, 23020, 23021, 23022, 23023, 23024, 23025, 23026, 23027, 23028 ],
            "Tile_X0Y1_E1BEG": [ 23029, 23030, 23031, 23032 ],
            "Tile_X0Y1_E1END": [ 19709, 19710, 19711, 19712 ],
            "Tile_X0Y1_E2BEG": [ 23033, 23034, 23035, 23036, 23037, 23038, 23039, 23040 ],
            "Tile_X0Y1_E2BEGb": [ 23041, 23042, 23043, 23044, 23045, 23046, 23047, 23048 ],
            "Tile_X0Y1_E2END": [ 19721, 19722, 19723, 19724, 19725, 19726, 19727, 19728 ],
            "Tile_X0Y1_E2MID": [ 19713, 19714, 19715, 19716, 19717, 19718, 19719, 19720 ],
            "Tile_X0Y1_E6BEG": [ 23049, 23050, 23051, 23052, 23053, 23054, 23055, 23056, 23057, 23058, 23059, 23060 ],
            "Tile_X0Y1_E6END": [ 19729, 19730, 19731, 19732, 19733, 19734, 19735, 19736, 19737, 19738, 19739, 19740 ],
            "Tile_X0Y1_EE4BEG": [ 23061, 23062, 23063, 23064, 23065, 23066, 23067, 23068, 23069, 23070, 23071, 23072, 23073, 23074, 23075, 23076 ],
            "Tile_X0Y1_EE4END": [ 19741, 19742, 19743, 19744, 19745, 19746, 19747, 19748, 19749, 19750, 19751, 19752, 19753, 19754, 19755, 19756 ],
            "Tile_X0Y1_FrameData": [ 19757, 19758, 19759, 19760, 19761, 19762, 19763, 19764, 19765, 19766, 19767, 19768, 19769, 19770, 19771, 19772, 19773, 19774, 19775, 19776, 19777, 19778, 19779, 19780, 19781, 19782, 19783, 19784, 19785, 19786, 19787, 19788 ],
            "Tile_X0Y1_FrameData_O": [ 23077, 23078, 23079, 23080, 23081, 23082, 23083, 23084, 23085, 23086, 23087, 23088, 23089, 23090, 23091, 23092, 23093, 23094, 23095, 23096, 23097, 23098, 23099, 23100, 23101, 23102, 23103, 23104, 23105, 23106, 23107, 23108 ],
            "Tile_X0Y1_FrameStrobe": [ 23109, 23110, 23111, 23112, 23113, 23114, 23115, 23116, 23117, 23118, 23119, 23120, 23121, 23122, 23123, 23124, 23125, 23126, 23127, 23128 ],
            "Tile_X0Y1_N1END": [ 23129, 23130, 23131, 23132 ],
            "Tile_X0Y1_N2END": [ 23133, 23134, 23135, 23136, 23137, 23138, 23139, 23140 ],
            "Tile_X0Y1_N2MID": [ 23141, 23142, 23143, 23144, 23145, 23146, 23147, 23148 ],
            "Tile_X0Y1_N4END": [ 23149, 23150, 23151, 23152, 23153, 23154, 23155, 23156, 23157, 23158, 23159, 23160, 23161, 23162, 23163, 23164 ],
            "Tile_X0Y1_NN4END": [ 23165, 23166, 23167, 23168, 23169, 23170, 23171, 23172, 23173, 23174, 23175, 23176, 23177, 23178, 23179, 23180 ],
            "Tile_X0Y1_S1BEG": [ 23181, 23182, 23183, 23184 ],
            "Tile_X0Y1_S2BEG": [ 23185, 23186, 23187, 23188, 23189, 23190, 23191, 23192 ],
            "Tile_X0Y1_S2BEGb": [ 23193, 23194, 23195, 23196, 23197, 23198, 23199, 23200 ],
            "Tile_X0Y1_S4BEG": [ 23201, 23202, 23203, 23204, 23205, 23206, 23207, 23208, 23209, 23210, 23211, 23212, 23213, 23214, 23215, 23216 ],
            "Tile_X0Y1_SS4BEG": [ 23217, 23218, 23219, 23220, 23221, 23222, 23223, 23224, 23225, 23226, 23227, 23228, 23229, 23230, 23231, 23232 ],
            "Tile_X0Y1_UserCLK": [ 23233 ],
            "Tile_X0Y1_W1BEG": [ 19914, 19915, 19916, 19917 ],
            "Tile_X0Y1_W1END": [ 23234, 23235, 23236, 23237 ],
            "Tile_X0Y1_W2BEG": [ 19926, 19927, 19928, 19929, 19930, 19931, 19932, 19933 ],
            "Tile_X0Y1_W2BEGb": [ 19918, 19919, 19920, 19921, 19922, 19923, 19924, 19925 ],
            "Tile_X0Y1_W2END": [ 23238, 23239, 23240, 23241, 23242, 23243, 23244, 23245 ],
            "Tile_X0Y1_W2MID": [ 23246, 23247, 23248, 23249, 23250, 23251, 23252, 23253 ],
            "Tile_X0Y1_W6BEG": [ 19934, 19935, 19936, 19937, 19938, 19939, 19940, 19941, 19942, 19943, 19944, 19945 ],
            "Tile_X0Y1_W6END": [ 23254, 23255, 23256, 23257, 23258, 23259, 23260, 23261, 23262, 23263, 23264, 23265 ],
            "Tile_X0Y1_WW4BEG": [ 19946, 19947, 19948, 19949, 19950, 19951, 19952, 19953, 19954, 19955, 19956, 19957, 19958, 19959, 19960, 19961 ],
            "Tile_X0Y1_WW4END": [ 23266, 23267, 23268, 23269, 23270, 23271, 23272, 23273, 23274, 23275, 23276, 23277, 23278, 23279, 23280, 23281 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12155.2-12229.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 23282, 23283, 23284, 23285 ],
            "Tile_X0Y0_E1END": [ 19963, 19964, 19965, 19966 ],
            "Tile_X0Y0_E2BEG": [ 23286, 23287, 23288, 23289, 23290, 23291, 23292, 23293 ],
            "Tile_X0Y0_E2BEGb": [ 23294, 23295, 23296, 23297, 23298, 23299, 23300, 23301 ],
            "Tile_X0Y0_E2END": [ 19975, 19976, 19977, 19978, 19979, 19980, 19981, 19982 ],
            "Tile_X0Y0_E2MID": [ 19967, 19968, 19969, 19970, 19971, 19972, 19973, 19974 ],
            "Tile_X0Y0_E6BEG": [ 23302, 23303, 23304, 23305, 23306, 23307, 23308, 23309, 23310, 23311, 23312, 23313 ],
            "Tile_X0Y0_E6END": [ 19983, 19984, 19985, 19986, 19987, 19988, 19989, 19990, 19991, 19992, 19993, 19994 ],
            "Tile_X0Y0_EE4BEG": [ 23314, 23315, 23316, 23317, 23318, 23319, 23320, 23321, 23322, 23323, 23324, 23325, 23326, 23327, 23328, 23329 ],
            "Tile_X0Y0_EE4END": [ 19995, 19996, 19997, 19998, 19999, 20000, 20001, 20002, 20003, 20004, 20005, 20006, 20007, 20008, 20009, 20010 ],
            "Tile_X0Y0_FrameData": [ 20011, 20012, 20013, 20014, 20015, 20016, 20017, 20018, 20019, 20020, 20021, 20022, 20023, 20024, 20025, 20026, 20027, 20028, 20029, 20030, 20031, 20032, 20033, 20034, 20035, 20036, 20037, 20038, 20039, 20040, 20041, 20042 ],
            "Tile_X0Y0_FrameData_O": [ 23330, 23331, 23332, 23333, 23334, 23335, 23336, 23337, 23338, 23339, 23340, 23341, 23342, 23343, 23344, 23345, 23346, 23347, 23348, 23349, 23350, 23351, 23352, 23353, 23354, 23355, 23356, 23357, 23358, 23359, 23360, 23361 ],
            "Tile_X0Y0_FrameStrobe_O": [ 23109, 23110, 23111, 23112, 23113, 23114, 23115, 23116, 23117, 23118, 23119, 23120, 23121, 23122, 23123, 23124, 23125, 23126, 23127, 23128 ],
            "Tile_X0Y0_N1BEG": [ 23129, 23130, 23131, 23132 ],
            "Tile_X0Y0_N2BEG": [ 23141, 23142, 23143, 23144, 23145, 23146, 23147, 23148 ],
            "Tile_X0Y0_N2BEGb": [ 23133, 23134, 23135, 23136, 23137, 23138, 23139, 23140 ],
            "Tile_X0Y0_N4BEG": [ 23149, 23150, 23151, 23152, 23153, 23154, 23155, 23156, 23157, 23158, 23159, 23160, 23161, 23162, 23163, 23164 ],
            "Tile_X0Y0_NN4BEG": [ 23165, 23166, 23167, 23168, 23169, 23170, 23171, 23172, 23173, 23174, 23175, 23176, 23177, 23178, 23179, 23180 ],
            "Tile_X0Y0_S1END": [ 23181, 23182, 23183, 23184 ],
            "Tile_X0Y0_S2END": [ 23193, 23194, 23195, 23196, 23197, 23198, 23199, 23200 ],
            "Tile_X0Y0_S2MID": [ 23185, 23186, 23187, 23188, 23189, 23190, 23191, 23192 ],
            "Tile_X0Y0_S4END": [ 23201, 23202, 23203, 23204, 23205, 23206, 23207, 23208, 23209, 23210, 23211, 23212, 23213, 23214, 23215, 23216 ],
            "Tile_X0Y0_SS4END": [ 23217, 23218, 23219, 23220, 23221, 23222, 23223, 23224, 23225, 23226, 23227, 23228, 23229, 23230, 23231, 23232 ],
            "Tile_X0Y0_UserCLKo": [ 23233 ],
            "Tile_X0Y0_W1BEG": [ 20168, 20169, 20170, 20171 ],
            "Tile_X0Y0_W1END": [ 23362, 23363, 23364, 23365 ],
            "Tile_X0Y0_W2BEG": [ 20180, 20181, 20182, 20183, 20184, 20185, 20186, 20187 ],
            "Tile_X0Y0_W2BEGb": [ 20172, 20173, 20174, 20175, 20176, 20177, 20178, 20179 ],
            "Tile_X0Y0_W2END": [ 23366, 23367, 23368, 23369, 23370, 23371, 23372, 23373 ],
            "Tile_X0Y0_W2MID": [ 23374, 23375, 23376, 23377, 23378, 23379, 23380, 23381 ],
            "Tile_X0Y0_W6BEG": [ 20188, 20189, 20190, 20191, 20192, 20193, 20194, 20195, 20196, 20197, 20198, 20199 ],
            "Tile_X0Y0_W6END": [ 23382, 23383, 23384, 23385, 23386, 23387, 23388, 23389, 23390, 23391, 23392, 23393 ],
            "Tile_X0Y0_WW4BEG": [ 20200, 20201, 20202, 20203, 20204, 20205, 20206, 20207, 20208, 20209, 20210, 20211, 20212, 20213, 20214, 20215 ],
            "Tile_X0Y0_WW4END": [ 23394, 23395, 23396, 23397, 23398, 23399, 23400, 23401, 23402, 23403, 23404, 23405, 23406, 23407, 23408, 23409 ],
            "Tile_X0Y1_E1BEG": [ 23410, 23411, 23412, 23413 ],
            "Tile_X0Y1_E1END": [ 20217, 20218, 20219, 20220 ],
            "Tile_X0Y1_E2BEG": [ 23414, 23415, 23416, 23417, 23418, 23419, 23420, 23421 ],
            "Tile_X0Y1_E2BEGb": [ 23422, 23423, 23424, 23425, 23426, 23427, 23428, 23429 ],
            "Tile_X0Y1_E2END": [ 20229, 20230, 20231, 20232, 20233, 20234, 20235, 20236 ],
            "Tile_X0Y1_E2MID": [ 20221, 20222, 20223, 20224, 20225, 20226, 20227, 20228 ],
            "Tile_X0Y1_E6BEG": [ 23430, 23431, 23432, 23433, 23434, 23435, 23436, 23437, 23438, 23439, 23440, 23441 ],
            "Tile_X0Y1_E6END": [ 20237, 20238, 20239, 20240, 20241, 20242, 20243, 20244, 20245, 20246, 20247, 20248 ],
            "Tile_X0Y1_EE4BEG": [ 23442, 23443, 23444, 23445, 23446, 23447, 23448, 23449, 23450, 23451, 23452, 23453, 23454, 23455, 23456, 23457 ],
            "Tile_X0Y1_EE4END": [ 20249, 20250, 20251, 20252, 20253, 20254, 20255, 20256, 20257, 20258, 20259, 20260, 20261, 20262, 20263, 20264 ],
            "Tile_X0Y1_FrameData": [ 20265, 20266, 20267, 20268, 20269, 20270, 20271, 20272, 20273, 20274, 20275, 20276, 20277, 20278, 20279, 20280, 20281, 20282, 20283, 20284, 20285, 20286, 20287, 20288, 20289, 20290, 20291, 20292, 20293, 20294, 20295, 20296 ],
            "Tile_X0Y1_FrameData_O": [ 23458, 23459, 23460, 23461, 23462, 23463, 23464, 23465, 23466, 23467, 23468, 23469, 23470, 23471, 23472, 23473, 23474, 23475, 23476, 23477, 23478, 23479, 23480, 23481, 23482, 23483, 23484, 23485, 23486, 23487, 23488, 23489 ],
            "Tile_X0Y1_FrameStrobe": [ 23490, 23491, 23492, 23493, 23494, 23495, 23496, 23497, 23498, 23499, 23500, 23501, 23502, 23503, 23504, 23505, 23506, 23507, 23508, 23509 ],
            "Tile_X0Y1_N1END": [ 23510, 23511, 23512, 23513 ],
            "Tile_X0Y1_N2END": [ 23514, 23515, 23516, 23517, 23518, 23519, 23520, 23521 ],
            "Tile_X0Y1_N2MID": [ 23522, 23523, 23524, 23525, 23526, 23527, 23528, 23529 ],
            "Tile_X0Y1_N4END": [ 23530, 23531, 23532, 23533, 23534, 23535, 23536, 23537, 23538, 23539, 23540, 23541, 23542, 23543, 23544, 23545 ],
            "Tile_X0Y1_NN4END": [ 23546, 23547, 23548, 23549, 23550, 23551, 23552, 23553, 23554, 23555, 23556, 23557, 23558, 23559, 23560, 23561 ],
            "Tile_X0Y1_S1BEG": [ 23562, 23563, 23564, 23565 ],
            "Tile_X0Y1_S2BEG": [ 23566, 23567, 23568, 23569, 23570, 23571, 23572, 23573 ],
            "Tile_X0Y1_S2BEGb": [ 23574, 23575, 23576, 23577, 23578, 23579, 23580, 23581 ],
            "Tile_X0Y1_S4BEG": [ 23582, 23583, 23584, 23585, 23586, 23587, 23588, 23589, 23590, 23591, 23592, 23593, 23594, 23595, 23596, 23597 ],
            "Tile_X0Y1_SS4BEG": [ 23598, 23599, 23600, 23601, 23602, 23603, 23604, 23605, 23606, 23607, 23608, 23609, 23610, 23611, 23612, 23613 ],
            "Tile_X0Y1_UserCLK": [ 23614 ],
            "Tile_X0Y1_W1BEG": [ 20422, 20423, 20424, 20425 ],
            "Tile_X0Y1_W1END": [ 23615, 23616, 23617, 23618 ],
            "Tile_X0Y1_W2BEG": [ 20434, 20435, 20436, 20437, 20438, 20439, 20440, 20441 ],
            "Tile_X0Y1_W2BEGb": [ 20426, 20427, 20428, 20429, 20430, 20431, 20432, 20433 ],
            "Tile_X0Y1_W2END": [ 23619, 23620, 23621, 23622, 23623, 23624, 23625, 23626 ],
            "Tile_X0Y1_W2MID": [ 23627, 23628, 23629, 23630, 23631, 23632, 23633, 23634 ],
            "Tile_X0Y1_W6BEG": [ 20442, 20443, 20444, 20445, 20446, 20447, 20448, 20449, 20450, 20451, 20452, 20453 ],
            "Tile_X0Y1_W6END": [ 23635, 23636, 23637, 23638, 23639, 23640, 23641, 23642, 23643, 23644, 23645, 23646 ],
            "Tile_X0Y1_WW4BEG": [ 20454, 20455, 20456, 20457, 20458, 20459, 20460, 20461, 20462, 20463, 20464, 20465, 20466, 20467, 20468, 20469 ],
            "Tile_X0Y1_WW4END": [ 23647, 23648, 23649, 23650, 23651, 23652, 23653, 23654, 23655, 23656, 23657, 23658, 23659, 23660, 23661, 23662 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP": {
          "hide_name": 0,
          "type": "S_term_DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_S_term_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13157.12-13177.2"
          },
          "port_directions": {
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "FrameStrobe": [ 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219 ],
            "FrameStrobe_O": [ 23490, 23491, 23492, 23493, 23494, 23495, 23496, 23497, 23498, 23499, 23500, 23501, 23502, 23503, 23504, 23505, 23506, 23507, 23508, 23509 ],
            "N1BEG": [ 23510, 23511, 23512, 23513 ],
            "N2BEG": [ 23522, 23523, 23524, 23525, 23526, 23527, 23528, 23529 ],
            "N2BEGb": [ 23514, 23515, 23516, 23517, 23518, 23519, 23520, 23521 ],
            "N4BEG": [ 23530, 23531, 23532, 23533, 23534, 23535, 23536, 23537, 23538, 23539, 23540, 23541, 23542, 23543, 23544, 23545 ],
            "NN4BEG": [ 23546, 23547, 23548, 23549, 23550, 23551, 23552, 23553, 23554, 23555, 23556, 23557, 23558, 23559, 23560, 23561 ],
            "S1END": [ 23562, 23563, 23564, 23565 ],
            "S2END": [ 23574, 23575, 23576, 23577, 23578, 23579, 23580, 23581 ],
            "S2MID": [ 23566, 23567, 23568, 23569, 23570, 23571, 23572, 23573 ],
            "S4END": [ 23582, 23583, 23584, 23585, 23586, 23587, 23588, 23589, 23590, 23591, 23592, 23593, 23594, 23595, 23596, 23597 ],
            "SS4END": [ 23598, 23599, 23600, 23601, 23602, 23603, 23604, 23605, 23606, 23607, 23608, 23609, 23610, 23611, 23612, 23613 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 23614 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4703.2-4777.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 23663, 23664, 23665, 23666 ],
            "Tile_X0Y0_E1END": [ 20471, 20472, 20473, 20474 ],
            "Tile_X0Y0_E2BEG": [ 23667, 23668, 23669, 23670, 23671, 23672, 23673, 23674 ],
            "Tile_X0Y0_E2BEGb": [ 23675, 23676, 23677, 23678, 23679, 23680, 23681, 23682 ],
            "Tile_X0Y0_E2END": [ 20483, 20484, 20485, 20486, 20487, 20488, 20489, 20490 ],
            "Tile_X0Y0_E2MID": [ 20475, 20476, 20477, 20478, 20479, 20480, 20481, 20482 ],
            "Tile_X0Y0_E6BEG": [ 23683, 23684, 23685, 23686, 23687, 23688, 23689, 23690, 23691, 23692, 23693, 23694 ],
            "Tile_X0Y0_E6END": [ 20491, 20492, 20493, 20494, 20495, 20496, 20497, 20498, 20499, 20500, 20501, 20502 ],
            "Tile_X0Y0_EE4BEG": [ 23695, 23696, 23697, 23698, 23699, 23700, 23701, 23702, 23703, 23704, 23705, 23706, 23707, 23708, 23709, 23710 ],
            "Tile_X0Y0_EE4END": [ 20503, 20504, 20505, 20506, 20507, 20508, 20509, 20510, 20511, 20512, 20513, 20514, 20515, 20516, 20517, 20518 ],
            "Tile_X0Y0_FrameData": [ 20519, 20520, 20521, 20522, 20523, 20524, 20525, 20526, 20527, 20528, 20529, 20530, 20531, 20532, 20533, 20534, 20535, 20536, 20537, 20538, 20539, 20540, 20541, 20542, 20543, 20544, 20545, 20546, 20547, 20548, 20549, 20550 ],
            "Tile_X0Y0_FrameData_O": [ 23711, 23712, 23713, 23714, 23715, 23716, 23717, 23718, 23719, 23720, 23721, 23722, 23723, 23724, 23725, 23726, 23727, 23728, 23729, 23730, 23731, 23732, 23733, 23734, 23735, 23736, 23737, 23738, 23739, 23740, 23741, 23742 ],
            "Tile_X0Y0_FrameStrobe_O": [ 22630, 22631, 22632, 22633, 22634, 22635, 22636, 22637, 22638, 22639, 22640, 22641, 22642, 22643, 22644, 22645, 22646, 22647, 22648, 22649 ],
            "Tile_X0Y0_N1BEG": [ 22670, 22671, 22672, 22673 ],
            "Tile_X0Y0_N2BEG": [ 22682, 22683, 22684, 22685, 22686, 22687, 22688, 22689 ],
            "Tile_X0Y0_N2BEGb": [ 22674, 22675, 22676, 22677, 22678, 22679, 22680, 22681 ],
            "Tile_X0Y0_N4BEG": [ 22690, 22691, 22692, 22693, 22694, 22695, 22696, 22697, 22698, 22699, 22700, 22701, 22702, 22703, 22704, 22705 ],
            "Tile_X0Y0_NN4BEG": [ 22706, 22707, 22708, 22709, 22710, 22711, 22712, 22713, 22714, 22715, 22716, 22717, 22718, 22719, 22720, 22721 ],
            "Tile_X0Y0_S1END": [ 22722, 22723, 22724, 22725 ],
            "Tile_X0Y0_S2END": [ 22734, 22735, 22736, 22737, 22738, 22739, 22740, 22741 ],
            "Tile_X0Y0_S2MID": [ 22726, 22727, 22728, 22729, 22730, 22731, 22732, 22733 ],
            "Tile_X0Y0_S4END": [ 22742, 22743, 22744, 22745, 22746, 22747, 22748, 22749, 22750, 22751, 22752, 22753, 22754, 22755, 22756, 22757 ],
            "Tile_X0Y0_SS4END": [ 22758, 22759, 22760, 22761, 22762, 22763, 22764, 22765, 22766, 22767, 22768, 22769, 22770, 22771, 22772, 22773 ],
            "Tile_X0Y0_UserCLKo": [ 22774 ],
            "Tile_X0Y0_W1BEG": [ 20676, 20677, 20678, 20679 ],
            "Tile_X0Y0_W1END": [ 23743, 23744, 23745, 23746 ],
            "Tile_X0Y0_W2BEG": [ 20688, 20689, 20690, 20691, 20692, 20693, 20694, 20695 ],
            "Tile_X0Y0_W2BEGb": [ 20680, 20681, 20682, 20683, 20684, 20685, 20686, 20687 ],
            "Tile_X0Y0_W2END": [ 23747, 23748, 23749, 23750, 23751, 23752, 23753, 23754 ],
            "Tile_X0Y0_W2MID": [ 23755, 23756, 23757, 23758, 23759, 23760, 23761, 23762 ],
            "Tile_X0Y0_W6BEG": [ 20696, 20697, 20698, 20699, 20700, 20701, 20702, 20703, 20704, 20705, 20706, 20707 ],
            "Tile_X0Y0_W6END": [ 23763, 23764, 23765, 23766, 23767, 23768, 23769, 23770, 23771, 23772, 23773, 23774 ],
            "Tile_X0Y0_WW4BEG": [ 20708, 20709, 20710, 20711, 20712, 20713, 20714, 20715, 20716, 20717, 20718, 20719, 20720, 20721, 20722, 20723 ],
            "Tile_X0Y0_WW4END": [ 23775, 23776, 23777, 23778, 23779, 23780, 23781, 23782, 23783, 23784, 23785, 23786, 23787, 23788, 23789, 23790 ],
            "Tile_X0Y1_E1BEG": [ 23791, 23792, 23793, 23794 ],
            "Tile_X0Y1_E1END": [ 20725, 20726, 20727, 20728 ],
            "Tile_X0Y1_E2BEG": [ 23795, 23796, 23797, 23798, 23799, 23800, 23801, 23802 ],
            "Tile_X0Y1_E2BEGb": [ 23803, 23804, 23805, 23806, 23807, 23808, 23809, 23810 ],
            "Tile_X0Y1_E2END": [ 20737, 20738, 20739, 20740, 20741, 20742, 20743, 20744 ],
            "Tile_X0Y1_E2MID": [ 20729, 20730, 20731, 20732, 20733, 20734, 20735, 20736 ],
            "Tile_X0Y1_E6BEG": [ 23811, 23812, 23813, 23814, 23815, 23816, 23817, 23818, 23819, 23820, 23821, 23822 ],
            "Tile_X0Y1_E6END": [ 20745, 20746, 20747, 20748, 20749, 20750, 20751, 20752, 20753, 20754, 20755, 20756 ],
            "Tile_X0Y1_EE4BEG": [ 23823, 23824, 23825, 23826, 23827, 23828, 23829, 23830, 23831, 23832, 23833, 23834, 23835, 23836, 23837, 23838 ],
            "Tile_X0Y1_EE4END": [ 20757, 20758, 20759, 20760, 20761, 20762, 20763, 20764, 20765, 20766, 20767, 20768, 20769, 20770, 20771, 20772 ],
            "Tile_X0Y1_FrameData": [ 20773, 20774, 20775, 20776, 20777, 20778, 20779, 20780, 20781, 20782, 20783, 20784, 20785, 20786, 20787, 20788, 20789, 20790, 20791, 20792, 20793, 20794, 20795, 20796, 20797, 20798, 20799, 20800, 20801, 20802, 20803, 20804 ],
            "Tile_X0Y1_FrameData_O": [ 23839, 23840, 23841, 23842, 23843, 23844, 23845, 23846, 23847, 23848, 23849, 23850, 23851, 23852, 23853, 23854, 23855, 23856, 23857, 23858, 23859, 23860, 23861, 23862, 23863, 23864, 23865, 23866, 23867, 23868, 23869, 23870 ],
            "Tile_X0Y1_FrameStrobe": [ 23871, 23872, 23873, 23874, 23875, 23876, 23877, 23878, 23879, 23880, 23881, 23882, 23883, 23884, 23885, 23886, 23887, 23888, 23889, 23890 ],
            "Tile_X0Y1_N1END": [ 23891, 23892, 23893, 23894 ],
            "Tile_X0Y1_N2END": [ 23895, 23896, 23897, 23898, 23899, 23900, 23901, 23902 ],
            "Tile_X0Y1_N2MID": [ 23903, 23904, 23905, 23906, 23907, 23908, 23909, 23910 ],
            "Tile_X0Y1_N4END": [ 23911, 23912, 23913, 23914, 23915, 23916, 23917, 23918, 23919, 23920, 23921, 23922, 23923, 23924, 23925, 23926 ],
            "Tile_X0Y1_NN4END": [ 23927, 23928, 23929, 23930, 23931, 23932, 23933, 23934, 23935, 23936, 23937, 23938, 23939, 23940, 23941, 23942 ],
            "Tile_X0Y1_S1BEG": [ 23943, 23944, 23945, 23946 ],
            "Tile_X0Y1_S2BEG": [ 23947, 23948, 23949, 23950, 23951, 23952, 23953, 23954 ],
            "Tile_X0Y1_S2BEGb": [ 23955, 23956, 23957, 23958, 23959, 23960, 23961, 23962 ],
            "Tile_X0Y1_S4BEG": [ 23963, 23964, 23965, 23966, 23967, 23968, 23969, 23970, 23971, 23972, 23973, 23974, 23975, 23976, 23977, 23978 ],
            "Tile_X0Y1_SS4BEG": [ 23979, 23980, 23981, 23982, 23983, 23984, 23985, 23986, 23987, 23988, 23989, 23990, 23991, 23992, 23993, 23994 ],
            "Tile_X0Y1_UserCLK": [ 23995 ],
            "Tile_X0Y1_W1BEG": [ 20930, 20931, 20932, 20933 ],
            "Tile_X0Y1_W1END": [ 23996, 23997, 23998, 23999 ],
            "Tile_X0Y1_W2BEG": [ 20942, 20943, 20944, 20945, 20946, 20947, 20948, 20949 ],
            "Tile_X0Y1_W2BEGb": [ 20934, 20935, 20936, 20937, 20938, 20939, 20940, 20941 ],
            "Tile_X0Y1_W2END": [ 24000, 24001, 24002, 24003, 24004, 24005, 24006, 24007 ],
            "Tile_X0Y1_W2MID": [ 24008, 24009, 24010, 24011, 24012, 24013, 24014, 24015 ],
            "Tile_X0Y1_W6BEG": [ 20950, 20951, 20952, 20953, 20954, 20955, 20956, 20957, 20958, 20959, 20960, 20961 ],
            "Tile_X0Y1_W6END": [ 24016, 24017, 24018, 24019, 24020, 24021, 24022, 24023, 24024, 24025, 24026, 24027 ],
            "Tile_X0Y1_WW4BEG": [ 20962, 20963, 20964, 20965, 20966, 20967, 20968, 20969, 20970, 20971, 20972, 20973, 20974, 20975, 20976, 20977 ],
            "Tile_X0Y1_WW4END": [ 24028, 24029, 24030, 24031, 24032, 24033, 24034, 24035, 24036, 24037, 24038, 24039, 24040, 24041, 24042, 24043 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5945.2-6019.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 24044, 24045, 24046, 24047 ],
            "Tile_X0Y0_E1END": [ 20979, 20980, 20981, 20982 ],
            "Tile_X0Y0_E2BEG": [ 24048, 24049, 24050, 24051, 24052, 24053, 24054, 24055 ],
            "Tile_X0Y0_E2BEGb": [ 24056, 24057, 24058, 24059, 24060, 24061, 24062, 24063 ],
            "Tile_X0Y0_E2END": [ 20991, 20992, 20993, 20994, 20995, 20996, 20997, 20998 ],
            "Tile_X0Y0_E2MID": [ 20983, 20984, 20985, 20986, 20987, 20988, 20989, 20990 ],
            "Tile_X0Y0_E6BEG": [ 24064, 24065, 24066, 24067, 24068, 24069, 24070, 24071, 24072, 24073, 24074, 24075 ],
            "Tile_X0Y0_E6END": [ 20999, 21000, 21001, 21002, 21003, 21004, 21005, 21006, 21007, 21008, 21009, 21010 ],
            "Tile_X0Y0_EE4BEG": [ 24076, 24077, 24078, 24079, 24080, 24081, 24082, 24083, 24084, 24085, 24086, 24087, 24088, 24089, 24090, 24091 ],
            "Tile_X0Y0_EE4END": [ 21011, 21012, 21013, 21014, 21015, 21016, 21017, 21018, 21019, 21020, 21021, 21022, 21023, 21024, 21025, 21026 ],
            "Tile_X0Y0_FrameData": [ 21027, 21028, 21029, 21030, 21031, 21032, 21033, 21034, 21035, 21036, 21037, 21038, 21039, 21040, 21041, 21042, 21043, 21044, 21045, 21046, 21047, 21048, 21049, 21050, 21051, 21052, 21053, 21054, 21055, 21056, 21057, 21058 ],
            "Tile_X0Y0_FrameData_O": [ 24092, 24093, 24094, 24095, 24096, 24097, 24098, 24099, 24100, 24101, 24102, 24103, 24104, 24105, 24106, 24107, 24108, 24109, 24110, 24111, 24112, 24113, 24114, 24115, 24116, 24117, 24118, 24119, 24120, 24121, 24122, 24123 ],
            "Tile_X0Y0_FrameStrobe_O": [ 23871, 23872, 23873, 23874, 23875, 23876, 23877, 23878, 23879, 23880, 23881, 23882, 23883, 23884, 23885, 23886, 23887, 23888, 23889, 23890 ],
            "Tile_X0Y0_N1BEG": [ 23891, 23892, 23893, 23894 ],
            "Tile_X0Y0_N2BEG": [ 23903, 23904, 23905, 23906, 23907, 23908, 23909, 23910 ],
            "Tile_X0Y0_N2BEGb": [ 23895, 23896, 23897, 23898, 23899, 23900, 23901, 23902 ],
            "Tile_X0Y0_N4BEG": [ 23911, 23912, 23913, 23914, 23915, 23916, 23917, 23918, 23919, 23920, 23921, 23922, 23923, 23924, 23925, 23926 ],
            "Tile_X0Y0_NN4BEG": [ 23927, 23928, 23929, 23930, 23931, 23932, 23933, 23934, 23935, 23936, 23937, 23938, 23939, 23940, 23941, 23942 ],
            "Tile_X0Y0_S1END": [ 23943, 23944, 23945, 23946 ],
            "Tile_X0Y0_S2END": [ 23955, 23956, 23957, 23958, 23959, 23960, 23961, 23962 ],
            "Tile_X0Y0_S2MID": [ 23947, 23948, 23949, 23950, 23951, 23952, 23953, 23954 ],
            "Tile_X0Y0_S4END": [ 23963, 23964, 23965, 23966, 23967, 23968, 23969, 23970, 23971, 23972, 23973, 23974, 23975, 23976, 23977, 23978 ],
            "Tile_X0Y0_SS4END": [ 23979, 23980, 23981, 23982, 23983, 23984, 23985, 23986, 23987, 23988, 23989, 23990, 23991, 23992, 23993, 23994 ],
            "Tile_X0Y0_UserCLKo": [ 23995 ],
            "Tile_X0Y0_W1BEG": [ 21184, 21185, 21186, 21187 ],
            "Tile_X0Y0_W1END": [ 24124, 24125, 24126, 24127 ],
            "Tile_X0Y0_W2BEG": [ 21196, 21197, 21198, 21199, 21200, 21201, 21202, 21203 ],
            "Tile_X0Y0_W2BEGb": [ 21188, 21189, 21190, 21191, 21192, 21193, 21194, 21195 ],
            "Tile_X0Y0_W2END": [ 24128, 24129, 24130, 24131, 24132, 24133, 24134, 24135 ],
            "Tile_X0Y0_W2MID": [ 24136, 24137, 24138, 24139, 24140, 24141, 24142, 24143 ],
            "Tile_X0Y0_W6BEG": [ 21204, 21205, 21206, 21207, 21208, 21209, 21210, 21211, 21212, 21213, 21214, 21215 ],
            "Tile_X0Y0_W6END": [ 24144, 24145, 24146, 24147, 24148, 24149, 24150, 24151, 24152, 24153, 24154, 24155 ],
            "Tile_X0Y0_WW4BEG": [ 21216, 21217, 21218, 21219, 21220, 21221, 21222, 21223, 21224, 21225, 21226, 21227, 21228, 21229, 21230, 21231 ],
            "Tile_X0Y0_WW4END": [ 24156, 24157, 24158, 24159, 24160, 24161, 24162, 24163, 24164, 24165, 24166, 24167, 24168, 24169, 24170, 24171 ],
            "Tile_X0Y1_E1BEG": [ 24172, 24173, 24174, 24175 ],
            "Tile_X0Y1_E1END": [ 21233, 21234, 21235, 21236 ],
            "Tile_X0Y1_E2BEG": [ 24176, 24177, 24178, 24179, 24180, 24181, 24182, 24183 ],
            "Tile_X0Y1_E2BEGb": [ 24184, 24185, 24186, 24187, 24188, 24189, 24190, 24191 ],
            "Tile_X0Y1_E2END": [ 21245, 21246, 21247, 21248, 21249, 21250, 21251, 21252 ],
            "Tile_X0Y1_E2MID": [ 21237, 21238, 21239, 21240, 21241, 21242, 21243, 21244 ],
            "Tile_X0Y1_E6BEG": [ 24192, 24193, 24194, 24195, 24196, 24197, 24198, 24199, 24200, 24201, 24202, 24203 ],
            "Tile_X0Y1_E6END": [ 21253, 21254, 21255, 21256, 21257, 21258, 21259, 21260, 21261, 21262, 21263, 21264 ],
            "Tile_X0Y1_EE4BEG": [ 24204, 24205, 24206, 24207, 24208, 24209, 24210, 24211, 24212, 24213, 24214, 24215, 24216, 24217, 24218, 24219 ],
            "Tile_X0Y1_EE4END": [ 21265, 21266, 21267, 21268, 21269, 21270, 21271, 21272, 21273, 21274, 21275, 21276, 21277, 21278, 21279, 21280 ],
            "Tile_X0Y1_FrameData": [ 21281, 21282, 21283, 21284, 21285, 21286, 21287, 21288, 21289, 21290, 21291, 21292, 21293, 21294, 21295, 21296, 21297, 21298, 21299, 21300, 21301, 21302, 21303, 21304, 21305, 21306, 21307, 21308, 21309, 21310, 21311, 21312 ],
            "Tile_X0Y1_FrameData_O": [ 24220, 24221, 24222, 24223, 24224, 24225, 24226, 24227, 24228, 24229, 24230, 24231, 24232, 24233, 24234, 24235, 24236, 24237, 24238, 24239, 24240, 24241, 24242, 24243, 24244, 24245, 24246, 24247, 24248, 24249, 24250, 24251 ],
            "Tile_X0Y1_FrameStrobe": [ 24252, 24253, 24254, 24255, 24256, 24257, 24258, 24259, 24260, 24261, 24262, 24263, 24264, 24265, 24266, 24267, 24268, 24269, 24270, 24271 ],
            "Tile_X0Y1_N1END": [ 24272, 24273, 24274, 24275 ],
            "Tile_X0Y1_N2END": [ 24276, 24277, 24278, 24279, 24280, 24281, 24282, 24283 ],
            "Tile_X0Y1_N2MID": [ 24284, 24285, 24286, 24287, 24288, 24289, 24290, 24291 ],
            "Tile_X0Y1_N4END": [ 24292, 24293, 24294, 24295, 24296, 24297, 24298, 24299, 24300, 24301, 24302, 24303, 24304, 24305, 24306, 24307 ],
            "Tile_X0Y1_NN4END": [ 24308, 24309, 24310, 24311, 24312, 24313, 24314, 24315, 24316, 24317, 24318, 24319, 24320, 24321, 24322, 24323 ],
            "Tile_X0Y1_S1BEG": [ 24324, 24325, 24326, 24327 ],
            "Tile_X0Y1_S2BEG": [ 24328, 24329, 24330, 24331, 24332, 24333, 24334, 24335 ],
            "Tile_X0Y1_S2BEGb": [ 24336, 24337, 24338, 24339, 24340, 24341, 24342, 24343 ],
            "Tile_X0Y1_S4BEG": [ 24344, 24345, 24346, 24347, 24348, 24349, 24350, 24351, 24352, 24353, 24354, 24355, 24356, 24357, 24358, 24359 ],
            "Tile_X0Y1_SS4BEG": [ 24360, 24361, 24362, 24363, 24364, 24365, 24366, 24367, 24368, 24369, 24370, 24371, 24372, 24373, 24374, 24375 ],
            "Tile_X0Y1_UserCLK": [ 24376 ],
            "Tile_X0Y1_W1BEG": [ 21438, 21439, 21440, 21441 ],
            "Tile_X0Y1_W1END": [ 24377, 24378, 24379, 24380 ],
            "Tile_X0Y1_W2BEG": [ 21450, 21451, 21452, 21453, 21454, 21455, 21456, 21457 ],
            "Tile_X0Y1_W2BEGb": [ 21442, 21443, 21444, 21445, 21446, 21447, 21448, 21449 ],
            "Tile_X0Y1_W2END": [ 24381, 24382, 24383, 24384, 24385, 24386, 24387, 24388 ],
            "Tile_X0Y1_W2MID": [ 24389, 24390, 24391, 24392, 24393, 24394, 24395, 24396 ],
            "Tile_X0Y1_W6BEG": [ 21458, 21459, 21460, 21461, 21462, 21463, 21464, 21465, 21466, 21467, 21468, 21469 ],
            "Tile_X0Y1_W6END": [ 24397, 24398, 24399, 24400, 24401, 24402, 24403, 24404, 24405, 24406, 24407, 24408 ],
            "Tile_X0Y1_WW4BEG": [ 21470, 21471, 21472, 21473, 21474, 21475, 21476, 21477, 21478, 21479, 21480, 21481, 21482, 21483, 21484, 21485 ],
            "Tile_X0Y1_WW4END": [ 24409, 24410, 24411, 24412, 24413, 24414, 24415, 24416, 24417, 24418, 24419, 24420, 24421, 24422, 24423, 24424 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7187.2-7261.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 24425, 24426, 24427, 24428 ],
            "Tile_X0Y0_E1END": [ 21487, 21488, 21489, 21490 ],
            "Tile_X0Y0_E2BEG": [ 24429, 24430, 24431, 24432, 24433, 24434, 24435, 24436 ],
            "Tile_X0Y0_E2BEGb": [ 24437, 24438, 24439, 24440, 24441, 24442, 24443, 24444 ],
            "Tile_X0Y0_E2END": [ 21499, 21500, 21501, 21502, 21503, 21504, 21505, 21506 ],
            "Tile_X0Y0_E2MID": [ 21491, 21492, 21493, 21494, 21495, 21496, 21497, 21498 ],
            "Tile_X0Y0_E6BEG": [ 24445, 24446, 24447, 24448, 24449, 24450, 24451, 24452, 24453, 24454, 24455, 24456 ],
            "Tile_X0Y0_E6END": [ 21507, 21508, 21509, 21510, 21511, 21512, 21513, 21514, 21515, 21516, 21517, 21518 ],
            "Tile_X0Y0_EE4BEG": [ 24457, 24458, 24459, 24460, 24461, 24462, 24463, 24464, 24465, 24466, 24467, 24468, 24469, 24470, 24471, 24472 ],
            "Tile_X0Y0_EE4END": [ 21519, 21520, 21521, 21522, 21523, 21524, 21525, 21526, 21527, 21528, 21529, 21530, 21531, 21532, 21533, 21534 ],
            "Tile_X0Y0_FrameData": [ 21535, 21536, 21537, 21538, 21539, 21540, 21541, 21542, 21543, 21544, 21545, 21546, 21547, 21548, 21549, 21550, 21551, 21552, 21553, 21554, 21555, 21556, 21557, 21558, 21559, 21560, 21561, 21562, 21563, 21564, 21565, 21566 ],
            "Tile_X0Y0_FrameData_O": [ 24473, 24474, 24475, 24476, 24477, 24478, 24479, 24480, 24481, 24482, 24483, 24484, 24485, 24486, 24487, 24488, 24489, 24490, 24491, 24492, 24493, 24494, 24495, 24496, 24497, 24498, 24499, 24500, 24501, 24502, 24503, 24504 ],
            "Tile_X0Y0_FrameStrobe_O": [ 24252, 24253, 24254, 24255, 24256, 24257, 24258, 24259, 24260, 24261, 24262, 24263, 24264, 24265, 24266, 24267, 24268, 24269, 24270, 24271 ],
            "Tile_X0Y0_N1BEG": [ 24272, 24273, 24274, 24275 ],
            "Tile_X0Y0_N2BEG": [ 24284, 24285, 24286, 24287, 24288, 24289, 24290, 24291 ],
            "Tile_X0Y0_N2BEGb": [ 24276, 24277, 24278, 24279, 24280, 24281, 24282, 24283 ],
            "Tile_X0Y0_N4BEG": [ 24292, 24293, 24294, 24295, 24296, 24297, 24298, 24299, 24300, 24301, 24302, 24303, 24304, 24305, 24306, 24307 ],
            "Tile_X0Y0_NN4BEG": [ 24308, 24309, 24310, 24311, 24312, 24313, 24314, 24315, 24316, 24317, 24318, 24319, 24320, 24321, 24322, 24323 ],
            "Tile_X0Y0_S1END": [ 24324, 24325, 24326, 24327 ],
            "Tile_X0Y0_S2END": [ 24336, 24337, 24338, 24339, 24340, 24341, 24342, 24343 ],
            "Tile_X0Y0_S2MID": [ 24328, 24329, 24330, 24331, 24332, 24333, 24334, 24335 ],
            "Tile_X0Y0_S4END": [ 24344, 24345, 24346, 24347, 24348, 24349, 24350, 24351, 24352, 24353, 24354, 24355, 24356, 24357, 24358, 24359 ],
            "Tile_X0Y0_SS4END": [ 24360, 24361, 24362, 24363, 24364, 24365, 24366, 24367, 24368, 24369, 24370, 24371, 24372, 24373, 24374, 24375 ],
            "Tile_X0Y0_UserCLKo": [ 24376 ],
            "Tile_X0Y0_W1BEG": [ 21692, 21693, 21694, 21695 ],
            "Tile_X0Y0_W1END": [ 24505, 24506, 24507, 24508 ],
            "Tile_X0Y0_W2BEG": [ 21704, 21705, 21706, 21707, 21708, 21709, 21710, 21711 ],
            "Tile_X0Y0_W2BEGb": [ 21696, 21697, 21698, 21699, 21700, 21701, 21702, 21703 ],
            "Tile_X0Y0_W2END": [ 24509, 24510, 24511, 24512, 24513, 24514, 24515, 24516 ],
            "Tile_X0Y0_W2MID": [ 24517, 24518, 24519, 24520, 24521, 24522, 24523, 24524 ],
            "Tile_X0Y0_W6BEG": [ 21712, 21713, 21714, 21715, 21716, 21717, 21718, 21719, 21720, 21721, 21722, 21723 ],
            "Tile_X0Y0_W6END": [ 24525, 24526, 24527, 24528, 24529, 24530, 24531, 24532, 24533, 24534, 24535, 24536 ],
            "Tile_X0Y0_WW4BEG": [ 21724, 21725, 21726, 21727, 21728, 21729, 21730, 21731, 21732, 21733, 21734, 21735, 21736, 21737, 21738, 21739 ],
            "Tile_X0Y0_WW4END": [ 24537, 24538, 24539, 24540, 24541, 24542, 24543, 24544, 24545, 24546, 24547, 24548, 24549, 24550, 24551, 24552 ],
            "Tile_X0Y1_E1BEG": [ 24553, 24554, 24555, 24556 ],
            "Tile_X0Y1_E1END": [ 21741, 21742, 21743, 21744 ],
            "Tile_X0Y1_E2BEG": [ 24557, 24558, 24559, 24560, 24561, 24562, 24563, 24564 ],
            "Tile_X0Y1_E2BEGb": [ 24565, 24566, 24567, 24568, 24569, 24570, 24571, 24572 ],
            "Tile_X0Y1_E2END": [ 21753, 21754, 21755, 21756, 21757, 21758, 21759, 21760 ],
            "Tile_X0Y1_E2MID": [ 21745, 21746, 21747, 21748, 21749, 21750, 21751, 21752 ],
            "Tile_X0Y1_E6BEG": [ 24573, 24574, 24575, 24576, 24577, 24578, 24579, 24580, 24581, 24582, 24583, 24584 ],
            "Tile_X0Y1_E6END": [ 21761, 21762, 21763, 21764, 21765, 21766, 21767, 21768, 21769, 21770, 21771, 21772 ],
            "Tile_X0Y1_EE4BEG": [ 24585, 24586, 24587, 24588, 24589, 24590, 24591, 24592, 24593, 24594, 24595, 24596, 24597, 24598, 24599, 24600 ],
            "Tile_X0Y1_EE4END": [ 21773, 21774, 21775, 21776, 21777, 21778, 21779, 21780, 21781, 21782, 21783, 21784, 21785, 21786, 21787, 21788 ],
            "Tile_X0Y1_FrameData": [ 21789, 21790, 21791, 21792, 21793, 21794, 21795, 21796, 21797, 21798, 21799, 21800, 21801, 21802, 21803, 21804, 21805, 21806, 21807, 21808, 21809, 21810, 21811, 21812, 21813, 21814, 21815, 21816, 21817, 21818, 21819, 21820 ],
            "Tile_X0Y1_FrameData_O": [ 24601, 24602, 24603, 24604, 24605, 24606, 24607, 24608, 24609, 24610, 24611, 24612, 24613, 24614, 24615, 24616, 24617, 24618, 24619, 24620, 24621, 24622, 24623, 24624, 24625, 24626, 24627, 24628, 24629, 24630, 24631, 24632 ],
            "Tile_X0Y1_FrameStrobe": [ 24633, 24634, 24635, 24636, 24637, 24638, 24639, 24640, 24641, 24642, 24643, 24644, 24645, 24646, 24647, 24648, 24649, 24650, 24651, 24652 ],
            "Tile_X0Y1_N1END": [ 24653, 24654, 24655, 24656 ],
            "Tile_X0Y1_N2END": [ 24657, 24658, 24659, 24660, 24661, 24662, 24663, 24664 ],
            "Tile_X0Y1_N2MID": [ 24665, 24666, 24667, 24668, 24669, 24670, 24671, 24672 ],
            "Tile_X0Y1_N4END": [ 24673, 24674, 24675, 24676, 24677, 24678, 24679, 24680, 24681, 24682, 24683, 24684, 24685, 24686, 24687, 24688 ],
            "Tile_X0Y1_NN4END": [ 24689, 24690, 24691, 24692, 24693, 24694, 24695, 24696, 24697, 24698, 24699, 24700, 24701, 24702, 24703, 24704 ],
            "Tile_X0Y1_S1BEG": [ 24705, 24706, 24707, 24708 ],
            "Tile_X0Y1_S2BEG": [ 24709, 24710, 24711, 24712, 24713, 24714, 24715, 24716 ],
            "Tile_X0Y1_S2BEGb": [ 24717, 24718, 24719, 24720, 24721, 24722, 24723, 24724 ],
            "Tile_X0Y1_S4BEG": [ 24725, 24726, 24727, 24728, 24729, 24730, 24731, 24732, 24733, 24734, 24735, 24736, 24737, 24738, 24739, 24740 ],
            "Tile_X0Y1_SS4BEG": [ 24741, 24742, 24743, 24744, 24745, 24746, 24747, 24748, 24749, 24750, 24751, 24752, 24753, 24754, 24755, 24756 ],
            "Tile_X0Y1_UserCLK": [ 24757 ],
            "Tile_X0Y1_W1BEG": [ 21946, 21947, 21948, 21949 ],
            "Tile_X0Y1_W1END": [ 24758, 24759, 24760, 24761 ],
            "Tile_X0Y1_W2BEG": [ 21958, 21959, 21960, 21961, 21962, 21963, 21964, 21965 ],
            "Tile_X0Y1_W2BEGb": [ 21950, 21951, 21952, 21953, 21954, 21955, 21956, 21957 ],
            "Tile_X0Y1_W2END": [ 24762, 24763, 24764, 24765, 24766, 24767, 24768, 24769 ],
            "Tile_X0Y1_W2MID": [ 24770, 24771, 24772, 24773, 24774, 24775, 24776, 24777 ],
            "Tile_X0Y1_W6BEG": [ 21966, 21967, 21968, 21969, 21970, 21971, 21972, 21973, 21974, 21975, 21976, 21977 ],
            "Tile_X0Y1_W6END": [ 24778, 24779, 24780, 24781, 24782, 24783, 24784, 24785, 24786, 24787, 24788, 24789 ],
            "Tile_X0Y1_WW4BEG": [ 21978, 21979, 21980, 21981, 21982, 21983, 21984, 21985, 21986, 21987, 21988, 21989, 21990, 21991, 21992, 21993 ],
            "Tile_X0Y1_WW4END": [ 24790, 24791, 24792, 24793, 24794, 24795, 24796, 24797, 24798, 24799, 24800, 24801, 24802, 24803, 24804, 24805 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8429.2-8503.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 24806, 24807, 24808, 24809 ],
            "Tile_X0Y0_E1END": [ 21995, 21996, 21997, 21998 ],
            "Tile_X0Y0_E2BEG": [ 24810, 24811, 24812, 24813, 24814, 24815, 24816, 24817 ],
            "Tile_X0Y0_E2BEGb": [ 24818, 24819, 24820, 24821, 24822, 24823, 24824, 24825 ],
            "Tile_X0Y0_E2END": [ 22007, 22008, 22009, 22010, 22011, 22012, 22013, 22014 ],
            "Tile_X0Y0_E2MID": [ 21999, 22000, 22001, 22002, 22003, 22004, 22005, 22006 ],
            "Tile_X0Y0_E6BEG": [ 24826, 24827, 24828, 24829, 24830, 24831, 24832, 24833, 24834, 24835, 24836, 24837 ],
            "Tile_X0Y0_E6END": [ 22015, 22016, 22017, 22018, 22019, 22020, 22021, 22022, 22023, 22024, 22025, 22026 ],
            "Tile_X0Y0_EE4BEG": [ 24838, 24839, 24840, 24841, 24842, 24843, 24844, 24845, 24846, 24847, 24848, 24849, 24850, 24851, 24852, 24853 ],
            "Tile_X0Y0_EE4END": [ 22027, 22028, 22029, 22030, 22031, 22032, 22033, 22034, 22035, 22036, 22037, 22038, 22039, 22040, 22041, 22042 ],
            "Tile_X0Y0_FrameData": [ 22043, 22044, 22045, 22046, 22047, 22048, 22049, 22050, 22051, 22052, 22053, 22054, 22055, 22056, 22057, 22058, 22059, 22060, 22061, 22062, 22063, 22064, 22065, 22066, 22067, 22068, 22069, 22070, 22071, 22072, 22073, 22074 ],
            "Tile_X0Y0_FrameData_O": [ 24854, 24855, 24856, 24857, 24858, 24859, 24860, 24861, 24862, 24863, 24864, 24865, 24866, 24867, 24868, 24869, 24870, 24871, 24872, 24873, 24874, 24875, 24876, 24877, 24878, 24879, 24880, 24881, 24882, 24883, 24884, 24885 ],
            "Tile_X0Y0_FrameStrobe_O": [ 24633, 24634, 24635, 24636, 24637, 24638, 24639, 24640, 24641, 24642, 24643, 24644, 24645, 24646, 24647, 24648, 24649, 24650, 24651, 24652 ],
            "Tile_X0Y0_N1BEG": [ 24653, 24654, 24655, 24656 ],
            "Tile_X0Y0_N2BEG": [ 24665, 24666, 24667, 24668, 24669, 24670, 24671, 24672 ],
            "Tile_X0Y0_N2BEGb": [ 24657, 24658, 24659, 24660, 24661, 24662, 24663, 24664 ],
            "Tile_X0Y0_N4BEG": [ 24673, 24674, 24675, 24676, 24677, 24678, 24679, 24680, 24681, 24682, 24683, 24684, 24685, 24686, 24687, 24688 ],
            "Tile_X0Y0_NN4BEG": [ 24689, 24690, 24691, 24692, 24693, 24694, 24695, 24696, 24697, 24698, 24699, 24700, 24701, 24702, 24703, 24704 ],
            "Tile_X0Y0_S1END": [ 24705, 24706, 24707, 24708 ],
            "Tile_X0Y0_S2END": [ 24717, 24718, 24719, 24720, 24721, 24722, 24723, 24724 ],
            "Tile_X0Y0_S2MID": [ 24709, 24710, 24711, 24712, 24713, 24714, 24715, 24716 ],
            "Tile_X0Y0_S4END": [ 24725, 24726, 24727, 24728, 24729, 24730, 24731, 24732, 24733, 24734, 24735, 24736, 24737, 24738, 24739, 24740 ],
            "Tile_X0Y0_SS4END": [ 24741, 24742, 24743, 24744, 24745, 24746, 24747, 24748, 24749, 24750, 24751, 24752, 24753, 24754, 24755, 24756 ],
            "Tile_X0Y0_UserCLKo": [ 24757 ],
            "Tile_X0Y0_W1BEG": [ 22200, 22201, 22202, 22203 ],
            "Tile_X0Y0_W1END": [ 24886, 24887, 24888, 24889 ],
            "Tile_X0Y0_W2BEG": [ 22212, 22213, 22214, 22215, 22216, 22217, 22218, 22219 ],
            "Tile_X0Y0_W2BEGb": [ 22204, 22205, 22206, 22207, 22208, 22209, 22210, 22211 ],
            "Tile_X0Y0_W2END": [ 24890, 24891, 24892, 24893, 24894, 24895, 24896, 24897 ],
            "Tile_X0Y0_W2MID": [ 24898, 24899, 24900, 24901, 24902, 24903, 24904, 24905 ],
            "Tile_X0Y0_W6BEG": [ 22220, 22221, 22222, 22223, 22224, 22225, 22226, 22227, 22228, 22229, 22230, 22231 ],
            "Tile_X0Y0_W6END": [ 24906, 24907, 24908, 24909, 24910, 24911, 24912, 24913, 24914, 24915, 24916, 24917 ],
            "Tile_X0Y0_WW4BEG": [ 22232, 22233, 22234, 22235, 22236, 22237, 22238, 22239, 22240, 22241, 22242, 22243, 22244, 22245, 22246, 22247 ],
            "Tile_X0Y0_WW4END": [ 24918, 24919, 24920, 24921, 24922, 24923, 24924, 24925, 24926, 24927, 24928, 24929, 24930, 24931, 24932, 24933 ],
            "Tile_X0Y1_E1BEG": [ 24934, 24935, 24936, 24937 ],
            "Tile_X0Y1_E1END": [ 22249, 22250, 22251, 22252 ],
            "Tile_X0Y1_E2BEG": [ 24938, 24939, 24940, 24941, 24942, 24943, 24944, 24945 ],
            "Tile_X0Y1_E2BEGb": [ 24946, 24947, 24948, 24949, 24950, 24951, 24952, 24953 ],
            "Tile_X0Y1_E2END": [ 22261, 22262, 22263, 22264, 22265, 22266, 22267, 22268 ],
            "Tile_X0Y1_E2MID": [ 22253, 22254, 22255, 22256, 22257, 22258, 22259, 22260 ],
            "Tile_X0Y1_E6BEG": [ 24954, 24955, 24956, 24957, 24958, 24959, 24960, 24961, 24962, 24963, 24964, 24965 ],
            "Tile_X0Y1_E6END": [ 22269, 22270, 22271, 22272, 22273, 22274, 22275, 22276, 22277, 22278, 22279, 22280 ],
            "Tile_X0Y1_EE4BEG": [ 24966, 24967, 24968, 24969, 24970, 24971, 24972, 24973, 24974, 24975, 24976, 24977, 24978, 24979, 24980, 24981 ],
            "Tile_X0Y1_EE4END": [ 22281, 22282, 22283, 22284, 22285, 22286, 22287, 22288, 22289, 22290, 22291, 22292, 22293, 22294, 22295, 22296 ],
            "Tile_X0Y1_FrameData": [ 22297, 22298, 22299, 22300, 22301, 22302, 22303, 22304, 22305, 22306, 22307, 22308, 22309, 22310, 22311, 22312, 22313, 22314, 22315, 22316, 22317, 22318, 22319, 22320, 22321, 22322, 22323, 22324, 22325, 22326, 22327, 22328 ],
            "Tile_X0Y1_FrameData_O": [ 24982, 24983, 24984, 24985, 24986, 24987, 24988, 24989, 24990, 24991, 24992, 24993, 24994, 24995, 24996, 24997, 24998, 24999, 25000, 25001, 25002, 25003, 25004, 25005, 25006, 25007, 25008, 25009, 25010, 25011, 25012, 25013 ],
            "Tile_X0Y1_FrameStrobe": [ 25014, 25015, 25016, 25017, 25018, 25019, 25020, 25021, 25022, 25023, 25024, 25025, 25026, 25027, 25028, 25029, 25030, 25031, 25032, 25033 ],
            "Tile_X0Y1_N1END": [ 25034, 25035, 25036, 25037 ],
            "Tile_X0Y1_N2END": [ 25038, 25039, 25040, 25041, 25042, 25043, 25044, 25045 ],
            "Tile_X0Y1_N2MID": [ 25046, 25047, 25048, 25049, 25050, 25051, 25052, 25053 ],
            "Tile_X0Y1_N4END": [ 25054, 25055, 25056, 25057, 25058, 25059, 25060, 25061, 25062, 25063, 25064, 25065, 25066, 25067, 25068, 25069 ],
            "Tile_X0Y1_NN4END": [ 25070, 25071, 25072, 25073, 25074, 25075, 25076, 25077, 25078, 25079, 25080, 25081, 25082, 25083, 25084, 25085 ],
            "Tile_X0Y1_S1BEG": [ 25086, 25087, 25088, 25089 ],
            "Tile_X0Y1_S2BEG": [ 25090, 25091, 25092, 25093, 25094, 25095, 25096, 25097 ],
            "Tile_X0Y1_S2BEGb": [ 25098, 25099, 25100, 25101, 25102, 25103, 25104, 25105 ],
            "Tile_X0Y1_S4BEG": [ 25106, 25107, 25108, 25109, 25110, 25111, 25112, 25113, 25114, 25115, 25116, 25117, 25118, 25119, 25120, 25121 ],
            "Tile_X0Y1_SS4BEG": [ 25122, 25123, 25124, 25125, 25126, 25127, 25128, 25129, 25130, 25131, 25132, 25133, 25134, 25135, 25136, 25137 ],
            "Tile_X0Y1_UserCLK": [ 25138 ],
            "Tile_X0Y1_W1BEG": [ 22454, 22455, 22456, 22457 ],
            "Tile_X0Y1_W1END": [ 25139, 25140, 25141, 25142 ],
            "Tile_X0Y1_W2BEG": [ 22466, 22467, 22468, 22469, 22470, 22471, 22472, 22473 ],
            "Tile_X0Y1_W2BEGb": [ 22458, 22459, 22460, 22461, 22462, 22463, 22464, 22465 ],
            "Tile_X0Y1_W2END": [ 25143, 25144, 25145, 25146, 25147, 25148, 25149, 25150 ],
            "Tile_X0Y1_W2MID": [ 25151, 25152, 25153, 25154, 25155, 25156, 25157, 25158 ],
            "Tile_X0Y1_W6BEG": [ 22474, 22475, 22476, 22477, 22478, 22479, 22480, 22481, 22482, 22483, 22484, 22485 ],
            "Tile_X0Y1_W6END": [ 25159, 25160, 25161, 25162, 25163, 25164, 25165, 25166, 25167, 25168, 25169, 25170 ],
            "Tile_X0Y1_WW4BEG": [ 22486, 22487, 22488, 22489, 22490, 22491, 22492, 22493, 22494, 22495, 22496, 22497, 22498, 22499, 22500, 22501 ],
            "Tile_X0Y1_WW4END": [ 25171, 25172, 25173, 25174, 25175, 25176, 25177, 25178, 25179, 25180, 25181, 25182, 25183, 25184, 25185, 25186 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP": {
          "hide_name": 0,
          "type": "DSP",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_DSP",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9671.2-9745.2"
          },
          "port_directions": {
            "Tile_X0Y0_E1BEG": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2BEG": "output",
            "Tile_X0Y0_E2BEGb": "output",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6BEG": "output",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4BEG": "output",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_NN4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_SS4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W1END": "input",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W2END": "input",
            "Tile_X0Y0_W2MID": "input",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_W6END": "input",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y0_WW4END": "input",
            "Tile_X0Y1_E1BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2BEG": "output",
            "Tile_X0Y1_E2BEGb": "output",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6BEG": "output",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4BEG": "output",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_NN4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_SS4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W1END": "input",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W2END": "input",
            "Tile_X0Y1_W2MID": "input",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_W6END": "input",
            "Tile_X0Y1_WW4BEG": "output",
            "Tile_X0Y1_WW4END": "input",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "Tile_X0Y0_E1BEG": [ 25187, 25188, 25189, 25190 ],
            "Tile_X0Y0_E1END": [ 22502, 22503, 22504, 22505 ],
            "Tile_X0Y0_E2BEG": [ 25191, 25192, 25193, 25194, 25195, 25196, 25197, 25198 ],
            "Tile_X0Y0_E2BEGb": [ 25199, 25200, 25201, 25202, 25203, 25204, 25205, 25206 ],
            "Tile_X0Y0_E2END": [ 22514, 22515, 22516, 22517, 22518, 22519, 22520, 22521 ],
            "Tile_X0Y0_E2MID": [ 22506, 22507, 22508, 22509, 22510, 22511, 22512, 22513 ],
            "Tile_X0Y0_E6BEG": [ 25207, 25208, 25209, 25210, 25211, 25212, 25213, 25214, 25215, 25216, 25217, 25218 ],
            "Tile_X0Y0_E6END": [ 22522, 22523, 22524, 22525, 22526, 22527, 22528, 22529, 22530, 22531, 22532, 22533 ],
            "Tile_X0Y0_EE4BEG": [ 25219, 25220, 25221, 25222, 25223, 25224, 25225, 25226, 25227, 25228, 25229, 25230, 25231, 25232, 25233, 25234 ],
            "Tile_X0Y0_EE4END": [ 22534, 22535, 22536, 22537, 22538, 22539, 22540, 22541, 22542, 22543, 22544, 22545, 22546, 22547, 22548, 22549 ],
            "Tile_X0Y0_FrameData": [ 22550, 22551, 22552, 22553, 22554, 22555, 22556, 22557, 22558, 22559, 22560, 22561, 22562, 22563, 22564, 22565, 22566, 22567, 22568, 22569, 22570, 22571, 22572, 22573, 22574, 22575, 22576, 22577, 22578, 22579, 22580, 22581 ],
            "Tile_X0Y0_FrameData_O": [ 25235, 25236, 25237, 25238, 25239, 25240, 25241, 25242, 25243, 25244, 25245, 25246, 25247, 25248, 25249, 25250, 25251, 25252, 25253, 25254, 25255, 25256, 25257, 25258, 25259, 25260, 25261, 25262, 25263, 25264, 25265, 25266 ],
            "Tile_X0Y0_FrameStrobe_O": [ 25014, 25015, 25016, 25017, 25018, 25019, 25020, 25021, 25022, 25023, 25024, 25025, 25026, 25027, 25028, 25029, 25030, 25031, 25032, 25033 ],
            "Tile_X0Y0_N1BEG": [ 25034, 25035, 25036, 25037 ],
            "Tile_X0Y0_N2BEG": [ 25046, 25047, 25048, 25049, 25050, 25051, 25052, 25053 ],
            "Tile_X0Y0_N2BEGb": [ 25038, 25039, 25040, 25041, 25042, 25043, 25044, 25045 ],
            "Tile_X0Y0_N4BEG": [ 25054, 25055, 25056, 25057, 25058, 25059, 25060, 25061, 25062, 25063, 25064, 25065, 25066, 25067, 25068, 25069 ],
            "Tile_X0Y0_NN4BEG": [ 25070, 25071, 25072, 25073, 25074, 25075, 25076, 25077, 25078, 25079, 25080, 25081, 25082, 25083, 25084, 25085 ],
            "Tile_X0Y0_S1END": [ 25086, 25087, 25088, 25089 ],
            "Tile_X0Y0_S2END": [ 25098, 25099, 25100, 25101, 25102, 25103, 25104, 25105 ],
            "Tile_X0Y0_S2MID": [ 25090, 25091, 25092, 25093, 25094, 25095, 25096, 25097 ],
            "Tile_X0Y0_S4END": [ 25106, 25107, 25108, 25109, 25110, 25111, 25112, 25113, 25114, 25115, 25116, 25117, 25118, 25119, 25120, 25121 ],
            "Tile_X0Y0_SS4END": [ 25122, 25123, 25124, 25125, 25126, 25127, 25128, 25129, 25130, 25131, 25132, 25133, 25134, 25135, 25136, 25137 ],
            "Tile_X0Y0_UserCLKo": [ 25138 ],
            "Tile_X0Y0_W1BEG": [ 22582, 22583, 22584, 22585 ],
            "Tile_X0Y0_W1END": [ 25267, 25268, 25269, 25270 ],
            "Tile_X0Y0_W2BEG": [ 22594, 22595, 22596, 22597, 22598, 22599, 22600, 22601 ],
            "Tile_X0Y0_W2BEGb": [ 22586, 22587, 22588, 22589, 22590, 22591, 22592, 22593 ],
            "Tile_X0Y0_W2END": [ 25271, 25272, 25273, 25274, 25275, 25276, 25277, 25278 ],
            "Tile_X0Y0_W2MID": [ 25279, 25280, 25281, 25282, 25283, 25284, 25285, 25286 ],
            "Tile_X0Y0_W6BEG": [ 22602, 22603, 22604, 22605, 22606, 22607, 22608, 22609, 22610, 22611, 22612, 22613 ],
            "Tile_X0Y0_W6END": [ 25287, 25288, 25289, 25290, 25291, 25292, 25293, 25294, 25295, 25296, 25297, 25298 ],
            "Tile_X0Y0_WW4BEG": [ 22614, 22615, 22616, 22617, 22618, 22619, 22620, 22621, 22622, 22623, 22624, 22625, 22626, 22627, 22628, 22629 ],
            "Tile_X0Y0_WW4END": [ 25299, 25300, 25301, 25302, 25303, 25304, 25305, 25306, 25307, 25308, 25309, 25310, 25311, 25312, 25313, 25314 ],
            "Tile_X0Y1_E1BEG": [ 25315, 25316, 25317, 25318 ],
            "Tile_X0Y1_E1END": [ 19076, 19077, 19078, 19079 ],
            "Tile_X0Y1_E2BEG": [ 25319, 25320, 25321, 25322, 25323, 25324, 25325, 25326 ],
            "Tile_X0Y1_E2BEGb": [ 25327, 25328, 25329, 25330, 25331, 25332, 25333, 25334 ],
            "Tile_X0Y1_E2END": [ 19088, 19089, 19090, 19091, 19092, 19093, 19094, 19095 ],
            "Tile_X0Y1_E2MID": [ 19080, 19081, 19082, 19083, 19084, 19085, 19086, 19087 ],
            "Tile_X0Y1_E6BEG": [ 25335, 25336, 25337, 25338, 25339, 25340, 25341, 25342, 25343, 25344, 25345, 25346 ],
            "Tile_X0Y1_E6END": [ 19096, 19097, 19098, 19099, 19100, 19101, 19102, 19103, 19104, 19105, 19106, 19107 ],
            "Tile_X0Y1_EE4BEG": [ 25347, 25348, 25349, 25350, 25351, 25352, 25353, 25354, 25355, 25356, 25357, 25358, 25359, 25360, 25361, 25362 ],
            "Tile_X0Y1_EE4END": [ 19108, 19109, 19110, 19111, 19112, 19113, 19114, 19115, 19116, 19117, 19118, 19119, 19120, 19121, 19122, 19123 ],
            "Tile_X0Y1_FrameData": [ 19124, 19125, 19126, 19127, 19128, 19129, 19130, 19131, 19132, 19133, 19134, 19135, 19136, 19137, 19138, 19139, 19140, 19141, 19142, 19143, 19144, 19145, 19146, 19147, 19148, 19149, 19150, 19151, 19152, 19153, 19154, 19155 ],
            "Tile_X0Y1_FrameData_O": [ 25363, 25364, 25365, 25366, 25367, 25368, 25369, 25370, 25371, 25372, 25373, 25374, 25375, 25376, 25377, 25378, 25379, 25380, 25381, 25382, 25383, 25384, 25385, 25386, 25387, 25388, 25389, 25390, 25391, 25392, 25393, 25394 ],
            "Tile_X0Y1_FrameStrobe": [ 22856, 22857, 22858, 22859, 22860, 22861, 22862, 22863, 22864, 22865, 22866, 22867, 22868, 22869, 22870, 22871, 22872, 22873, 22874, 22875 ],
            "Tile_X0Y1_N1END": [ 22876, 22877, 22878, 22879 ],
            "Tile_X0Y1_N2END": [ 22888, 22889, 22890, 22891, 22892, 22893, 22894, 22895 ],
            "Tile_X0Y1_N2MID": [ 22880, 22881, 22882, 22883, 22884, 22885, 22886, 22887 ],
            "Tile_X0Y1_N4END": [ 22896, 22897, 22898, 22899, 22900, 22901, 22902, 22903, 22904, 22905, 22906, 22907, 22908, 22909, 22910, 22911 ],
            "Tile_X0Y1_NN4END": [ 22912, 22913, 22914, 22915, 22916, 22917, 22918, 22919, 22920, 22921, 22922, 22923, 22924, 22925, 22926, 22927 ],
            "Tile_X0Y1_S1BEG": [ 22928, 22929, 22930, 22931 ],
            "Tile_X0Y1_S2BEG": [ 22940, 22941, 22942, 22943, 22944, 22945, 22946, 22947 ],
            "Tile_X0Y1_S2BEGb": [ 22932, 22933, 22934, 22935, 22936, 22937, 22938, 22939 ],
            "Tile_X0Y1_S4BEG": [ 22948, 22949, 22950, 22951, 22952, 22953, 22954, 22955, 22956, 22957, 22958, 22959, 22960, 22961, 22962, 22963 ],
            "Tile_X0Y1_SS4BEG": [ 22964, 22965, 22966, 22967, 22968, 22969, 22970, 22971, 22972, 22973, 22974, 22975, 22976, 22977, 22978, 22979 ],
            "Tile_X0Y1_UserCLK": [ 22980 ],
            "Tile_X0Y1_W1BEG": [ 19406, 19407, 19408, 19409 ],
            "Tile_X0Y1_W1END": [ 25395, 25396, 25397, 25398 ],
            "Tile_X0Y1_W2BEG": [ 19418, 19419, 19420, 19421, 19422, 19423, 19424, 19425 ],
            "Tile_X0Y1_W2BEGb": [ 19410, 19411, 19412, 19413, 19414, 19415, 19416, 19417 ],
            "Tile_X0Y1_W2END": [ 25399, 25400, 25401, 25402, 25403, 25404, 25405, 25406 ],
            "Tile_X0Y1_W2MID": [ 25407, 25408, 25409, 25410, 25411, 25412, 25413, 25414 ],
            "Tile_X0Y1_W6BEG": [ 19426, 19427, 19428, 19429, 19430, 19431, 19432, 19433, 19434, 19435, 19436, 19437 ],
            "Tile_X0Y1_W6END": [ 25415, 25416, 25417, 25418, 25419, 25420, 25421, 25422, 25423, 25424, 25425, 25426 ],
            "Tile_X0Y1_WW4BEG": [ 19438, 19439, 19440, 19441, 19442, 19443, 19444, 19445, 19446, 19447, 19448, 19449, 19450, 19451, 19452, 19453 ],
            "Tile_X0Y1_WW4END": [ 25427, 25428, 25429, 25430, 25431, 25432, 25433, 25434, 25435, 25436, 25437, 25438, 25439, 25440, 25441, 25442 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single": {
          "hide_name": 0,
          "type": "N_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_N_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4267.15-4288.2"
          },
          "port_directions": {
            "Ci": "input",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 25443 ],
            "FrameStrobe": [ 25444, 25445, 25446, 25447, 25448, 25449, 25450, 25451, 25452, 25453, 25454, 25455, 25456, 25457, 25458, 25459, 25460, 25461, 25462, 25463 ],
            "FrameStrobe_O": [ 25464, 25465, 25466, 25467, 25468, 25469, 25470, 25471, 25472, 25473, 25474, 25475, 25476, 25477, 25478, 25479, 25480, 25481, 25482, 25483 ],
            "N1END": [ 25484, 25485, 25486, 25487 ],
            "N2END": [ 25488, 25489, 25490, 25491, 25492, 25493, 25494, 25495 ],
            "N2MID": [ 25496, 25497, 25498, 25499, 25500, 25501, 25502, 25503 ],
            "N4END": [ 25504, 25505, 25506, 25507, 25508, 25509, 25510, 25511, 25512, 25513, 25514, 25515, 25516, 25517, 25518, 25519 ],
            "NN4END": [ 25520, 25521, 25522, 25523, 25524, 25525, 25526, 25527, 25528, 25529, 25530, 25531, 25532, 25533, 25534, 25535 ],
            "S1BEG": [ 25536, 25537, 25538, 25539 ],
            "S2BEG": [ 25540, 25541, 25542, 25543, 25544, 25545, 25546, 25547 ],
            "S2BEGb": [ 25548, 25549, 25550, 25551, 25552, 25553, 25554, 25555 ],
            "S4BEG": [ 25556, 25557, 25558, 25559, 25560, 25561, 25562, 25563, 25564, 25565, 25566, 25567, 25568, 25569, 25570, 25571 ],
            "SS4BEG": [ 25572, 25573, 25574, 25575, 25576, 25577, 25578, 25579, 25580, 25581, 25582, 25583, 25584, 25585, 25586, 25587 ],
            "UserCLK": [ 25588 ],
            "UserCLKo": [ 25589 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10333.2-10387.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 25590 ],
            "Co": [ 25591 ],
            "E1BEG": [ 25592, 25593, 25594, 25595 ],
            "E1END": [ 25315, 25316, 25317, 25318 ],
            "E2BEG": [ 25596, 25597, 25598, 25599, 25600, 25601, 25602, 25603 ],
            "E2BEGb": [ 25604, 25605, 25606, 25607, 25608, 25609, 25610, 25611 ],
            "E2END": [ 25327, 25328, 25329, 25330, 25331, 25332, 25333, 25334 ],
            "E2MID": [ 25319, 25320, 25321, 25322, 25323, 25324, 25325, 25326 ],
            "E6BEG": [ 25612, 25613, 25614, 25615, 25616, 25617, 25618, 25619, 25620, 25621, 25622, 25623 ],
            "E6END": [ 25335, 25336, 25337, 25338, 25339, 25340, 25341, 25342, 25343, 25344, 25345, 25346 ],
            "EE4BEG": [ 25624, 25625, 25626, 25627, 25628, 25629, 25630, 25631, 25632, 25633, 25634, 25635, 25636, 25637, 25638, 25639 ],
            "EE4END": [ 25347, 25348, 25349, 25350, 25351, 25352, 25353, 25354, 25355, 25356, 25357, 25358, 25359, 25360, 25361, 25362 ],
            "FrameData": [ 25363, 25364, 25365, 25366, 25367, 25368, 25369, 25370, 25371, 25372, 25373, 25374, 25375, 25376, 25377, 25378, 25379, 25380, 25381, 25382, 25383, 25384, 25385, 25386, 25387, 25388, 25389, 25390, 25391, 25392, 25393, 25394 ],
            "FrameData_O": [ 25640, 25641, 25642, 25643, 25644, 25645, 25646, 25647, 25648, 25649, 25650, 25651, 25652, 25653, 25654, 25655, 25656, 25657, 25658, 25659, 25660, 25661, 25662, 25663, 25664, 25665, 25666, 25667, 25668, 25669, 25670, 25671 ],
            "FrameStrobe": [ 25672, 25673, 25674, 25675, 25676, 25677, 25678, 25679, 25680, 25681, 25682, 25683, 25684, 25685, 25686, 25687, 25688, 25689, 25690, 25691 ],
            "FrameStrobe_O": [ 25692, 25693, 25694, 25695, 25696, 25697, 25698, 25699, 25700, 25701, 25702, 25703, 25704, 25705, 25706, 25707, 25708, 25709, 25710, 25711 ],
            "N1BEG": [ 25712, 25713, 25714, 25715 ],
            "N1END": [ 25716, 25717, 25718, 25719 ],
            "N2BEG": [ 25720, 25721, 25722, 25723, 25724, 25725, 25726, 25727 ],
            "N2BEGb": [ 25728, 25729, 25730, 25731, 25732, 25733, 25734, 25735 ],
            "N2END": [ 25736, 25737, 25738, 25739, 25740, 25741, 25742, 25743 ],
            "N2MID": [ 25744, 25745, 25746, 25747, 25748, 25749, 25750, 25751 ],
            "N4BEG": [ 25752, 25753, 25754, 25755, 25756, 25757, 25758, 25759, 25760, 25761, 25762, 25763, 25764, 25765, 25766, 25767 ],
            "N4END": [ 25768, 25769, 25770, 25771, 25772, 25773, 25774, 25775, 25776, 25777, 25778, 25779, 25780, 25781, 25782, 25783 ],
            "NN4BEG": [ 25784, 25785, 25786, 25787, 25788, 25789, 25790, 25791, 25792, 25793, 25794, 25795, 25796, 25797, 25798, 25799 ],
            "NN4END": [ 25800, 25801, 25802, 25803, 25804, 25805, 25806, 25807, 25808, 25809, 25810, 25811, 25812, 25813, 25814, 25815 ],
            "S1BEG": [ 25816, 25817, 25818, 25819 ],
            "S1END": [ 25820, 25821, 25822, 25823 ],
            "S2BEG": [ 25824, 25825, 25826, 25827, 25828, 25829, 25830, 25831 ],
            "S2BEGb": [ 25832, 25833, 25834, 25835, 25836, 25837, 25838, 25839 ],
            "S2END": [ 25840, 25841, 25842, 25843, 25844, 25845, 25846, 25847 ],
            "S2MID": [ 25848, 25849, 25850, 25851, 25852, 25853, 25854, 25855 ],
            "S4BEG": [ 25856, 25857, 25858, 25859, 25860, 25861, 25862, 25863, 25864, 25865, 25866, 25867, 25868, 25869, 25870, 25871 ],
            "S4END": [ 25872, 25873, 25874, 25875, 25876, 25877, 25878, 25879, 25880, 25881, 25882, 25883, 25884, 25885, 25886, 25887 ],
            "SS4BEG": [ 25888, 25889, 25890, 25891, 25892, 25893, 25894, 25895, 25896, 25897, 25898, 25899, 25900, 25901, 25902, 25903 ],
            "SS4END": [ 25904, 25905, 25906, 25907, 25908, 25909, 25910, 25911, 25912, 25913, 25914, 25915, 25916, 25917, 25918, 25919 ],
            "UserCLK": [ 25920 ],
            "UserCLKo": [ 25921 ],
            "W1BEG": [ 25395, 25396, 25397, 25398 ],
            "W1END": [ 25922, 25923, 25924, 25925 ],
            "W2BEG": [ 25407, 25408, 25409, 25410, 25411, 25412, 25413, 25414 ],
            "W2BEGb": [ 25399, 25400, 25401, 25402, 25403, 25404, 25405, 25406 ],
            "W2END": [ 25926, 25927, 25928, 25929, 25930, 25931, 25932, 25933 ],
            "W2MID": [ 25934, 25935, 25936, 25937, 25938, 25939, 25940, 25941 ],
            "W6BEG": [ 25415, 25416, 25417, 25418, 25419, 25420, 25421, 25422, 25423, 25424, 25425, 25426 ],
            "W6END": [ 25942, 25943, 25944, 25945, 25946, 25947, 25948, 25949, 25950, 25951, 25952, 25953 ],
            "WW4BEG": [ 25427, 25428, 25429, 25430, 25431, 25432, 25433, 25434, 25435, 25436, 25437, 25438, 25439, 25440, 25441, 25442 ],
            "WW4END": [ 25954, 25955, 25956, 25957, 25958, 25959, 25960, 25961, 25962, 25963, 25964, 25965, 25966, 25967, 25968, 25969 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10996.2-11050.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 25970 ],
            "Co": [ 25590 ],
            "E1BEG": [ 25971, 25972, 25973, 25974 ],
            "E1END": [ 22776, 22777, 22778, 22779 ],
            "E2BEG": [ 25975, 25976, 25977, 25978, 25979, 25980, 25981, 25982 ],
            "E2BEGb": [ 25983, 25984, 25985, 25986, 25987, 25988, 25989, 25990 ],
            "E2END": [ 22788, 22789, 22790, 22791, 22792, 22793, 22794, 22795 ],
            "E2MID": [ 22780, 22781, 22782, 22783, 22784, 22785, 22786, 22787 ],
            "E6BEG": [ 25991, 25992, 25993, 25994, 25995, 25996, 25997, 25998, 25999, 26000, 26001, 26002 ],
            "E6END": [ 22796, 22797, 22798, 22799, 22800, 22801, 22802, 22803, 22804, 22805, 22806, 22807 ],
            "EE4BEG": [ 26003, 26004, 26005, 26006, 26007, 26008, 26009, 26010, 26011, 26012, 26013, 26014, 26015, 26016, 26017, 26018 ],
            "EE4END": [ 22808, 22809, 22810, 22811, 22812, 22813, 22814, 22815, 22816, 22817, 22818, 22819, 22820, 22821, 22822, 22823 ],
            "FrameData": [ 22824, 22825, 22826, 22827, 22828, 22829, 22830, 22831, 22832, 22833, 22834, 22835, 22836, 22837, 22838, 22839, 22840, 22841, 22842, 22843, 22844, 22845, 22846, 22847, 22848, 22849, 22850, 22851, 22852, 22853, 22854, 22855 ],
            "FrameData_O": [ 26019, 26020, 26021, 26022, 26023, 26024, 26025, 26026, 26027, 26028, 26029, 26030, 26031, 26032, 26033, 26034, 26035, 26036, 26037, 26038, 26039, 26040, 26041, 26042, 26043, 26044, 26045, 26046, 26047, 26048, 26049, 26050 ],
            "FrameStrobe": [ 26051, 26052, 26053, 26054, 26055, 26056, 26057, 26058, 26059, 26060, 26061, 26062, 26063, 26064, 26065, 26066, 26067, 26068, 26069, 26070 ],
            "FrameStrobe_O": [ 25672, 25673, 25674, 25675, 25676, 25677, 25678, 25679, 25680, 25681, 25682, 25683, 25684, 25685, 25686, 25687, 25688, 25689, 25690, 25691 ],
            "N1BEG": [ 25716, 25717, 25718, 25719 ],
            "N1END": [ 26071, 26072, 26073, 26074 ],
            "N2BEG": [ 25744, 25745, 25746, 25747, 25748, 25749, 25750, 25751 ],
            "N2BEGb": [ 25736, 25737, 25738, 25739, 25740, 25741, 25742, 25743 ],
            "N2END": [ 26075, 26076, 26077, 26078, 26079, 26080, 26081, 26082 ],
            "N2MID": [ 26083, 26084, 26085, 26086, 26087, 26088, 26089, 26090 ],
            "N4BEG": [ 25768, 25769, 25770, 25771, 25772, 25773, 25774, 25775, 25776, 25777, 25778, 25779, 25780, 25781, 25782, 25783 ],
            "N4END": [ 26091, 26092, 26093, 26094, 26095, 26096, 26097, 26098, 26099, 26100, 26101, 26102, 26103, 26104, 26105, 26106 ],
            "NN4BEG": [ 25800, 25801, 25802, 25803, 25804, 25805, 25806, 25807, 25808, 25809, 25810, 25811, 25812, 25813, 25814, 25815 ],
            "NN4END": [ 26107, 26108, 26109, 26110, 26111, 26112, 26113, 26114, 26115, 26116, 26117, 26118, 26119, 26120, 26121, 26122 ],
            "S1BEG": [ 26123, 26124, 26125, 26126 ],
            "S1END": [ 25816, 25817, 25818, 25819 ],
            "S2BEG": [ 26127, 26128, 26129, 26130, 26131, 26132, 26133, 26134 ],
            "S2BEGb": [ 26135, 26136, 26137, 26138, 26139, 26140, 26141, 26142 ],
            "S2END": [ 25832, 25833, 25834, 25835, 25836, 25837, 25838, 25839 ],
            "S2MID": [ 25824, 25825, 25826, 25827, 25828, 25829, 25830, 25831 ],
            "S4BEG": [ 26143, 26144, 26145, 26146, 26147, 26148, 26149, 26150, 26151, 26152, 26153, 26154, 26155, 26156, 26157, 26158 ],
            "S4END": [ 25856, 25857, 25858, 25859, 25860, 25861, 25862, 25863, 25864, 25865, 25866, 25867, 25868, 25869, 25870, 25871 ],
            "SS4BEG": [ 26159, 26160, 26161, 26162, 26163, 26164, 26165, 26166, 26167, 26168, 26169, 26170, 26171, 26172, 26173, 26174 ],
            "SS4END": [ 25888, 25889, 25890, 25891, 25892, 25893, 25894, 25895, 25896, 25897, 25898, 25899, 25900, 25901, 25902, 25903 ],
            "UserCLK": [ 26175 ],
            "UserCLKo": [ 25920 ],
            "W1BEG": [ 22981, 22982, 22983, 22984 ],
            "W1END": [ 26176, 26177, 26178, 26179 ],
            "W2BEG": [ 22993, 22994, 22995, 22996, 22997, 22998, 22999, 23000 ],
            "W2BEGb": [ 22985, 22986, 22987, 22988, 22989, 22990, 22991, 22992 ],
            "W2END": [ 26180, 26181, 26182, 26183, 26184, 26185, 26186, 26187 ],
            "W2MID": [ 26188, 26189, 26190, 26191, 26192, 26193, 26194, 26195 ],
            "W6BEG": [ 23001, 23002, 23003, 23004, 23005, 23006, 23007, 23008, 23009, 23010, 23011, 23012 ],
            "W6END": [ 26196, 26197, 26198, 26199, 26200, 26201, 26202, 26203, 26204, 26205, 26206, 26207 ],
            "WW4BEG": [ 23013, 23014, 23015, 23016, 23017, 23018, 23019, 23020, 23021, 23022, 23023, 23024, 23025, 23026, 23027, 23028 ],
            "WW4END": [ 26208, 26209, 26210, 26211, 26212, 26213, 26214, 26215, 26216, 26217, 26218, 26219, 26220, 26221, 26222, 26223 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11575.2-11629.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 26224 ],
            "Co": [ 25970 ],
            "E1BEG": [ 26225, 26226, 26227, 26228 ],
            "E1END": [ 23029, 23030, 23031, 23032 ],
            "E2BEG": [ 26229, 26230, 26231, 26232, 26233, 26234, 26235, 26236 ],
            "E2BEGb": [ 26237, 26238, 26239, 26240, 26241, 26242, 26243, 26244 ],
            "E2END": [ 23041, 23042, 23043, 23044, 23045, 23046, 23047, 23048 ],
            "E2MID": [ 23033, 23034, 23035, 23036, 23037, 23038, 23039, 23040 ],
            "E6BEG": [ 26245, 26246, 26247, 26248, 26249, 26250, 26251, 26252, 26253, 26254, 26255, 26256 ],
            "E6END": [ 23049, 23050, 23051, 23052, 23053, 23054, 23055, 23056, 23057, 23058, 23059, 23060 ],
            "EE4BEG": [ 26257, 26258, 26259, 26260, 26261, 26262, 26263, 26264, 26265, 26266, 26267, 26268, 26269, 26270, 26271, 26272 ],
            "EE4END": [ 23061, 23062, 23063, 23064, 23065, 23066, 23067, 23068, 23069, 23070, 23071, 23072, 23073, 23074, 23075, 23076 ],
            "FrameData": [ 23077, 23078, 23079, 23080, 23081, 23082, 23083, 23084, 23085, 23086, 23087, 23088, 23089, 23090, 23091, 23092, 23093, 23094, 23095, 23096, 23097, 23098, 23099, 23100, 23101, 23102, 23103, 23104, 23105, 23106, 23107, 23108 ],
            "FrameData_O": [ 26273, 26274, 26275, 26276, 26277, 26278, 26279, 26280, 26281, 26282, 26283, 26284, 26285, 26286, 26287, 26288, 26289, 26290, 26291, 26292, 26293, 26294, 26295, 26296, 26297, 26298, 26299, 26300, 26301, 26302, 26303, 26304 ],
            "FrameStrobe": [ 26305, 26306, 26307, 26308, 26309, 26310, 26311, 26312, 26313, 26314, 26315, 26316, 26317, 26318, 26319, 26320, 26321, 26322, 26323, 26324 ],
            "FrameStrobe_O": [ 26051, 26052, 26053, 26054, 26055, 26056, 26057, 26058, 26059, 26060, 26061, 26062, 26063, 26064, 26065, 26066, 26067, 26068, 26069, 26070 ],
            "N1BEG": [ 26071, 26072, 26073, 26074 ],
            "N1END": [ 26325, 26326, 26327, 26328 ],
            "N2BEG": [ 26083, 26084, 26085, 26086, 26087, 26088, 26089, 26090 ],
            "N2BEGb": [ 26075, 26076, 26077, 26078, 26079, 26080, 26081, 26082 ],
            "N2END": [ 26329, 26330, 26331, 26332, 26333, 26334, 26335, 26336 ],
            "N2MID": [ 26337, 26338, 26339, 26340, 26341, 26342, 26343, 26344 ],
            "N4BEG": [ 26091, 26092, 26093, 26094, 26095, 26096, 26097, 26098, 26099, 26100, 26101, 26102, 26103, 26104, 26105, 26106 ],
            "N4END": [ 26345, 26346, 26347, 26348, 26349, 26350, 26351, 26352, 26353, 26354, 26355, 26356, 26357, 26358, 26359, 26360 ],
            "NN4BEG": [ 26107, 26108, 26109, 26110, 26111, 26112, 26113, 26114, 26115, 26116, 26117, 26118, 26119, 26120, 26121, 26122 ],
            "NN4END": [ 26361, 26362, 26363, 26364, 26365, 26366, 26367, 26368, 26369, 26370, 26371, 26372, 26373, 26374, 26375, 26376 ],
            "S1BEG": [ 26377, 26378, 26379, 26380 ],
            "S1END": [ 26123, 26124, 26125, 26126 ],
            "S2BEG": [ 26381, 26382, 26383, 26384, 26385, 26386, 26387, 26388 ],
            "S2BEGb": [ 26389, 26390, 26391, 26392, 26393, 26394, 26395, 26396 ],
            "S2END": [ 26135, 26136, 26137, 26138, 26139, 26140, 26141, 26142 ],
            "S2MID": [ 26127, 26128, 26129, 26130, 26131, 26132, 26133, 26134 ],
            "S4BEG": [ 26397, 26398, 26399, 26400, 26401, 26402, 26403, 26404, 26405, 26406, 26407, 26408, 26409, 26410, 26411, 26412 ],
            "S4END": [ 26143, 26144, 26145, 26146, 26147, 26148, 26149, 26150, 26151, 26152, 26153, 26154, 26155, 26156, 26157, 26158 ],
            "SS4BEG": [ 26413, 26414, 26415, 26416, 26417, 26418, 26419, 26420, 26421, 26422, 26423, 26424, 26425, 26426, 26427, 26428 ],
            "SS4END": [ 26159, 26160, 26161, 26162, 26163, 26164, 26165, 26166, 26167, 26168, 26169, 26170, 26171, 26172, 26173, 26174 ],
            "UserCLK": [ 26429 ],
            "UserCLKo": [ 26175 ],
            "W1BEG": [ 23234, 23235, 23236, 23237 ],
            "W1END": [ 26430, 26431, 26432, 26433 ],
            "W2BEG": [ 23246, 23247, 23248, 23249, 23250, 23251, 23252, 23253 ],
            "W2BEGb": [ 23238, 23239, 23240, 23241, 23242, 23243, 23244, 23245 ],
            "W2END": [ 26434, 26435, 26436, 26437, 26438, 26439, 26440, 26441 ],
            "W2MID": [ 26442, 26443, 26444, 26445, 26446, 26447, 26448, 26449 ],
            "W6BEG": [ 23254, 23255, 23256, 23257, 23258, 23259, 23260, 23261, 23262, 23263, 23264, 23265 ],
            "W6END": [ 26450, 26451, 26452, 26453, 26454, 26455, 26456, 26457, 26458, 26459, 26460, 26461 ],
            "WW4BEG": [ 23266, 23267, 23268, 23269, 23270, 23271, 23272, 23273, 23274, 23275, 23276, 23277, 23278, 23279, 23280, 23281 ],
            "WW4END": [ 26462, 26463, 26464, 26465, 26466, 26467, 26468, 26469, 26470, 26471, 26472, 26473, 26474, 26475, 26476, 26477 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12238.2-12292.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 26478 ],
            "Co": [ 26224 ],
            "E1BEG": [ 26479, 26480, 26481, 26482 ],
            "E1END": [ 23282, 23283, 23284, 23285 ],
            "E2BEG": [ 26483, 26484, 26485, 26486, 26487, 26488, 26489, 26490 ],
            "E2BEGb": [ 26491, 26492, 26493, 26494, 26495, 26496, 26497, 26498 ],
            "E2END": [ 23294, 23295, 23296, 23297, 23298, 23299, 23300, 23301 ],
            "E2MID": [ 23286, 23287, 23288, 23289, 23290, 23291, 23292, 23293 ],
            "E6BEG": [ 26499, 26500, 26501, 26502, 26503, 26504, 26505, 26506, 26507, 26508, 26509, 26510 ],
            "E6END": [ 23302, 23303, 23304, 23305, 23306, 23307, 23308, 23309, 23310, 23311, 23312, 23313 ],
            "EE4BEG": [ 26511, 26512, 26513, 26514, 26515, 26516, 26517, 26518, 26519, 26520, 26521, 26522, 26523, 26524, 26525, 26526 ],
            "EE4END": [ 23314, 23315, 23316, 23317, 23318, 23319, 23320, 23321, 23322, 23323, 23324, 23325, 23326, 23327, 23328, 23329 ],
            "FrameData": [ 23330, 23331, 23332, 23333, 23334, 23335, 23336, 23337, 23338, 23339, 23340, 23341, 23342, 23343, 23344, 23345, 23346, 23347, 23348, 23349, 23350, 23351, 23352, 23353, 23354, 23355, 23356, 23357, 23358, 23359, 23360, 23361 ],
            "FrameData_O": [ 26527, 26528, 26529, 26530, 26531, 26532, 26533, 26534, 26535, 26536, 26537, 26538, 26539, 26540, 26541, 26542, 26543, 26544, 26545, 26546, 26547, 26548, 26549, 26550, 26551, 26552, 26553, 26554, 26555, 26556, 26557, 26558 ],
            "FrameStrobe": [ 26559, 26560, 26561, 26562, 26563, 26564, 26565, 26566, 26567, 26568, 26569, 26570, 26571, 26572, 26573, 26574, 26575, 26576, 26577, 26578 ],
            "FrameStrobe_O": [ 26305, 26306, 26307, 26308, 26309, 26310, 26311, 26312, 26313, 26314, 26315, 26316, 26317, 26318, 26319, 26320, 26321, 26322, 26323, 26324 ],
            "N1BEG": [ 26325, 26326, 26327, 26328 ],
            "N1END": [ 26579, 26580, 26581, 26582 ],
            "N2BEG": [ 26337, 26338, 26339, 26340, 26341, 26342, 26343, 26344 ],
            "N2BEGb": [ 26329, 26330, 26331, 26332, 26333, 26334, 26335, 26336 ],
            "N2END": [ 26583, 26584, 26585, 26586, 26587, 26588, 26589, 26590 ],
            "N2MID": [ 26591, 26592, 26593, 26594, 26595, 26596, 26597, 26598 ],
            "N4BEG": [ 26345, 26346, 26347, 26348, 26349, 26350, 26351, 26352, 26353, 26354, 26355, 26356, 26357, 26358, 26359, 26360 ],
            "N4END": [ 26599, 26600, 26601, 26602, 26603, 26604, 26605, 26606, 26607, 26608, 26609, 26610, 26611, 26612, 26613, 26614 ],
            "NN4BEG": [ 26361, 26362, 26363, 26364, 26365, 26366, 26367, 26368, 26369, 26370, 26371, 26372, 26373, 26374, 26375, 26376 ],
            "NN4END": [ 26615, 26616, 26617, 26618, 26619, 26620, 26621, 26622, 26623, 26624, 26625, 26626, 26627, 26628, 26629, 26630 ],
            "S1BEG": [ 26631, 26632, 26633, 26634 ],
            "S1END": [ 26377, 26378, 26379, 26380 ],
            "S2BEG": [ 26635, 26636, 26637, 26638, 26639, 26640, 26641, 26642 ],
            "S2BEGb": [ 26643, 26644, 26645, 26646, 26647, 26648, 26649, 26650 ],
            "S2END": [ 26389, 26390, 26391, 26392, 26393, 26394, 26395, 26396 ],
            "S2MID": [ 26381, 26382, 26383, 26384, 26385, 26386, 26387, 26388 ],
            "S4BEG": [ 26651, 26652, 26653, 26654, 26655, 26656, 26657, 26658, 26659, 26660, 26661, 26662, 26663, 26664, 26665, 26666 ],
            "S4END": [ 26397, 26398, 26399, 26400, 26401, 26402, 26403, 26404, 26405, 26406, 26407, 26408, 26409, 26410, 26411, 26412 ],
            "SS4BEG": [ 26667, 26668, 26669, 26670, 26671, 26672, 26673, 26674, 26675, 26676, 26677, 26678, 26679, 26680, 26681, 26682 ],
            "SS4END": [ 26413, 26414, 26415, 26416, 26417, 26418, 26419, 26420, 26421, 26422, 26423, 26424, 26425, 26426, 26427, 26428 ],
            "UserCLK": [ 26683 ],
            "UserCLKo": [ 26429 ],
            "W1BEG": [ 23362, 23363, 23364, 23365 ],
            "W1END": [ 26684, 26685, 26686, 26687 ],
            "W2BEG": [ 23374, 23375, 23376, 23377, 23378, 23379, 23380, 23381 ],
            "W2BEGb": [ 23366, 23367, 23368, 23369, 23370, 23371, 23372, 23373 ],
            "W2END": [ 26688, 26689, 26690, 26691, 26692, 26693, 26694, 26695 ],
            "W2MID": [ 26696, 26697, 26698, 26699, 26700, 26701, 26702, 26703 ],
            "W6BEG": [ 23382, 23383, 23384, 23385, 23386, 23387, 23388, 23389, 23390, 23391, 23392, 23393 ],
            "W6END": [ 26704, 26705, 26706, 26707, 26708, 26709, 26710, 26711, 26712, 26713, 26714, 26715 ],
            "WW4BEG": [ 23394, 23395, 23396, 23397, 23398, 23399, 23400, 23401, 23402, 23403, 23404, 23405, 23406, 23407, 23408, 23409 ],
            "WW4END": [ 26716, 26717, 26718, 26719, 26720, 26721, 26722, 26723, 26724, 26725, 26726, 26727, 26728, 26729, 26730, 26731 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12817.2-12871.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 26732 ],
            "Co": [ 26478 ],
            "E1BEG": [ 26733, 26734, 26735, 26736 ],
            "E1END": [ 23410, 23411, 23412, 23413 ],
            "E2BEG": [ 26737, 26738, 26739, 26740, 26741, 26742, 26743, 26744 ],
            "E2BEGb": [ 26745, 26746, 26747, 26748, 26749, 26750, 26751, 26752 ],
            "E2END": [ 23422, 23423, 23424, 23425, 23426, 23427, 23428, 23429 ],
            "E2MID": [ 23414, 23415, 23416, 23417, 23418, 23419, 23420, 23421 ],
            "E6BEG": [ 26753, 26754, 26755, 26756, 26757, 26758, 26759, 26760, 26761, 26762, 26763, 26764 ],
            "E6END": [ 23430, 23431, 23432, 23433, 23434, 23435, 23436, 23437, 23438, 23439, 23440, 23441 ],
            "EE4BEG": [ 26765, 26766, 26767, 26768, 26769, 26770, 26771, 26772, 26773, 26774, 26775, 26776, 26777, 26778, 26779, 26780 ],
            "EE4END": [ 23442, 23443, 23444, 23445, 23446, 23447, 23448, 23449, 23450, 23451, 23452, 23453, 23454, 23455, 23456, 23457 ],
            "FrameData": [ 23458, 23459, 23460, 23461, 23462, 23463, 23464, 23465, 23466, 23467, 23468, 23469, 23470, 23471, 23472, 23473, 23474, 23475, 23476, 23477, 23478, 23479, 23480, 23481, 23482, 23483, 23484, 23485, 23486, 23487, 23488, 23489 ],
            "FrameData_O": [ 26781, 26782, 26783, 26784, 26785, 26786, 26787, 26788, 26789, 26790, 26791, 26792, 26793, 26794, 26795, 26796, 26797, 26798, 26799, 26800, 26801, 26802, 26803, 26804, 26805, 26806, 26807, 26808, 26809, 26810, 26811, 26812 ],
            "FrameStrobe": [ 26813, 26814, 26815, 26816, 26817, 26818, 26819, 26820, 26821, 26822, 26823, 26824, 26825, 26826, 26827, 26828, 26829, 26830, 26831, 26832 ],
            "FrameStrobe_O": [ 26559, 26560, 26561, 26562, 26563, 26564, 26565, 26566, 26567, 26568, 26569, 26570, 26571, 26572, 26573, 26574, 26575, 26576, 26577, 26578 ],
            "N1BEG": [ 26579, 26580, 26581, 26582 ],
            "N1END": [ 26833, 26834, 26835, 26836 ],
            "N2BEG": [ 26591, 26592, 26593, 26594, 26595, 26596, 26597, 26598 ],
            "N2BEGb": [ 26583, 26584, 26585, 26586, 26587, 26588, 26589, 26590 ],
            "N2END": [ 26837, 26838, 26839, 26840, 26841, 26842, 26843, 26844 ],
            "N2MID": [ 26845, 26846, 26847, 26848, 26849, 26850, 26851, 26852 ],
            "N4BEG": [ 26599, 26600, 26601, 26602, 26603, 26604, 26605, 26606, 26607, 26608, 26609, 26610, 26611, 26612, 26613, 26614 ],
            "N4END": [ 26853, 26854, 26855, 26856, 26857, 26858, 26859, 26860, 26861, 26862, 26863, 26864, 26865, 26866, 26867, 26868 ],
            "NN4BEG": [ 26615, 26616, 26617, 26618, 26619, 26620, 26621, 26622, 26623, 26624, 26625, 26626, 26627, 26628, 26629, 26630 ],
            "NN4END": [ 26869, 26870, 26871, 26872, 26873, 26874, 26875, 26876, 26877, 26878, 26879, 26880, 26881, 26882, 26883, 26884 ],
            "S1BEG": [ 26885, 26886, 26887, 26888 ],
            "S1END": [ 26631, 26632, 26633, 26634 ],
            "S2BEG": [ 26889, 26890, 26891, 26892, 26893, 26894, 26895, 26896 ],
            "S2BEGb": [ 26897, 26898, 26899, 26900, 26901, 26902, 26903, 26904 ],
            "S2END": [ 26643, 26644, 26645, 26646, 26647, 26648, 26649, 26650 ],
            "S2MID": [ 26635, 26636, 26637, 26638, 26639, 26640, 26641, 26642 ],
            "S4BEG": [ 26905, 26906, 26907, 26908, 26909, 26910, 26911, 26912, 26913, 26914, 26915, 26916, 26917, 26918, 26919, 26920 ],
            "S4END": [ 26651, 26652, 26653, 26654, 26655, 26656, 26657, 26658, 26659, 26660, 26661, 26662, 26663, 26664, 26665, 26666 ],
            "SS4BEG": [ 26921, 26922, 26923, 26924, 26925, 26926, 26927, 26928, 26929, 26930, 26931, 26932, 26933, 26934, 26935, 26936 ],
            "SS4END": [ 26667, 26668, 26669, 26670, 26671, 26672, 26673, 26674, 26675, 26676, 26677, 26678, 26679, 26680, 26681, 26682 ],
            "UserCLK": [ 26937 ],
            "UserCLKo": [ 26683 ],
            "W1BEG": [ 23615, 23616, 23617, 23618 ],
            "W1END": [ 26938, 26939, 26940, 26941 ],
            "W2BEG": [ 23627, 23628, 23629, 23630, 23631, 23632, 23633, 23634 ],
            "W2BEGb": [ 23619, 23620, 23621, 23622, 23623, 23624, 23625, 23626 ],
            "W2END": [ 26942, 26943, 26944, 26945, 26946, 26947, 26948, 26949 ],
            "W2MID": [ 26950, 26951, 26952, 26953, 26954, 26955, 26956, 26957 ],
            "W6BEG": [ 23635, 23636, 23637, 23638, 23639, 23640, 23641, 23642, 23643, 23644, 23645, 23646 ],
            "W6END": [ 26958, 26959, 26960, 26961, 26962, 26963, 26964, 26965, 26966, 26967, 26968, 26969 ],
            "WW4BEG": [ 23647, 23648, 23649, 23650, 23651, 23652, 23653, 23654, 23655, 23656, 23657, 23658, 23659, 23660, 23661, 23662 ],
            "WW4END": [ 26970, 26971, 26972, 26973, 26974, 26975, 26976, 26977, 26978, 26979, 26980, 26981, 26982, 26983, 26984, 26985 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single": {
          "hide_name": 0,
          "type": "S_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_S_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13181.15-13202.2"
          },
          "port_directions": {
            "Co": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Co": [ 26732 ],
            "FrameStrobe": [ 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241 ],
            "FrameStrobe_O": [ 26813, 26814, 26815, 26816, 26817, 26818, 26819, 26820, 26821, 26822, 26823, 26824, 26825, 26826, 26827, 26828, 26829, 26830, 26831, 26832 ],
            "N1BEG": [ 26833, 26834, 26835, 26836 ],
            "N2BEG": [ 26845, 26846, 26847, 26848, 26849, 26850, 26851, 26852 ],
            "N2BEGb": [ 26837, 26838, 26839, 26840, 26841, 26842, 26843, 26844 ],
            "N4BEG": [ 26853, 26854, 26855, 26856, 26857, 26858, 26859, 26860, 26861, 26862, 26863, 26864, 26865, 26866, 26867, 26868 ],
            "NN4BEG": [ 26869, 26870, 26871, 26872, 26873, 26874, 26875, 26876, 26877, 26878, 26879, 26880, 26881, 26882, 26883, 26884 ],
            "S1END": [ 26885, 26886, 26887, 26888 ],
            "S2END": [ 26897, 26898, 26899, 26900, 26901, 26902, 26903, 26904 ],
            "S2MID": [ 26889, 26890, 26891, 26892, 26893, 26894, 26895, 26896 ],
            "S4END": [ 26905, 26906, 26907, 26908, 26909, 26910, 26911, 26912, 26913, 26914, 26915, 26916, 26917, 26918, 26919, 26920 ],
            "SS4END": [ 26921, 26922, 26923, 26924, 26925, 26926, 26927, 26928, 26929, 26930, 26931, 26932, 26933, 26934, 26935, 26936 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 26937 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4786.2-4840.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 26986 ],
            "Co": [ 25443 ],
            "E1BEG": [ 26987, 26988, 26989, 26990 ],
            "E1END": [ 23663, 23664, 23665, 23666 ],
            "E2BEG": [ 26991, 26992, 26993, 26994, 26995, 26996, 26997, 26998 ],
            "E2BEGb": [ 26999, 27000, 27001, 27002, 27003, 27004, 27005, 27006 ],
            "E2END": [ 23675, 23676, 23677, 23678, 23679, 23680, 23681, 23682 ],
            "E2MID": [ 23667, 23668, 23669, 23670, 23671, 23672, 23673, 23674 ],
            "E6BEG": [ 27007, 27008, 27009, 27010, 27011, 27012, 27013, 27014, 27015, 27016, 27017, 27018 ],
            "E6END": [ 23683, 23684, 23685, 23686, 23687, 23688, 23689, 23690, 23691, 23692, 23693, 23694 ],
            "EE4BEG": [ 27019, 27020, 27021, 27022, 27023, 27024, 27025, 27026, 27027, 27028, 27029, 27030, 27031, 27032, 27033, 27034 ],
            "EE4END": [ 23695, 23696, 23697, 23698, 23699, 23700, 23701, 23702, 23703, 23704, 23705, 23706, 23707, 23708, 23709, 23710 ],
            "FrameData": [ 23711, 23712, 23713, 23714, 23715, 23716, 23717, 23718, 23719, 23720, 23721, 23722, 23723, 23724, 23725, 23726, 23727, 23728, 23729, 23730, 23731, 23732, 23733, 23734, 23735, 23736, 23737, 23738, 23739, 23740, 23741, 23742 ],
            "FrameData_O": [ 27035, 27036, 27037, 27038, 27039, 27040, 27041, 27042, 27043, 27044, 27045, 27046, 27047, 27048, 27049, 27050, 27051, 27052, 27053, 27054, 27055, 27056, 27057, 27058, 27059, 27060, 27061, 27062, 27063, 27064, 27065, 27066 ],
            "FrameStrobe": [ 27067, 27068, 27069, 27070, 27071, 27072, 27073, 27074, 27075, 27076, 27077, 27078, 27079, 27080, 27081, 27082, 27083, 27084, 27085, 27086 ],
            "FrameStrobe_O": [ 25444, 25445, 25446, 25447, 25448, 25449, 25450, 25451, 25452, 25453, 25454, 25455, 25456, 25457, 25458, 25459, 25460, 25461, 25462, 25463 ],
            "N1BEG": [ 25484, 25485, 25486, 25487 ],
            "N1END": [ 27087, 27088, 27089, 27090 ],
            "N2BEG": [ 25496, 25497, 25498, 25499, 25500, 25501, 25502, 25503 ],
            "N2BEGb": [ 25488, 25489, 25490, 25491, 25492, 25493, 25494, 25495 ],
            "N2END": [ 27091, 27092, 27093, 27094, 27095, 27096, 27097, 27098 ],
            "N2MID": [ 27099, 27100, 27101, 27102, 27103, 27104, 27105, 27106 ],
            "N4BEG": [ 25504, 25505, 25506, 25507, 25508, 25509, 25510, 25511, 25512, 25513, 25514, 25515, 25516, 25517, 25518, 25519 ],
            "N4END": [ 27107, 27108, 27109, 27110, 27111, 27112, 27113, 27114, 27115, 27116, 27117, 27118, 27119, 27120, 27121, 27122 ],
            "NN4BEG": [ 25520, 25521, 25522, 25523, 25524, 25525, 25526, 25527, 25528, 25529, 25530, 25531, 25532, 25533, 25534, 25535 ],
            "NN4END": [ 27123, 27124, 27125, 27126, 27127, 27128, 27129, 27130, 27131, 27132, 27133, 27134, 27135, 27136, 27137, 27138 ],
            "S1BEG": [ 27139, 27140, 27141, 27142 ],
            "S1END": [ 25536, 25537, 25538, 25539 ],
            "S2BEG": [ 27143, 27144, 27145, 27146, 27147, 27148, 27149, 27150 ],
            "S2BEGb": [ 27151, 27152, 27153, 27154, 27155, 27156, 27157, 27158 ],
            "S2END": [ 25548, 25549, 25550, 25551, 25552, 25553, 25554, 25555 ],
            "S2MID": [ 25540, 25541, 25542, 25543, 25544, 25545, 25546, 25547 ],
            "S4BEG": [ 27159, 27160, 27161, 27162, 27163, 27164, 27165, 27166, 27167, 27168, 27169, 27170, 27171, 27172, 27173, 27174 ],
            "S4END": [ 25556, 25557, 25558, 25559, 25560, 25561, 25562, 25563, 25564, 25565, 25566, 25567, 25568, 25569, 25570, 25571 ],
            "SS4BEG": [ 27175, 27176, 27177, 27178, 27179, 27180, 27181, 27182, 27183, 27184, 27185, 27186, 27187, 27188, 27189, 27190 ],
            "SS4END": [ 25572, 25573, 25574, 25575, 25576, 25577, 25578, 25579, 25580, 25581, 25582, 25583, 25584, 25585, 25586, 25587 ],
            "UserCLK": [ 27191 ],
            "UserCLKo": [ 25588 ],
            "W1BEG": [ 23743, 23744, 23745, 23746 ],
            "W1END": [ 27192, 27193, 27194, 27195 ],
            "W2BEG": [ 23755, 23756, 23757, 23758, 23759, 23760, 23761, 23762 ],
            "W2BEGb": [ 23747, 23748, 23749, 23750, 23751, 23752, 23753, 23754 ],
            "W2END": [ 27196, 27197, 27198, 27199, 27200, 27201, 27202, 27203 ],
            "W2MID": [ 27204, 27205, 27206, 27207, 27208, 27209, 27210, 27211 ],
            "W6BEG": [ 23763, 23764, 23765, 23766, 23767, 23768, 23769, 23770, 23771, 23772, 23773, 23774 ],
            "W6END": [ 27212, 27213, 27214, 27215, 27216, 27217, 27218, 27219, 27220, 27221, 27222, 27223 ],
            "WW4BEG": [ 23775, 23776, 23777, 23778, 23779, 23780, 23781, 23782, 23783, 23784, 23785, 23786, 23787, 23788, 23789, 23790 ],
            "WW4END": [ 27224, 27225, 27226, 27227, 27228, 27229, 27230, 27231, 27232, 27233, 27234, 27235, 27236, 27237, 27238, 27239 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5365.2-5419.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 27240 ],
            "Co": [ 26986 ],
            "E1BEG": [ 27241, 27242, 27243, 27244 ],
            "E1END": [ 23791, 23792, 23793, 23794 ],
            "E2BEG": [ 27245, 27246, 27247, 27248, 27249, 27250, 27251, 27252 ],
            "E2BEGb": [ 27253, 27254, 27255, 27256, 27257, 27258, 27259, 27260 ],
            "E2END": [ 23803, 23804, 23805, 23806, 23807, 23808, 23809, 23810 ],
            "E2MID": [ 23795, 23796, 23797, 23798, 23799, 23800, 23801, 23802 ],
            "E6BEG": [ 27261, 27262, 27263, 27264, 27265, 27266, 27267, 27268, 27269, 27270, 27271, 27272 ],
            "E6END": [ 23811, 23812, 23813, 23814, 23815, 23816, 23817, 23818, 23819, 23820, 23821, 23822 ],
            "EE4BEG": [ 27273, 27274, 27275, 27276, 27277, 27278, 27279, 27280, 27281, 27282, 27283, 27284, 27285, 27286, 27287, 27288 ],
            "EE4END": [ 23823, 23824, 23825, 23826, 23827, 23828, 23829, 23830, 23831, 23832, 23833, 23834, 23835, 23836, 23837, 23838 ],
            "FrameData": [ 23839, 23840, 23841, 23842, 23843, 23844, 23845, 23846, 23847, 23848, 23849, 23850, 23851, 23852, 23853, 23854, 23855, 23856, 23857, 23858, 23859, 23860, 23861, 23862, 23863, 23864, 23865, 23866, 23867, 23868, 23869, 23870 ],
            "FrameData_O": [ 27289, 27290, 27291, 27292, 27293, 27294, 27295, 27296, 27297, 27298, 27299, 27300, 27301, 27302, 27303, 27304, 27305, 27306, 27307, 27308, 27309, 27310, 27311, 27312, 27313, 27314, 27315, 27316, 27317, 27318, 27319, 27320 ],
            "FrameStrobe": [ 27321, 27322, 27323, 27324, 27325, 27326, 27327, 27328, 27329, 27330, 27331, 27332, 27333, 27334, 27335, 27336, 27337, 27338, 27339, 27340 ],
            "FrameStrobe_O": [ 27067, 27068, 27069, 27070, 27071, 27072, 27073, 27074, 27075, 27076, 27077, 27078, 27079, 27080, 27081, 27082, 27083, 27084, 27085, 27086 ],
            "N1BEG": [ 27087, 27088, 27089, 27090 ],
            "N1END": [ 27341, 27342, 27343, 27344 ],
            "N2BEG": [ 27099, 27100, 27101, 27102, 27103, 27104, 27105, 27106 ],
            "N2BEGb": [ 27091, 27092, 27093, 27094, 27095, 27096, 27097, 27098 ],
            "N2END": [ 27345, 27346, 27347, 27348, 27349, 27350, 27351, 27352 ],
            "N2MID": [ 27353, 27354, 27355, 27356, 27357, 27358, 27359, 27360 ],
            "N4BEG": [ 27107, 27108, 27109, 27110, 27111, 27112, 27113, 27114, 27115, 27116, 27117, 27118, 27119, 27120, 27121, 27122 ],
            "N4END": [ 27361, 27362, 27363, 27364, 27365, 27366, 27367, 27368, 27369, 27370, 27371, 27372, 27373, 27374, 27375, 27376 ],
            "NN4BEG": [ 27123, 27124, 27125, 27126, 27127, 27128, 27129, 27130, 27131, 27132, 27133, 27134, 27135, 27136, 27137, 27138 ],
            "NN4END": [ 27377, 27378, 27379, 27380, 27381, 27382, 27383, 27384, 27385, 27386, 27387, 27388, 27389, 27390, 27391, 27392 ],
            "S1BEG": [ 27393, 27394, 27395, 27396 ],
            "S1END": [ 27139, 27140, 27141, 27142 ],
            "S2BEG": [ 27397, 27398, 27399, 27400, 27401, 27402, 27403, 27404 ],
            "S2BEGb": [ 27405, 27406, 27407, 27408, 27409, 27410, 27411, 27412 ],
            "S2END": [ 27151, 27152, 27153, 27154, 27155, 27156, 27157, 27158 ],
            "S2MID": [ 27143, 27144, 27145, 27146, 27147, 27148, 27149, 27150 ],
            "S4BEG": [ 27413, 27414, 27415, 27416, 27417, 27418, 27419, 27420, 27421, 27422, 27423, 27424, 27425, 27426, 27427, 27428 ],
            "S4END": [ 27159, 27160, 27161, 27162, 27163, 27164, 27165, 27166, 27167, 27168, 27169, 27170, 27171, 27172, 27173, 27174 ],
            "SS4BEG": [ 27429, 27430, 27431, 27432, 27433, 27434, 27435, 27436, 27437, 27438, 27439, 27440, 27441, 27442, 27443, 27444 ],
            "SS4END": [ 27175, 27176, 27177, 27178, 27179, 27180, 27181, 27182, 27183, 27184, 27185, 27186, 27187, 27188, 27189, 27190 ],
            "UserCLK": [ 27445 ],
            "UserCLKo": [ 27191 ],
            "W1BEG": [ 23996, 23997, 23998, 23999 ],
            "W1END": [ 27446, 27447, 27448, 27449 ],
            "W2BEG": [ 24008, 24009, 24010, 24011, 24012, 24013, 24014, 24015 ],
            "W2BEGb": [ 24000, 24001, 24002, 24003, 24004, 24005, 24006, 24007 ],
            "W2END": [ 27450, 27451, 27452, 27453, 27454, 27455, 27456, 27457 ],
            "W2MID": [ 27458, 27459, 27460, 27461, 27462, 27463, 27464, 27465 ],
            "W6BEG": [ 24016, 24017, 24018, 24019, 24020, 24021, 24022, 24023, 24024, 24025, 24026, 24027 ],
            "W6END": [ 27466, 27467, 27468, 27469, 27470, 27471, 27472, 27473, 27474, 27475, 27476, 27477 ],
            "WW4BEG": [ 24028, 24029, 24030, 24031, 24032, 24033, 24034, 24035, 24036, 24037, 24038, 24039, 24040, 24041, 24042, 24043 ],
            "WW4END": [ 27478, 27479, 27480, 27481, 27482, 27483, 27484, 27485, 27486, 27487, 27488, 27489, 27490, 27491, 27492, 27493 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6028.2-6082.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 27494 ],
            "Co": [ 27240 ],
            "E1BEG": [ 27495, 27496, 27497, 27498 ],
            "E1END": [ 24044, 24045, 24046, 24047 ],
            "E2BEG": [ 27499, 27500, 27501, 27502, 27503, 27504, 27505, 27506 ],
            "E2BEGb": [ 27507, 27508, 27509, 27510, 27511, 27512, 27513, 27514 ],
            "E2END": [ 24056, 24057, 24058, 24059, 24060, 24061, 24062, 24063 ],
            "E2MID": [ 24048, 24049, 24050, 24051, 24052, 24053, 24054, 24055 ],
            "E6BEG": [ 27515, 27516, 27517, 27518, 27519, 27520, 27521, 27522, 27523, 27524, 27525, 27526 ],
            "E6END": [ 24064, 24065, 24066, 24067, 24068, 24069, 24070, 24071, 24072, 24073, 24074, 24075 ],
            "EE4BEG": [ 27527, 27528, 27529, 27530, 27531, 27532, 27533, 27534, 27535, 27536, 27537, 27538, 27539, 27540, 27541, 27542 ],
            "EE4END": [ 24076, 24077, 24078, 24079, 24080, 24081, 24082, 24083, 24084, 24085, 24086, 24087, 24088, 24089, 24090, 24091 ],
            "FrameData": [ 24092, 24093, 24094, 24095, 24096, 24097, 24098, 24099, 24100, 24101, 24102, 24103, 24104, 24105, 24106, 24107, 24108, 24109, 24110, 24111, 24112, 24113, 24114, 24115, 24116, 24117, 24118, 24119, 24120, 24121, 24122, 24123 ],
            "FrameData_O": [ 27543, 27544, 27545, 27546, 27547, 27548, 27549, 27550, 27551, 27552, 27553, 27554, 27555, 27556, 27557, 27558, 27559, 27560, 27561, 27562, 27563, 27564, 27565, 27566, 27567, 27568, 27569, 27570, 27571, 27572, 27573, 27574 ],
            "FrameStrobe": [ 27575, 27576, 27577, 27578, 27579, 27580, 27581, 27582, 27583, 27584, 27585, 27586, 27587, 27588, 27589, 27590, 27591, 27592, 27593, 27594 ],
            "FrameStrobe_O": [ 27321, 27322, 27323, 27324, 27325, 27326, 27327, 27328, 27329, 27330, 27331, 27332, 27333, 27334, 27335, 27336, 27337, 27338, 27339, 27340 ],
            "N1BEG": [ 27341, 27342, 27343, 27344 ],
            "N1END": [ 27595, 27596, 27597, 27598 ],
            "N2BEG": [ 27353, 27354, 27355, 27356, 27357, 27358, 27359, 27360 ],
            "N2BEGb": [ 27345, 27346, 27347, 27348, 27349, 27350, 27351, 27352 ],
            "N2END": [ 27599, 27600, 27601, 27602, 27603, 27604, 27605, 27606 ],
            "N2MID": [ 27607, 27608, 27609, 27610, 27611, 27612, 27613, 27614 ],
            "N4BEG": [ 27361, 27362, 27363, 27364, 27365, 27366, 27367, 27368, 27369, 27370, 27371, 27372, 27373, 27374, 27375, 27376 ],
            "N4END": [ 27615, 27616, 27617, 27618, 27619, 27620, 27621, 27622, 27623, 27624, 27625, 27626, 27627, 27628, 27629, 27630 ],
            "NN4BEG": [ 27377, 27378, 27379, 27380, 27381, 27382, 27383, 27384, 27385, 27386, 27387, 27388, 27389, 27390, 27391, 27392 ],
            "NN4END": [ 27631, 27632, 27633, 27634, 27635, 27636, 27637, 27638, 27639, 27640, 27641, 27642, 27643, 27644, 27645, 27646 ],
            "S1BEG": [ 27647, 27648, 27649, 27650 ],
            "S1END": [ 27393, 27394, 27395, 27396 ],
            "S2BEG": [ 27651, 27652, 27653, 27654, 27655, 27656, 27657, 27658 ],
            "S2BEGb": [ 27659, 27660, 27661, 27662, 27663, 27664, 27665, 27666 ],
            "S2END": [ 27405, 27406, 27407, 27408, 27409, 27410, 27411, 27412 ],
            "S2MID": [ 27397, 27398, 27399, 27400, 27401, 27402, 27403, 27404 ],
            "S4BEG": [ 27667, 27668, 27669, 27670, 27671, 27672, 27673, 27674, 27675, 27676, 27677, 27678, 27679, 27680, 27681, 27682 ],
            "S4END": [ 27413, 27414, 27415, 27416, 27417, 27418, 27419, 27420, 27421, 27422, 27423, 27424, 27425, 27426, 27427, 27428 ],
            "SS4BEG": [ 27683, 27684, 27685, 27686, 27687, 27688, 27689, 27690, 27691, 27692, 27693, 27694, 27695, 27696, 27697, 27698 ],
            "SS4END": [ 27429, 27430, 27431, 27432, 27433, 27434, 27435, 27436, 27437, 27438, 27439, 27440, 27441, 27442, 27443, 27444 ],
            "UserCLK": [ 27699 ],
            "UserCLKo": [ 27445 ],
            "W1BEG": [ 24124, 24125, 24126, 24127 ],
            "W1END": [ 27700, 27701, 27702, 27703 ],
            "W2BEG": [ 24136, 24137, 24138, 24139, 24140, 24141, 24142, 24143 ],
            "W2BEGb": [ 24128, 24129, 24130, 24131, 24132, 24133, 24134, 24135 ],
            "W2END": [ 27704, 27705, 27706, 27707, 27708, 27709, 27710, 27711 ],
            "W2MID": [ 27712, 27713, 27714, 27715, 27716, 27717, 27718, 27719 ],
            "W6BEG": [ 24144, 24145, 24146, 24147, 24148, 24149, 24150, 24151, 24152, 24153, 24154, 24155 ],
            "W6END": [ 27720, 27721, 27722, 27723, 27724, 27725, 27726, 27727, 27728, 27729, 27730, 27731 ],
            "WW4BEG": [ 24156, 24157, 24158, 24159, 24160, 24161, 24162, 24163, 24164, 24165, 24166, 24167, 24168, 24169, 24170, 24171 ],
            "WW4END": [ 27732, 27733, 27734, 27735, 27736, 27737, 27738, 27739, 27740, 27741, 27742, 27743, 27744, 27745, 27746, 27747 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6607.2-6661.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 27748 ],
            "Co": [ 27494 ],
            "E1BEG": [ 27749, 27750, 27751, 27752 ],
            "E1END": [ 24172, 24173, 24174, 24175 ],
            "E2BEG": [ 27753, 27754, 27755, 27756, 27757, 27758, 27759, 27760 ],
            "E2BEGb": [ 27761, 27762, 27763, 27764, 27765, 27766, 27767, 27768 ],
            "E2END": [ 24184, 24185, 24186, 24187, 24188, 24189, 24190, 24191 ],
            "E2MID": [ 24176, 24177, 24178, 24179, 24180, 24181, 24182, 24183 ],
            "E6BEG": [ 27769, 27770, 27771, 27772, 27773, 27774, 27775, 27776, 27777, 27778, 27779, 27780 ],
            "E6END": [ 24192, 24193, 24194, 24195, 24196, 24197, 24198, 24199, 24200, 24201, 24202, 24203 ],
            "EE4BEG": [ 27781, 27782, 27783, 27784, 27785, 27786, 27787, 27788, 27789, 27790, 27791, 27792, 27793, 27794, 27795, 27796 ],
            "EE4END": [ 24204, 24205, 24206, 24207, 24208, 24209, 24210, 24211, 24212, 24213, 24214, 24215, 24216, 24217, 24218, 24219 ],
            "FrameData": [ 24220, 24221, 24222, 24223, 24224, 24225, 24226, 24227, 24228, 24229, 24230, 24231, 24232, 24233, 24234, 24235, 24236, 24237, 24238, 24239, 24240, 24241, 24242, 24243, 24244, 24245, 24246, 24247, 24248, 24249, 24250, 24251 ],
            "FrameData_O": [ 27797, 27798, 27799, 27800, 27801, 27802, 27803, 27804, 27805, 27806, 27807, 27808, 27809, 27810, 27811, 27812, 27813, 27814, 27815, 27816, 27817, 27818, 27819, 27820, 27821, 27822, 27823, 27824, 27825, 27826, 27827, 27828 ],
            "FrameStrobe": [ 27829, 27830, 27831, 27832, 27833, 27834, 27835, 27836, 27837, 27838, 27839, 27840, 27841, 27842, 27843, 27844, 27845, 27846, 27847, 27848 ],
            "FrameStrobe_O": [ 27575, 27576, 27577, 27578, 27579, 27580, 27581, 27582, 27583, 27584, 27585, 27586, 27587, 27588, 27589, 27590, 27591, 27592, 27593, 27594 ],
            "N1BEG": [ 27595, 27596, 27597, 27598 ],
            "N1END": [ 27849, 27850, 27851, 27852 ],
            "N2BEG": [ 27607, 27608, 27609, 27610, 27611, 27612, 27613, 27614 ],
            "N2BEGb": [ 27599, 27600, 27601, 27602, 27603, 27604, 27605, 27606 ],
            "N2END": [ 27853, 27854, 27855, 27856, 27857, 27858, 27859, 27860 ],
            "N2MID": [ 27861, 27862, 27863, 27864, 27865, 27866, 27867, 27868 ],
            "N4BEG": [ 27615, 27616, 27617, 27618, 27619, 27620, 27621, 27622, 27623, 27624, 27625, 27626, 27627, 27628, 27629, 27630 ],
            "N4END": [ 27869, 27870, 27871, 27872, 27873, 27874, 27875, 27876, 27877, 27878, 27879, 27880, 27881, 27882, 27883, 27884 ],
            "NN4BEG": [ 27631, 27632, 27633, 27634, 27635, 27636, 27637, 27638, 27639, 27640, 27641, 27642, 27643, 27644, 27645, 27646 ],
            "NN4END": [ 27885, 27886, 27887, 27888, 27889, 27890, 27891, 27892, 27893, 27894, 27895, 27896, 27897, 27898, 27899, 27900 ],
            "S1BEG": [ 27901, 27902, 27903, 27904 ],
            "S1END": [ 27647, 27648, 27649, 27650 ],
            "S2BEG": [ 27905, 27906, 27907, 27908, 27909, 27910, 27911, 27912 ],
            "S2BEGb": [ 27913, 27914, 27915, 27916, 27917, 27918, 27919, 27920 ],
            "S2END": [ 27659, 27660, 27661, 27662, 27663, 27664, 27665, 27666 ],
            "S2MID": [ 27651, 27652, 27653, 27654, 27655, 27656, 27657, 27658 ],
            "S4BEG": [ 27921, 27922, 27923, 27924, 27925, 27926, 27927, 27928, 27929, 27930, 27931, 27932, 27933, 27934, 27935, 27936 ],
            "S4END": [ 27667, 27668, 27669, 27670, 27671, 27672, 27673, 27674, 27675, 27676, 27677, 27678, 27679, 27680, 27681, 27682 ],
            "SS4BEG": [ 27937, 27938, 27939, 27940, 27941, 27942, 27943, 27944, 27945, 27946, 27947, 27948, 27949, 27950, 27951, 27952 ],
            "SS4END": [ 27683, 27684, 27685, 27686, 27687, 27688, 27689, 27690, 27691, 27692, 27693, 27694, 27695, 27696, 27697, 27698 ],
            "UserCLK": [ 27953 ],
            "UserCLKo": [ 27699 ],
            "W1BEG": [ 24377, 24378, 24379, 24380 ],
            "W1END": [ 27954, 27955, 27956, 27957 ],
            "W2BEG": [ 24389, 24390, 24391, 24392, 24393, 24394, 24395, 24396 ],
            "W2BEGb": [ 24381, 24382, 24383, 24384, 24385, 24386, 24387, 24388 ],
            "W2END": [ 27958, 27959, 27960, 27961, 27962, 27963, 27964, 27965 ],
            "W2MID": [ 27966, 27967, 27968, 27969, 27970, 27971, 27972, 27973 ],
            "W6BEG": [ 24397, 24398, 24399, 24400, 24401, 24402, 24403, 24404, 24405, 24406, 24407, 24408 ],
            "W6END": [ 27974, 27975, 27976, 27977, 27978, 27979, 27980, 27981, 27982, 27983, 27984, 27985 ],
            "WW4BEG": [ 24409, 24410, 24411, 24412, 24413, 24414, 24415, 24416, 24417, 24418, 24419, 24420, 24421, 24422, 24423, 24424 ],
            "WW4END": [ 27986, 27987, 27988, 27989, 27990, 27991, 27992, 27993, 27994, 27995, 27996, 27997, 27998, 27999, 28000, 28001 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7270.2-7324.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 28002 ],
            "Co": [ 27748 ],
            "E1BEG": [ 28003, 28004, 28005, 28006 ],
            "E1END": [ 24425, 24426, 24427, 24428 ],
            "E2BEG": [ 28007, 28008, 28009, 28010, 28011, 28012, 28013, 28014 ],
            "E2BEGb": [ 28015, 28016, 28017, 28018, 28019, 28020, 28021, 28022 ],
            "E2END": [ 24437, 24438, 24439, 24440, 24441, 24442, 24443, 24444 ],
            "E2MID": [ 24429, 24430, 24431, 24432, 24433, 24434, 24435, 24436 ],
            "E6BEG": [ 28023, 28024, 28025, 28026, 28027, 28028, 28029, 28030, 28031, 28032, 28033, 28034 ],
            "E6END": [ 24445, 24446, 24447, 24448, 24449, 24450, 24451, 24452, 24453, 24454, 24455, 24456 ],
            "EE4BEG": [ 28035, 28036, 28037, 28038, 28039, 28040, 28041, 28042, 28043, 28044, 28045, 28046, 28047, 28048, 28049, 28050 ],
            "EE4END": [ 24457, 24458, 24459, 24460, 24461, 24462, 24463, 24464, 24465, 24466, 24467, 24468, 24469, 24470, 24471, 24472 ],
            "FrameData": [ 24473, 24474, 24475, 24476, 24477, 24478, 24479, 24480, 24481, 24482, 24483, 24484, 24485, 24486, 24487, 24488, 24489, 24490, 24491, 24492, 24493, 24494, 24495, 24496, 24497, 24498, 24499, 24500, 24501, 24502, 24503, 24504 ],
            "FrameData_O": [ 28051, 28052, 28053, 28054, 28055, 28056, 28057, 28058, 28059, 28060, 28061, 28062, 28063, 28064, 28065, 28066, 28067, 28068, 28069, 28070, 28071, 28072, 28073, 28074, 28075, 28076, 28077, 28078, 28079, 28080, 28081, 28082 ],
            "FrameStrobe": [ 28083, 28084, 28085, 28086, 28087, 28088, 28089, 28090, 28091, 28092, 28093, 28094, 28095, 28096, 28097, 28098, 28099, 28100, 28101, 28102 ],
            "FrameStrobe_O": [ 27829, 27830, 27831, 27832, 27833, 27834, 27835, 27836, 27837, 27838, 27839, 27840, 27841, 27842, 27843, 27844, 27845, 27846, 27847, 27848 ],
            "N1BEG": [ 27849, 27850, 27851, 27852 ],
            "N1END": [ 28103, 28104, 28105, 28106 ],
            "N2BEG": [ 27861, 27862, 27863, 27864, 27865, 27866, 27867, 27868 ],
            "N2BEGb": [ 27853, 27854, 27855, 27856, 27857, 27858, 27859, 27860 ],
            "N2END": [ 28107, 28108, 28109, 28110, 28111, 28112, 28113, 28114 ],
            "N2MID": [ 28115, 28116, 28117, 28118, 28119, 28120, 28121, 28122 ],
            "N4BEG": [ 27869, 27870, 27871, 27872, 27873, 27874, 27875, 27876, 27877, 27878, 27879, 27880, 27881, 27882, 27883, 27884 ],
            "N4END": [ 28123, 28124, 28125, 28126, 28127, 28128, 28129, 28130, 28131, 28132, 28133, 28134, 28135, 28136, 28137, 28138 ],
            "NN4BEG": [ 27885, 27886, 27887, 27888, 27889, 27890, 27891, 27892, 27893, 27894, 27895, 27896, 27897, 27898, 27899, 27900 ],
            "NN4END": [ 28139, 28140, 28141, 28142, 28143, 28144, 28145, 28146, 28147, 28148, 28149, 28150, 28151, 28152, 28153, 28154 ],
            "S1BEG": [ 28155, 28156, 28157, 28158 ],
            "S1END": [ 27901, 27902, 27903, 27904 ],
            "S2BEG": [ 28159, 28160, 28161, 28162, 28163, 28164, 28165, 28166 ],
            "S2BEGb": [ 28167, 28168, 28169, 28170, 28171, 28172, 28173, 28174 ],
            "S2END": [ 27913, 27914, 27915, 27916, 27917, 27918, 27919, 27920 ],
            "S2MID": [ 27905, 27906, 27907, 27908, 27909, 27910, 27911, 27912 ],
            "S4BEG": [ 28175, 28176, 28177, 28178, 28179, 28180, 28181, 28182, 28183, 28184, 28185, 28186, 28187, 28188, 28189, 28190 ],
            "S4END": [ 27921, 27922, 27923, 27924, 27925, 27926, 27927, 27928, 27929, 27930, 27931, 27932, 27933, 27934, 27935, 27936 ],
            "SS4BEG": [ 28191, 28192, 28193, 28194, 28195, 28196, 28197, 28198, 28199, 28200, 28201, 28202, 28203, 28204, 28205, 28206 ],
            "SS4END": [ 27937, 27938, 27939, 27940, 27941, 27942, 27943, 27944, 27945, 27946, 27947, 27948, 27949, 27950, 27951, 27952 ],
            "UserCLK": [ 28207 ],
            "UserCLKo": [ 27953 ],
            "W1BEG": [ 24505, 24506, 24507, 24508 ],
            "W1END": [ 28208, 28209, 28210, 28211 ],
            "W2BEG": [ 24517, 24518, 24519, 24520, 24521, 24522, 24523, 24524 ],
            "W2BEGb": [ 24509, 24510, 24511, 24512, 24513, 24514, 24515, 24516 ],
            "W2END": [ 28212, 28213, 28214, 28215, 28216, 28217, 28218, 28219 ],
            "W2MID": [ 28220, 28221, 28222, 28223, 28224, 28225, 28226, 28227 ],
            "W6BEG": [ 24525, 24526, 24527, 24528, 24529, 24530, 24531, 24532, 24533, 24534, 24535, 24536 ],
            "W6END": [ 28228, 28229, 28230, 28231, 28232, 28233, 28234, 28235, 28236, 28237, 28238, 28239 ],
            "WW4BEG": [ 24537, 24538, 24539, 24540, 24541, 24542, 24543, 24544, 24545, 24546, 24547, 24548, 24549, 24550, 24551, 24552 ],
            "WW4END": [ 28240, 28241, 28242, 28243, 28244, 28245, 28246, 28247, 28248, 28249, 28250, 28251, 28252, 28253, 28254, 28255 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7849.2-7903.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 28256 ],
            "Co": [ 28002 ],
            "E1BEG": [ 28257, 28258, 28259, 28260 ],
            "E1END": [ 24553, 24554, 24555, 24556 ],
            "E2BEG": [ 28261, 28262, 28263, 28264, 28265, 28266, 28267, 28268 ],
            "E2BEGb": [ 28269, 28270, 28271, 28272, 28273, 28274, 28275, 28276 ],
            "E2END": [ 24565, 24566, 24567, 24568, 24569, 24570, 24571, 24572 ],
            "E2MID": [ 24557, 24558, 24559, 24560, 24561, 24562, 24563, 24564 ],
            "E6BEG": [ 28277, 28278, 28279, 28280, 28281, 28282, 28283, 28284, 28285, 28286, 28287, 28288 ],
            "E6END": [ 24573, 24574, 24575, 24576, 24577, 24578, 24579, 24580, 24581, 24582, 24583, 24584 ],
            "EE4BEG": [ 28289, 28290, 28291, 28292, 28293, 28294, 28295, 28296, 28297, 28298, 28299, 28300, 28301, 28302, 28303, 28304 ],
            "EE4END": [ 24585, 24586, 24587, 24588, 24589, 24590, 24591, 24592, 24593, 24594, 24595, 24596, 24597, 24598, 24599, 24600 ],
            "FrameData": [ 24601, 24602, 24603, 24604, 24605, 24606, 24607, 24608, 24609, 24610, 24611, 24612, 24613, 24614, 24615, 24616, 24617, 24618, 24619, 24620, 24621, 24622, 24623, 24624, 24625, 24626, 24627, 24628, 24629, 24630, 24631, 24632 ],
            "FrameData_O": [ 28305, 28306, 28307, 28308, 28309, 28310, 28311, 28312, 28313, 28314, 28315, 28316, 28317, 28318, 28319, 28320, 28321, 28322, 28323, 28324, 28325, 28326, 28327, 28328, 28329, 28330, 28331, 28332, 28333, 28334, 28335, 28336 ],
            "FrameStrobe": [ 28337, 28338, 28339, 28340, 28341, 28342, 28343, 28344, 28345, 28346, 28347, 28348, 28349, 28350, 28351, 28352, 28353, 28354, 28355, 28356 ],
            "FrameStrobe_O": [ 28083, 28084, 28085, 28086, 28087, 28088, 28089, 28090, 28091, 28092, 28093, 28094, 28095, 28096, 28097, 28098, 28099, 28100, 28101, 28102 ],
            "N1BEG": [ 28103, 28104, 28105, 28106 ],
            "N1END": [ 28357, 28358, 28359, 28360 ],
            "N2BEG": [ 28115, 28116, 28117, 28118, 28119, 28120, 28121, 28122 ],
            "N2BEGb": [ 28107, 28108, 28109, 28110, 28111, 28112, 28113, 28114 ],
            "N2END": [ 28361, 28362, 28363, 28364, 28365, 28366, 28367, 28368 ],
            "N2MID": [ 28369, 28370, 28371, 28372, 28373, 28374, 28375, 28376 ],
            "N4BEG": [ 28123, 28124, 28125, 28126, 28127, 28128, 28129, 28130, 28131, 28132, 28133, 28134, 28135, 28136, 28137, 28138 ],
            "N4END": [ 28377, 28378, 28379, 28380, 28381, 28382, 28383, 28384, 28385, 28386, 28387, 28388, 28389, 28390, 28391, 28392 ],
            "NN4BEG": [ 28139, 28140, 28141, 28142, 28143, 28144, 28145, 28146, 28147, 28148, 28149, 28150, 28151, 28152, 28153, 28154 ],
            "NN4END": [ 28393, 28394, 28395, 28396, 28397, 28398, 28399, 28400, 28401, 28402, 28403, 28404, 28405, 28406, 28407, 28408 ],
            "S1BEG": [ 28409, 28410, 28411, 28412 ],
            "S1END": [ 28155, 28156, 28157, 28158 ],
            "S2BEG": [ 28413, 28414, 28415, 28416, 28417, 28418, 28419, 28420 ],
            "S2BEGb": [ 28421, 28422, 28423, 28424, 28425, 28426, 28427, 28428 ],
            "S2END": [ 28167, 28168, 28169, 28170, 28171, 28172, 28173, 28174 ],
            "S2MID": [ 28159, 28160, 28161, 28162, 28163, 28164, 28165, 28166 ],
            "S4BEG": [ 28429, 28430, 28431, 28432, 28433, 28434, 28435, 28436, 28437, 28438, 28439, 28440, 28441, 28442, 28443, 28444 ],
            "S4END": [ 28175, 28176, 28177, 28178, 28179, 28180, 28181, 28182, 28183, 28184, 28185, 28186, 28187, 28188, 28189, 28190 ],
            "SS4BEG": [ 28445, 28446, 28447, 28448, 28449, 28450, 28451, 28452, 28453, 28454, 28455, 28456, 28457, 28458, 28459, 28460 ],
            "SS4END": [ 28191, 28192, 28193, 28194, 28195, 28196, 28197, 28198, 28199, 28200, 28201, 28202, 28203, 28204, 28205, 28206 ],
            "UserCLK": [ 28461 ],
            "UserCLKo": [ 28207 ],
            "W1BEG": [ 24758, 24759, 24760, 24761 ],
            "W1END": [ 28462, 28463, 28464, 28465 ],
            "W2BEG": [ 24770, 24771, 24772, 24773, 24774, 24775, 24776, 24777 ],
            "W2BEGb": [ 24762, 24763, 24764, 24765, 24766, 24767, 24768, 24769 ],
            "W2END": [ 28466, 28467, 28468, 28469, 28470, 28471, 28472, 28473 ],
            "W2MID": [ 28474, 28475, 28476, 28477, 28478, 28479, 28480, 28481 ],
            "W6BEG": [ 24778, 24779, 24780, 24781, 24782, 24783, 24784, 24785, 24786, 24787, 24788, 24789 ],
            "W6END": [ 28482, 28483, 28484, 28485, 28486, 28487, 28488, 28489, 28490, 28491, 28492, 28493 ],
            "WW4BEG": [ 24790, 24791, 24792, 24793, 24794, 24795, 24796, 24797, 24798, 24799, 24800, 24801, 24802, 24803, 24804, 24805 ],
            "WW4END": [ 28494, 28495, 28496, 28497, 28498, 28499, 28500, 28501, 28502, 28503, 28504, 28505, 28506, 28507, 28508, 28509 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8512.2-8566.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 28510 ],
            "Co": [ 28256 ],
            "E1BEG": [ 28511, 28512, 28513, 28514 ],
            "E1END": [ 24806, 24807, 24808, 24809 ],
            "E2BEG": [ 28515, 28516, 28517, 28518, 28519, 28520, 28521, 28522 ],
            "E2BEGb": [ 28523, 28524, 28525, 28526, 28527, 28528, 28529, 28530 ],
            "E2END": [ 24818, 24819, 24820, 24821, 24822, 24823, 24824, 24825 ],
            "E2MID": [ 24810, 24811, 24812, 24813, 24814, 24815, 24816, 24817 ],
            "E6BEG": [ 28531, 28532, 28533, 28534, 28535, 28536, 28537, 28538, 28539, 28540, 28541, 28542 ],
            "E6END": [ 24826, 24827, 24828, 24829, 24830, 24831, 24832, 24833, 24834, 24835, 24836, 24837 ],
            "EE4BEG": [ 28543, 28544, 28545, 28546, 28547, 28548, 28549, 28550, 28551, 28552, 28553, 28554, 28555, 28556, 28557, 28558 ],
            "EE4END": [ 24838, 24839, 24840, 24841, 24842, 24843, 24844, 24845, 24846, 24847, 24848, 24849, 24850, 24851, 24852, 24853 ],
            "FrameData": [ 24854, 24855, 24856, 24857, 24858, 24859, 24860, 24861, 24862, 24863, 24864, 24865, 24866, 24867, 24868, 24869, 24870, 24871, 24872, 24873, 24874, 24875, 24876, 24877, 24878, 24879, 24880, 24881, 24882, 24883, 24884, 24885 ],
            "FrameData_O": [ 28559, 28560, 28561, 28562, 28563, 28564, 28565, 28566, 28567, 28568, 28569, 28570, 28571, 28572, 28573, 28574, 28575, 28576, 28577, 28578, 28579, 28580, 28581, 28582, 28583, 28584, 28585, 28586, 28587, 28588, 28589, 28590 ],
            "FrameStrobe": [ 28591, 28592, 28593, 28594, 28595, 28596, 28597, 28598, 28599, 28600, 28601, 28602, 28603, 28604, 28605, 28606, 28607, 28608, 28609, 28610 ],
            "FrameStrobe_O": [ 28337, 28338, 28339, 28340, 28341, 28342, 28343, 28344, 28345, 28346, 28347, 28348, 28349, 28350, 28351, 28352, 28353, 28354, 28355, 28356 ],
            "N1BEG": [ 28357, 28358, 28359, 28360 ],
            "N1END": [ 28611, 28612, 28613, 28614 ],
            "N2BEG": [ 28369, 28370, 28371, 28372, 28373, 28374, 28375, 28376 ],
            "N2BEGb": [ 28361, 28362, 28363, 28364, 28365, 28366, 28367, 28368 ],
            "N2END": [ 28615, 28616, 28617, 28618, 28619, 28620, 28621, 28622 ],
            "N2MID": [ 28623, 28624, 28625, 28626, 28627, 28628, 28629, 28630 ],
            "N4BEG": [ 28377, 28378, 28379, 28380, 28381, 28382, 28383, 28384, 28385, 28386, 28387, 28388, 28389, 28390, 28391, 28392 ],
            "N4END": [ 28631, 28632, 28633, 28634, 28635, 28636, 28637, 28638, 28639, 28640, 28641, 28642, 28643, 28644, 28645, 28646 ],
            "NN4BEG": [ 28393, 28394, 28395, 28396, 28397, 28398, 28399, 28400, 28401, 28402, 28403, 28404, 28405, 28406, 28407, 28408 ],
            "NN4END": [ 28647, 28648, 28649, 28650, 28651, 28652, 28653, 28654, 28655, 28656, 28657, 28658, 28659, 28660, 28661, 28662 ],
            "S1BEG": [ 28663, 28664, 28665, 28666 ],
            "S1END": [ 28409, 28410, 28411, 28412 ],
            "S2BEG": [ 28667, 28668, 28669, 28670, 28671, 28672, 28673, 28674 ],
            "S2BEGb": [ 28675, 28676, 28677, 28678, 28679, 28680, 28681, 28682 ],
            "S2END": [ 28421, 28422, 28423, 28424, 28425, 28426, 28427, 28428 ],
            "S2MID": [ 28413, 28414, 28415, 28416, 28417, 28418, 28419, 28420 ],
            "S4BEG": [ 28683, 28684, 28685, 28686, 28687, 28688, 28689, 28690, 28691, 28692, 28693, 28694, 28695, 28696, 28697, 28698 ],
            "S4END": [ 28429, 28430, 28431, 28432, 28433, 28434, 28435, 28436, 28437, 28438, 28439, 28440, 28441, 28442, 28443, 28444 ],
            "SS4BEG": [ 28699, 28700, 28701, 28702, 28703, 28704, 28705, 28706, 28707, 28708, 28709, 28710, 28711, 28712, 28713, 28714 ],
            "SS4END": [ 28445, 28446, 28447, 28448, 28449, 28450, 28451, 28452, 28453, 28454, 28455, 28456, 28457, 28458, 28459, 28460 ],
            "UserCLK": [ 28715 ],
            "UserCLKo": [ 28461 ],
            "W1BEG": [ 24886, 24887, 24888, 24889 ],
            "W1END": [ 28716, 28717, 28718, 28719 ],
            "W2BEG": [ 24898, 24899, 24900, 24901, 24902, 24903, 24904, 24905 ],
            "W2BEGb": [ 24890, 24891, 24892, 24893, 24894, 24895, 24896, 24897 ],
            "W2END": [ 28720, 28721, 28722, 28723, 28724, 28725, 28726, 28727 ],
            "W2MID": [ 28728, 28729, 28730, 28731, 28732, 28733, 28734, 28735 ],
            "W6BEG": [ 24906, 24907, 24908, 24909, 24910, 24911, 24912, 24913, 24914, 24915, 24916, 24917 ],
            "W6END": [ 28736, 28737, 28738, 28739, 28740, 28741, 28742, 28743, 28744, 28745, 28746, 28747 ],
            "WW4BEG": [ 24918, 24919, 24920, 24921, 24922, 24923, 24924, 24925, 24926, 24927, 24928, 24929, 24930, 24931, 24932, 24933 ],
            "WW4END": [ 28748, 28749, 28750, 28751, 28752, 28753, 28754, 28755, 28756, 28757, 28758, 28759, 28760, 28761, 28762, 28763 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9091.2-9145.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 28764 ],
            "Co": [ 28510 ],
            "E1BEG": [ 28765, 28766, 28767, 28768 ],
            "E1END": [ 24934, 24935, 24936, 24937 ],
            "E2BEG": [ 28769, 28770, 28771, 28772, 28773, 28774, 28775, 28776 ],
            "E2BEGb": [ 28777, 28778, 28779, 28780, 28781, 28782, 28783, 28784 ],
            "E2END": [ 24946, 24947, 24948, 24949, 24950, 24951, 24952, 24953 ],
            "E2MID": [ 24938, 24939, 24940, 24941, 24942, 24943, 24944, 24945 ],
            "E6BEG": [ 28785, 28786, 28787, 28788, 28789, 28790, 28791, 28792, 28793, 28794, 28795, 28796 ],
            "E6END": [ 24954, 24955, 24956, 24957, 24958, 24959, 24960, 24961, 24962, 24963, 24964, 24965 ],
            "EE4BEG": [ 28797, 28798, 28799, 28800, 28801, 28802, 28803, 28804, 28805, 28806, 28807, 28808, 28809, 28810, 28811, 28812 ],
            "EE4END": [ 24966, 24967, 24968, 24969, 24970, 24971, 24972, 24973, 24974, 24975, 24976, 24977, 24978, 24979, 24980, 24981 ],
            "FrameData": [ 24982, 24983, 24984, 24985, 24986, 24987, 24988, 24989, 24990, 24991, 24992, 24993, 24994, 24995, 24996, 24997, 24998, 24999, 25000, 25001, 25002, 25003, 25004, 25005, 25006, 25007, 25008, 25009, 25010, 25011, 25012, 25013 ],
            "FrameData_O": [ 28813, 28814, 28815, 28816, 28817, 28818, 28819, 28820, 28821, 28822, 28823, 28824, 28825, 28826, 28827, 28828, 28829, 28830, 28831, 28832, 28833, 28834, 28835, 28836, 28837, 28838, 28839, 28840, 28841, 28842, 28843, 28844 ],
            "FrameStrobe": [ 28845, 28846, 28847, 28848, 28849, 28850, 28851, 28852, 28853, 28854, 28855, 28856, 28857, 28858, 28859, 28860, 28861, 28862, 28863, 28864 ],
            "FrameStrobe_O": [ 28591, 28592, 28593, 28594, 28595, 28596, 28597, 28598, 28599, 28600, 28601, 28602, 28603, 28604, 28605, 28606, 28607, 28608, 28609, 28610 ],
            "N1BEG": [ 28611, 28612, 28613, 28614 ],
            "N1END": [ 28865, 28866, 28867, 28868 ],
            "N2BEG": [ 28623, 28624, 28625, 28626, 28627, 28628, 28629, 28630 ],
            "N2BEGb": [ 28615, 28616, 28617, 28618, 28619, 28620, 28621, 28622 ],
            "N2END": [ 28869, 28870, 28871, 28872, 28873, 28874, 28875, 28876 ],
            "N2MID": [ 28877, 28878, 28879, 28880, 28881, 28882, 28883, 28884 ],
            "N4BEG": [ 28631, 28632, 28633, 28634, 28635, 28636, 28637, 28638, 28639, 28640, 28641, 28642, 28643, 28644, 28645, 28646 ],
            "N4END": [ 28885, 28886, 28887, 28888, 28889, 28890, 28891, 28892, 28893, 28894, 28895, 28896, 28897, 28898, 28899, 28900 ],
            "NN4BEG": [ 28647, 28648, 28649, 28650, 28651, 28652, 28653, 28654, 28655, 28656, 28657, 28658, 28659, 28660, 28661, 28662 ],
            "NN4END": [ 28901, 28902, 28903, 28904, 28905, 28906, 28907, 28908, 28909, 28910, 28911, 28912, 28913, 28914, 28915, 28916 ],
            "S1BEG": [ 28917, 28918, 28919, 28920 ],
            "S1END": [ 28663, 28664, 28665, 28666 ],
            "S2BEG": [ 28921, 28922, 28923, 28924, 28925, 28926, 28927, 28928 ],
            "S2BEGb": [ 28929, 28930, 28931, 28932, 28933, 28934, 28935, 28936 ],
            "S2END": [ 28675, 28676, 28677, 28678, 28679, 28680, 28681, 28682 ],
            "S2MID": [ 28667, 28668, 28669, 28670, 28671, 28672, 28673, 28674 ],
            "S4BEG": [ 28937, 28938, 28939, 28940, 28941, 28942, 28943, 28944, 28945, 28946, 28947, 28948, 28949, 28950, 28951, 28952 ],
            "S4END": [ 28683, 28684, 28685, 28686, 28687, 28688, 28689, 28690, 28691, 28692, 28693, 28694, 28695, 28696, 28697, 28698 ],
            "SS4BEG": [ 28953, 28954, 28955, 28956, 28957, 28958, 28959, 28960, 28961, 28962, 28963, 28964, 28965, 28966, 28967, 28968 ],
            "SS4END": [ 28699, 28700, 28701, 28702, 28703, 28704, 28705, 28706, 28707, 28708, 28709, 28710, 28711, 28712, 28713, 28714 ],
            "UserCLK": [ 28969 ],
            "UserCLKo": [ 28715 ],
            "W1BEG": [ 25139, 25140, 25141, 25142 ],
            "W1END": [ 28970, 28971, 28972, 28973 ],
            "W2BEG": [ 25151, 25152, 25153, 25154, 25155, 25156, 25157, 25158 ],
            "W2BEGb": [ 25143, 25144, 25145, 25146, 25147, 25148, 25149, 25150 ],
            "W2END": [ 28974, 28975, 28976, 28977, 28978, 28979, 28980, 28981 ],
            "W2MID": [ 28982, 28983, 28984, 28985, 28986, 28987, 28988, 28989 ],
            "W6BEG": [ 25159, 25160, 25161, 25162, 25163, 25164, 25165, 25166, 25167, 25168, 25169, 25170 ],
            "W6END": [ 28990, 28991, 28992, 28993, 28994, 28995, 28996, 28997, 28998, 28999, 29000, 29001 ],
            "WW4BEG": [ 25171, 25172, 25173, 25174, 25175, 25176, 25177, 25178, 25179, 25180, 25181, 25182, 25183, 25184, 25185, 25186 ],
            "WW4END": [ 29002, 29003, 29004, 29005, 29006, 29007, 29008, 29009, 29010, 29011, 29012, 29013, 29014, 29015, 29016, 29017 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9754.2-9808.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 25591 ],
            "Co": [ 28764 ],
            "E1BEG": [ 29018, 29019, 29020, 29021 ],
            "E1END": [ 25187, 25188, 25189, 25190 ],
            "E2BEG": [ 29022, 29023, 29024, 29025, 29026, 29027, 29028, 29029 ],
            "E2BEGb": [ 29030, 29031, 29032, 29033, 29034, 29035, 29036, 29037 ],
            "E2END": [ 25199, 25200, 25201, 25202, 25203, 25204, 25205, 25206 ],
            "E2MID": [ 25191, 25192, 25193, 25194, 25195, 25196, 25197, 25198 ],
            "E6BEG": [ 29038, 29039, 29040, 29041, 29042, 29043, 29044, 29045, 29046, 29047, 29048, 29049 ],
            "E6END": [ 25207, 25208, 25209, 25210, 25211, 25212, 25213, 25214, 25215, 25216, 25217, 25218 ],
            "EE4BEG": [ 29050, 29051, 29052, 29053, 29054, 29055, 29056, 29057, 29058, 29059, 29060, 29061, 29062, 29063, 29064, 29065 ],
            "EE4END": [ 25219, 25220, 25221, 25222, 25223, 25224, 25225, 25226, 25227, 25228, 25229, 25230, 25231, 25232, 25233, 25234 ],
            "FrameData": [ 25235, 25236, 25237, 25238, 25239, 25240, 25241, 25242, 25243, 25244, 25245, 25246, 25247, 25248, 25249, 25250, 25251, 25252, 25253, 25254, 25255, 25256, 25257, 25258, 25259, 25260, 25261, 25262, 25263, 25264, 25265, 25266 ],
            "FrameData_O": [ 29066, 29067, 29068, 29069, 29070, 29071, 29072, 29073, 29074, 29075, 29076, 29077, 29078, 29079, 29080, 29081, 29082, 29083, 29084, 29085, 29086, 29087, 29088, 29089, 29090, 29091, 29092, 29093, 29094, 29095, 29096, 29097 ],
            "FrameStrobe": [ 25692, 25693, 25694, 25695, 25696, 25697, 25698, 25699, 25700, 25701, 25702, 25703, 25704, 25705, 25706, 25707, 25708, 25709, 25710, 25711 ],
            "FrameStrobe_O": [ 28845, 28846, 28847, 28848, 28849, 28850, 28851, 28852, 28853, 28854, 28855, 28856, 28857, 28858, 28859, 28860, 28861, 28862, 28863, 28864 ],
            "N1BEG": [ 28865, 28866, 28867, 28868 ],
            "N1END": [ 25712, 25713, 25714, 25715 ],
            "N2BEG": [ 28877, 28878, 28879, 28880, 28881, 28882, 28883, 28884 ],
            "N2BEGb": [ 28869, 28870, 28871, 28872, 28873, 28874, 28875, 28876 ],
            "N2END": [ 25728, 25729, 25730, 25731, 25732, 25733, 25734, 25735 ],
            "N2MID": [ 25720, 25721, 25722, 25723, 25724, 25725, 25726, 25727 ],
            "N4BEG": [ 28885, 28886, 28887, 28888, 28889, 28890, 28891, 28892, 28893, 28894, 28895, 28896, 28897, 28898, 28899, 28900 ],
            "N4END": [ 25752, 25753, 25754, 25755, 25756, 25757, 25758, 25759, 25760, 25761, 25762, 25763, 25764, 25765, 25766, 25767 ],
            "NN4BEG": [ 28901, 28902, 28903, 28904, 28905, 28906, 28907, 28908, 28909, 28910, 28911, 28912, 28913, 28914, 28915, 28916 ],
            "NN4END": [ 25784, 25785, 25786, 25787, 25788, 25789, 25790, 25791, 25792, 25793, 25794, 25795, 25796, 25797, 25798, 25799 ],
            "S1BEG": [ 25820, 25821, 25822, 25823 ],
            "S1END": [ 28917, 28918, 28919, 28920 ],
            "S2BEG": [ 25848, 25849, 25850, 25851, 25852, 25853, 25854, 25855 ],
            "S2BEGb": [ 25840, 25841, 25842, 25843, 25844, 25845, 25846, 25847 ],
            "S2END": [ 28929, 28930, 28931, 28932, 28933, 28934, 28935, 28936 ],
            "S2MID": [ 28921, 28922, 28923, 28924, 28925, 28926, 28927, 28928 ],
            "S4BEG": [ 25872, 25873, 25874, 25875, 25876, 25877, 25878, 25879, 25880, 25881, 25882, 25883, 25884, 25885, 25886, 25887 ],
            "S4END": [ 28937, 28938, 28939, 28940, 28941, 28942, 28943, 28944, 28945, 28946, 28947, 28948, 28949, 28950, 28951, 28952 ],
            "SS4BEG": [ 25904, 25905, 25906, 25907, 25908, 25909, 25910, 25911, 25912, 25913, 25914, 25915, 25916, 25917, 25918, 25919 ],
            "SS4END": [ 28953, 28954, 28955, 28956, 28957, 28958, 28959, 28960, 28961, 28962, 28963, 28964, 28965, 28966, 28967, 28968 ],
            "UserCLK": [ 25921 ],
            "UserCLKo": [ 28969 ],
            "W1BEG": [ 25267, 25268, 25269, 25270 ],
            "W1END": [ 29098, 29099, 29100, 29101 ],
            "W2BEG": [ 25279, 25280, 25281, 25282, 25283, 25284, 25285, 25286 ],
            "W2BEGb": [ 25271, 25272, 25273, 25274, 25275, 25276, 25277, 25278 ],
            "W2END": [ 29102, 29103, 29104, 29105, 29106, 29107, 29108, 29109 ],
            "W2MID": [ 29110, 29111, 29112, 29113, 29114, 29115, 29116, 29117 ],
            "W6BEG": [ 25287, 25288, 25289, 25290, 25291, 25292, 25293, 25294, 25295, 25296, 25297, 25298 ],
            "W6END": [ 29118, 29119, 29120, 29121, 29122, 29123, 29124, 29125, 29126, 29127, 29128, 29129 ],
            "WW4BEG": [ 25299, 25300, 25301, 25302, 25303, 25304, 25305, 25306, 25307, 25308, 25309, 25310, 25311, 25312, 25313, 25314 ],
            "WW4END": [ 29130, 29131, 29132, 29133, 29134, 29135, 29136, 29137, 29138, 29139, 29140, 29141, 29142, 29143, 29144, 29145 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single": {
          "hide_name": 0,
          "type": "N_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_N_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4292.15-4313.2"
          },
          "port_directions": {
            "Ci": "input",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 29146 ],
            "FrameStrobe": [ 29147, 29148, 29149, 29150, 29151, 29152, 29153, 29154, 29155, 29156, 29157, 29158, 29159, 29160, 29161, 29162, 29163, 29164, 29165, 29166 ],
            "FrameStrobe_O": [ 29167, 29168, 29169, 29170, 29171, 29172, 29173, 29174, 29175, 29176, 29177, 29178, 29179, 29180, 29181, 29182, 29183, 29184, 29185, 29186 ],
            "N1END": [ 29187, 29188, 29189, 29190 ],
            "N2END": [ 29191, 29192, 29193, 29194, 29195, 29196, 29197, 29198 ],
            "N2MID": [ 29199, 29200, 29201, 29202, 29203, 29204, 29205, 29206 ],
            "N4END": [ 29207, 29208, 29209, 29210, 29211, 29212, 29213, 29214, 29215, 29216, 29217, 29218, 29219, 29220, 29221, 29222 ],
            "NN4END": [ 29223, 29224, 29225, 29226, 29227, 29228, 29229, 29230, 29231, 29232, 29233, 29234, 29235, 29236, 29237, 29238 ],
            "S1BEG": [ 29239, 29240, 29241, 29242 ],
            "S2BEG": [ 29243, 29244, 29245, 29246, 29247, 29248, 29249, 29250 ],
            "S2BEGb": [ 29251, 29252, 29253, 29254, 29255, 29256, 29257, 29258 ],
            "S4BEG": [ 29259, 29260, 29261, 29262, 29263, 29264, 29265, 29266, 29267, 29268, 29269, 29270, 29271, 29272, 29273, 29274 ],
            "SS4BEG": [ 29275, 29276, 29277, 29278, 29279, 29280, 29281, 29282, 29283, 29284, 29285, 29286, 29287, 29288, 29289, 29290 ],
            "UserCLK": [ 29291 ],
            "UserCLKo": [ 29292 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10396.2-10450.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 29293 ],
            "Co": [ 29294 ],
            "E1BEG": [ 29295, 29296, 29297, 29298 ],
            "E1END": [ 25592, 25593, 25594, 25595 ],
            "E2BEG": [ 29299, 29300, 29301, 29302, 29303, 29304, 29305, 29306 ],
            "E2BEGb": [ 29307, 29308, 29309, 29310, 29311, 29312, 29313, 29314 ],
            "E2END": [ 25604, 25605, 25606, 25607, 25608, 25609, 25610, 25611 ],
            "E2MID": [ 25596, 25597, 25598, 25599, 25600, 25601, 25602, 25603 ],
            "E6BEG": [ 29315, 29316, 29317, 29318, 29319, 29320, 29321, 29322, 29323, 29324, 29325, 29326 ],
            "E6END": [ 25612, 25613, 25614, 25615, 25616, 25617, 25618, 25619, 25620, 25621, 25622, 25623 ],
            "EE4BEG": [ 29327, 29328, 29329, 29330, 29331, 29332, 29333, 29334, 29335, 29336, 29337, 29338, 29339, 29340, 29341, 29342 ],
            "EE4END": [ 25624, 25625, 25626, 25627, 25628, 25629, 25630, 25631, 25632, 25633, 25634, 25635, 25636, 25637, 25638, 25639 ],
            "FrameData": [ 25640, 25641, 25642, 25643, 25644, 25645, 25646, 25647, 25648, 25649, 25650, 25651, 25652, 25653, 25654, 25655, 25656, 25657, 25658, 25659, 25660, 25661, 25662, 25663, 25664, 25665, 25666, 25667, 25668, 25669, 25670, 25671 ],
            "FrameData_O": [ 29343, 29344, 29345, 29346, 29347, 29348, 29349, 29350, 29351, 29352, 29353, 29354, 29355, 29356, 29357, 29358, 29359, 29360, 29361, 29362, 29363, 29364, 29365, 29366, 29367, 29368, 29369, 29370, 29371, 29372, 29373, 29374 ],
            "FrameStrobe": [ 29375, 29376, 29377, 29378, 29379, 29380, 29381, 29382, 29383, 29384, 29385, 29386, 29387, 29388, 29389, 29390, 29391, 29392, 29393, 29394 ],
            "FrameStrobe_O": [ 29395, 29396, 29397, 29398, 29399, 29400, 29401, 29402, 29403, 29404, 29405, 29406, 29407, 29408, 29409, 29410, 29411, 29412, 29413, 29414 ],
            "N1BEG": [ 29415, 29416, 29417, 29418 ],
            "N1END": [ 29419, 29420, 29421, 29422 ],
            "N2BEG": [ 29423, 29424, 29425, 29426, 29427, 29428, 29429, 29430 ],
            "N2BEGb": [ 29431, 29432, 29433, 29434, 29435, 29436, 29437, 29438 ],
            "N2END": [ 29439, 29440, 29441, 29442, 29443, 29444, 29445, 29446 ],
            "N2MID": [ 29447, 29448, 29449, 29450, 29451, 29452, 29453, 29454 ],
            "N4BEG": [ 29455, 29456, 29457, 29458, 29459, 29460, 29461, 29462, 29463, 29464, 29465, 29466, 29467, 29468, 29469, 29470 ],
            "N4END": [ 29471, 29472, 29473, 29474, 29475, 29476, 29477, 29478, 29479, 29480, 29481, 29482, 29483, 29484, 29485, 29486 ],
            "NN4BEG": [ 29487, 29488, 29489, 29490, 29491, 29492, 29493, 29494, 29495, 29496, 29497, 29498, 29499, 29500, 29501, 29502 ],
            "NN4END": [ 29503, 29504, 29505, 29506, 29507, 29508, 29509, 29510, 29511, 29512, 29513, 29514, 29515, 29516, 29517, 29518 ],
            "S1BEG": [ 29519, 29520, 29521, 29522 ],
            "S1END": [ 29523, 29524, 29525, 29526 ],
            "S2BEG": [ 29527, 29528, 29529, 29530, 29531, 29532, 29533, 29534 ],
            "S2BEGb": [ 29535, 29536, 29537, 29538, 29539, 29540, 29541, 29542 ],
            "S2END": [ 29543, 29544, 29545, 29546, 29547, 29548, 29549, 29550 ],
            "S2MID": [ 29551, 29552, 29553, 29554, 29555, 29556, 29557, 29558 ],
            "S4BEG": [ 29559, 29560, 29561, 29562, 29563, 29564, 29565, 29566, 29567, 29568, 29569, 29570, 29571, 29572, 29573, 29574 ],
            "S4END": [ 29575, 29576, 29577, 29578, 29579, 29580, 29581, 29582, 29583, 29584, 29585, 29586, 29587, 29588, 29589, 29590 ],
            "SS4BEG": [ 29591, 29592, 29593, 29594, 29595, 29596, 29597, 29598, 29599, 29600, 29601, 29602, 29603, 29604, 29605, 29606 ],
            "SS4END": [ 29607, 29608, 29609, 29610, 29611, 29612, 29613, 29614, 29615, 29616, 29617, 29618, 29619, 29620, 29621, 29622 ],
            "UserCLK": [ 29623 ],
            "UserCLKo": [ 29624 ],
            "W1BEG": [ 25922, 25923, 25924, 25925 ],
            "W1END": [ 29625, 29626, 29627, 29628 ],
            "W2BEG": [ 25934, 25935, 25936, 25937, 25938, 25939, 25940, 25941 ],
            "W2BEGb": [ 25926, 25927, 25928, 25929, 25930, 25931, 25932, 25933 ],
            "W2END": [ 29629, 29630, 29631, 29632, 29633, 29634, 29635, 29636 ],
            "W2MID": [ 29637, 29638, 29639, 29640, 29641, 29642, 29643, 29644 ],
            "W6BEG": [ 25942, 25943, 25944, 25945, 25946, 25947, 25948, 25949, 25950, 25951, 25952, 25953 ],
            "W6END": [ 29645, 29646, 29647, 29648, 29649, 29650, 29651, 29652, 29653, 29654, 29655, 29656 ],
            "WW4BEG": [ 25954, 25955, 25956, 25957, 25958, 25959, 25960, 25961, 25962, 25963, 25964, 25965, 25966, 25967, 25968, 25969 ],
            "WW4END": [ 29657, 29658, 29659, 29660, 29661, 29662, 29663, 29664, 29665, 29666, 29667, 29668, 29669, 29670, 29671, 29672 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11059.2-11113.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 29673 ],
            "Co": [ 29293 ],
            "E1BEG": [ 29674, 29675, 29676, 29677 ],
            "E1END": [ 25971, 25972, 25973, 25974 ],
            "E2BEG": [ 29678, 29679, 29680, 29681, 29682, 29683, 29684, 29685 ],
            "E2BEGb": [ 29686, 29687, 29688, 29689, 29690, 29691, 29692, 29693 ],
            "E2END": [ 25983, 25984, 25985, 25986, 25987, 25988, 25989, 25990 ],
            "E2MID": [ 25975, 25976, 25977, 25978, 25979, 25980, 25981, 25982 ],
            "E6BEG": [ 29694, 29695, 29696, 29697, 29698, 29699, 29700, 29701, 29702, 29703, 29704, 29705 ],
            "E6END": [ 25991, 25992, 25993, 25994, 25995, 25996, 25997, 25998, 25999, 26000, 26001, 26002 ],
            "EE4BEG": [ 29706, 29707, 29708, 29709, 29710, 29711, 29712, 29713, 29714, 29715, 29716, 29717, 29718, 29719, 29720, 29721 ],
            "EE4END": [ 26003, 26004, 26005, 26006, 26007, 26008, 26009, 26010, 26011, 26012, 26013, 26014, 26015, 26016, 26017, 26018 ],
            "FrameData": [ 26019, 26020, 26021, 26022, 26023, 26024, 26025, 26026, 26027, 26028, 26029, 26030, 26031, 26032, 26033, 26034, 26035, 26036, 26037, 26038, 26039, 26040, 26041, 26042, 26043, 26044, 26045, 26046, 26047, 26048, 26049, 26050 ],
            "FrameData_O": [ 29722, 29723, 29724, 29725, 29726, 29727, 29728, 29729, 29730, 29731, 29732, 29733, 29734, 29735, 29736, 29737, 29738, 29739, 29740, 29741, 29742, 29743, 29744, 29745, 29746, 29747, 29748, 29749, 29750, 29751, 29752, 29753 ],
            "FrameStrobe": [ 29754, 29755, 29756, 29757, 29758, 29759, 29760, 29761, 29762, 29763, 29764, 29765, 29766, 29767, 29768, 29769, 29770, 29771, 29772, 29773 ],
            "FrameStrobe_O": [ 29375, 29376, 29377, 29378, 29379, 29380, 29381, 29382, 29383, 29384, 29385, 29386, 29387, 29388, 29389, 29390, 29391, 29392, 29393, 29394 ],
            "N1BEG": [ 29419, 29420, 29421, 29422 ],
            "N1END": [ 29774, 29775, 29776, 29777 ],
            "N2BEG": [ 29447, 29448, 29449, 29450, 29451, 29452, 29453, 29454 ],
            "N2BEGb": [ 29439, 29440, 29441, 29442, 29443, 29444, 29445, 29446 ],
            "N2END": [ 29778, 29779, 29780, 29781, 29782, 29783, 29784, 29785 ],
            "N2MID": [ 29786, 29787, 29788, 29789, 29790, 29791, 29792, 29793 ],
            "N4BEG": [ 29471, 29472, 29473, 29474, 29475, 29476, 29477, 29478, 29479, 29480, 29481, 29482, 29483, 29484, 29485, 29486 ],
            "N4END": [ 29794, 29795, 29796, 29797, 29798, 29799, 29800, 29801, 29802, 29803, 29804, 29805, 29806, 29807, 29808, 29809 ],
            "NN4BEG": [ 29503, 29504, 29505, 29506, 29507, 29508, 29509, 29510, 29511, 29512, 29513, 29514, 29515, 29516, 29517, 29518 ],
            "NN4END": [ 29810, 29811, 29812, 29813, 29814, 29815, 29816, 29817, 29818, 29819, 29820, 29821, 29822, 29823, 29824, 29825 ],
            "S1BEG": [ 29826, 29827, 29828, 29829 ],
            "S1END": [ 29519, 29520, 29521, 29522 ],
            "S2BEG": [ 29830, 29831, 29832, 29833, 29834, 29835, 29836, 29837 ],
            "S2BEGb": [ 29838, 29839, 29840, 29841, 29842, 29843, 29844, 29845 ],
            "S2END": [ 29535, 29536, 29537, 29538, 29539, 29540, 29541, 29542 ],
            "S2MID": [ 29527, 29528, 29529, 29530, 29531, 29532, 29533, 29534 ],
            "S4BEG": [ 29846, 29847, 29848, 29849, 29850, 29851, 29852, 29853, 29854, 29855, 29856, 29857, 29858, 29859, 29860, 29861 ],
            "S4END": [ 29559, 29560, 29561, 29562, 29563, 29564, 29565, 29566, 29567, 29568, 29569, 29570, 29571, 29572, 29573, 29574 ],
            "SS4BEG": [ 29862, 29863, 29864, 29865, 29866, 29867, 29868, 29869, 29870, 29871, 29872, 29873, 29874, 29875, 29876, 29877 ],
            "SS4END": [ 29591, 29592, 29593, 29594, 29595, 29596, 29597, 29598, 29599, 29600, 29601, 29602, 29603, 29604, 29605, 29606 ],
            "UserCLK": [ 29878 ],
            "UserCLKo": [ 29623 ],
            "W1BEG": [ 26176, 26177, 26178, 26179 ],
            "W1END": [ 29879, 29880, 29881, 29882 ],
            "W2BEG": [ 26188, 26189, 26190, 26191, 26192, 26193, 26194, 26195 ],
            "W2BEGb": [ 26180, 26181, 26182, 26183, 26184, 26185, 26186, 26187 ],
            "W2END": [ 29883, 29884, 29885, 29886, 29887, 29888, 29889, 29890 ],
            "W2MID": [ 29891, 29892, 29893, 29894, 29895, 29896, 29897, 29898 ],
            "W6BEG": [ 26196, 26197, 26198, 26199, 26200, 26201, 26202, 26203, 26204, 26205, 26206, 26207 ],
            "W6END": [ 29899, 29900, 29901, 29902, 29903, 29904, 29905, 29906, 29907, 29908, 29909, 29910 ],
            "WW4BEG": [ 26208, 26209, 26210, 26211, 26212, 26213, 26214, 26215, 26216, 26217, 26218, 26219, 26220, 26221, 26222, 26223 ],
            "WW4END": [ 29911, 29912, 29913, 29914, 29915, 29916, 29917, 29918, 29919, 29920, 29921, 29922, 29923, 29924, 29925, 29926 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11638.2-11692.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 29927 ],
            "Co": [ 29673 ],
            "E1BEG": [ 29928, 29929, 29930, 29931 ],
            "E1END": [ 26225, 26226, 26227, 26228 ],
            "E2BEG": [ 29932, 29933, 29934, 29935, 29936, 29937, 29938, 29939 ],
            "E2BEGb": [ 29940, 29941, 29942, 29943, 29944, 29945, 29946, 29947 ],
            "E2END": [ 26237, 26238, 26239, 26240, 26241, 26242, 26243, 26244 ],
            "E2MID": [ 26229, 26230, 26231, 26232, 26233, 26234, 26235, 26236 ],
            "E6BEG": [ 29948, 29949, 29950, 29951, 29952, 29953, 29954, 29955, 29956, 29957, 29958, 29959 ],
            "E6END": [ 26245, 26246, 26247, 26248, 26249, 26250, 26251, 26252, 26253, 26254, 26255, 26256 ],
            "EE4BEG": [ 29960, 29961, 29962, 29963, 29964, 29965, 29966, 29967, 29968, 29969, 29970, 29971, 29972, 29973, 29974, 29975 ],
            "EE4END": [ 26257, 26258, 26259, 26260, 26261, 26262, 26263, 26264, 26265, 26266, 26267, 26268, 26269, 26270, 26271, 26272 ],
            "FrameData": [ 26273, 26274, 26275, 26276, 26277, 26278, 26279, 26280, 26281, 26282, 26283, 26284, 26285, 26286, 26287, 26288, 26289, 26290, 26291, 26292, 26293, 26294, 26295, 26296, 26297, 26298, 26299, 26300, 26301, 26302, 26303, 26304 ],
            "FrameData_O": [ 29976, 29977, 29978, 29979, 29980, 29981, 29982, 29983, 29984, 29985, 29986, 29987, 29988, 29989, 29990, 29991, 29992, 29993, 29994, 29995, 29996, 29997, 29998, 29999, 30000, 30001, 30002, 30003, 30004, 30005, 30006, 30007 ],
            "FrameStrobe": [ 30008, 30009, 30010, 30011, 30012, 30013, 30014, 30015, 30016, 30017, 30018, 30019, 30020, 30021, 30022, 30023, 30024, 30025, 30026, 30027 ],
            "FrameStrobe_O": [ 29754, 29755, 29756, 29757, 29758, 29759, 29760, 29761, 29762, 29763, 29764, 29765, 29766, 29767, 29768, 29769, 29770, 29771, 29772, 29773 ],
            "N1BEG": [ 29774, 29775, 29776, 29777 ],
            "N1END": [ 30028, 30029, 30030, 30031 ],
            "N2BEG": [ 29786, 29787, 29788, 29789, 29790, 29791, 29792, 29793 ],
            "N2BEGb": [ 29778, 29779, 29780, 29781, 29782, 29783, 29784, 29785 ],
            "N2END": [ 30032, 30033, 30034, 30035, 30036, 30037, 30038, 30039 ],
            "N2MID": [ 30040, 30041, 30042, 30043, 30044, 30045, 30046, 30047 ],
            "N4BEG": [ 29794, 29795, 29796, 29797, 29798, 29799, 29800, 29801, 29802, 29803, 29804, 29805, 29806, 29807, 29808, 29809 ],
            "N4END": [ 30048, 30049, 30050, 30051, 30052, 30053, 30054, 30055, 30056, 30057, 30058, 30059, 30060, 30061, 30062, 30063 ],
            "NN4BEG": [ 29810, 29811, 29812, 29813, 29814, 29815, 29816, 29817, 29818, 29819, 29820, 29821, 29822, 29823, 29824, 29825 ],
            "NN4END": [ 30064, 30065, 30066, 30067, 30068, 30069, 30070, 30071, 30072, 30073, 30074, 30075, 30076, 30077, 30078, 30079 ],
            "S1BEG": [ 30080, 30081, 30082, 30083 ],
            "S1END": [ 29826, 29827, 29828, 29829 ],
            "S2BEG": [ 30084, 30085, 30086, 30087, 30088, 30089, 30090, 30091 ],
            "S2BEGb": [ 30092, 30093, 30094, 30095, 30096, 30097, 30098, 30099 ],
            "S2END": [ 29838, 29839, 29840, 29841, 29842, 29843, 29844, 29845 ],
            "S2MID": [ 29830, 29831, 29832, 29833, 29834, 29835, 29836, 29837 ],
            "S4BEG": [ 30100, 30101, 30102, 30103, 30104, 30105, 30106, 30107, 30108, 30109, 30110, 30111, 30112, 30113, 30114, 30115 ],
            "S4END": [ 29846, 29847, 29848, 29849, 29850, 29851, 29852, 29853, 29854, 29855, 29856, 29857, 29858, 29859, 29860, 29861 ],
            "SS4BEG": [ 30116, 30117, 30118, 30119, 30120, 30121, 30122, 30123, 30124, 30125, 30126, 30127, 30128, 30129, 30130, 30131 ],
            "SS4END": [ 29862, 29863, 29864, 29865, 29866, 29867, 29868, 29869, 29870, 29871, 29872, 29873, 29874, 29875, 29876, 29877 ],
            "UserCLK": [ 30132 ],
            "UserCLKo": [ 29878 ],
            "W1BEG": [ 26430, 26431, 26432, 26433 ],
            "W1END": [ 30133, 30134, 30135, 30136 ],
            "W2BEG": [ 26442, 26443, 26444, 26445, 26446, 26447, 26448, 26449 ],
            "W2BEGb": [ 26434, 26435, 26436, 26437, 26438, 26439, 26440, 26441 ],
            "W2END": [ 30137, 30138, 30139, 30140, 30141, 30142, 30143, 30144 ],
            "W2MID": [ 30145, 30146, 30147, 30148, 30149, 30150, 30151, 30152 ],
            "W6BEG": [ 26450, 26451, 26452, 26453, 26454, 26455, 26456, 26457, 26458, 26459, 26460, 26461 ],
            "W6END": [ 30153, 30154, 30155, 30156, 30157, 30158, 30159, 30160, 30161, 30162, 30163, 30164 ],
            "WW4BEG": [ 26462, 26463, 26464, 26465, 26466, 26467, 26468, 26469, 26470, 26471, 26472, 26473, 26474, 26475, 26476, 26477 ],
            "WW4END": [ 30165, 30166, 30167, 30168, 30169, 30170, 30171, 30172, 30173, 30174, 30175, 30176, 30177, 30178, 30179, 30180 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12301.2-12355.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 30181 ],
            "Co": [ 29927 ],
            "E1BEG": [ 30182, 30183, 30184, 30185 ],
            "E1END": [ 26479, 26480, 26481, 26482 ],
            "E2BEG": [ 30186, 30187, 30188, 30189, 30190, 30191, 30192, 30193 ],
            "E2BEGb": [ 30194, 30195, 30196, 30197, 30198, 30199, 30200, 30201 ],
            "E2END": [ 26491, 26492, 26493, 26494, 26495, 26496, 26497, 26498 ],
            "E2MID": [ 26483, 26484, 26485, 26486, 26487, 26488, 26489, 26490 ],
            "E6BEG": [ 30202, 30203, 30204, 30205, 30206, 30207, 30208, 30209, 30210, 30211, 30212, 30213 ],
            "E6END": [ 26499, 26500, 26501, 26502, 26503, 26504, 26505, 26506, 26507, 26508, 26509, 26510 ],
            "EE4BEG": [ 30214, 30215, 30216, 30217, 30218, 30219, 30220, 30221, 30222, 30223, 30224, 30225, 30226, 30227, 30228, 30229 ],
            "EE4END": [ 26511, 26512, 26513, 26514, 26515, 26516, 26517, 26518, 26519, 26520, 26521, 26522, 26523, 26524, 26525, 26526 ],
            "FrameData": [ 26527, 26528, 26529, 26530, 26531, 26532, 26533, 26534, 26535, 26536, 26537, 26538, 26539, 26540, 26541, 26542, 26543, 26544, 26545, 26546, 26547, 26548, 26549, 26550, 26551, 26552, 26553, 26554, 26555, 26556, 26557, 26558 ],
            "FrameData_O": [ 30230, 30231, 30232, 30233, 30234, 30235, 30236, 30237, 30238, 30239, 30240, 30241, 30242, 30243, 30244, 30245, 30246, 30247, 30248, 30249, 30250, 30251, 30252, 30253, 30254, 30255, 30256, 30257, 30258, 30259, 30260, 30261 ],
            "FrameStrobe": [ 30262, 30263, 30264, 30265, 30266, 30267, 30268, 30269, 30270, 30271, 30272, 30273, 30274, 30275, 30276, 30277, 30278, 30279, 30280, 30281 ],
            "FrameStrobe_O": [ 30008, 30009, 30010, 30011, 30012, 30013, 30014, 30015, 30016, 30017, 30018, 30019, 30020, 30021, 30022, 30023, 30024, 30025, 30026, 30027 ],
            "N1BEG": [ 30028, 30029, 30030, 30031 ],
            "N1END": [ 30282, 30283, 30284, 30285 ],
            "N2BEG": [ 30040, 30041, 30042, 30043, 30044, 30045, 30046, 30047 ],
            "N2BEGb": [ 30032, 30033, 30034, 30035, 30036, 30037, 30038, 30039 ],
            "N2END": [ 30286, 30287, 30288, 30289, 30290, 30291, 30292, 30293 ],
            "N2MID": [ 30294, 30295, 30296, 30297, 30298, 30299, 30300, 30301 ],
            "N4BEG": [ 30048, 30049, 30050, 30051, 30052, 30053, 30054, 30055, 30056, 30057, 30058, 30059, 30060, 30061, 30062, 30063 ],
            "N4END": [ 30302, 30303, 30304, 30305, 30306, 30307, 30308, 30309, 30310, 30311, 30312, 30313, 30314, 30315, 30316, 30317 ],
            "NN4BEG": [ 30064, 30065, 30066, 30067, 30068, 30069, 30070, 30071, 30072, 30073, 30074, 30075, 30076, 30077, 30078, 30079 ],
            "NN4END": [ 30318, 30319, 30320, 30321, 30322, 30323, 30324, 30325, 30326, 30327, 30328, 30329, 30330, 30331, 30332, 30333 ],
            "S1BEG": [ 30334, 30335, 30336, 30337 ],
            "S1END": [ 30080, 30081, 30082, 30083 ],
            "S2BEG": [ 30338, 30339, 30340, 30341, 30342, 30343, 30344, 30345 ],
            "S2BEGb": [ 30346, 30347, 30348, 30349, 30350, 30351, 30352, 30353 ],
            "S2END": [ 30092, 30093, 30094, 30095, 30096, 30097, 30098, 30099 ],
            "S2MID": [ 30084, 30085, 30086, 30087, 30088, 30089, 30090, 30091 ],
            "S4BEG": [ 30354, 30355, 30356, 30357, 30358, 30359, 30360, 30361, 30362, 30363, 30364, 30365, 30366, 30367, 30368, 30369 ],
            "S4END": [ 30100, 30101, 30102, 30103, 30104, 30105, 30106, 30107, 30108, 30109, 30110, 30111, 30112, 30113, 30114, 30115 ],
            "SS4BEG": [ 30370, 30371, 30372, 30373, 30374, 30375, 30376, 30377, 30378, 30379, 30380, 30381, 30382, 30383, 30384, 30385 ],
            "SS4END": [ 30116, 30117, 30118, 30119, 30120, 30121, 30122, 30123, 30124, 30125, 30126, 30127, 30128, 30129, 30130, 30131 ],
            "UserCLK": [ 30386 ],
            "UserCLKo": [ 30132 ],
            "W1BEG": [ 26684, 26685, 26686, 26687 ],
            "W1END": [ 30387, 30388, 30389, 30390 ],
            "W2BEG": [ 26696, 26697, 26698, 26699, 26700, 26701, 26702, 26703 ],
            "W2BEGb": [ 26688, 26689, 26690, 26691, 26692, 26693, 26694, 26695 ],
            "W2END": [ 30391, 30392, 30393, 30394, 30395, 30396, 30397, 30398 ],
            "W2MID": [ 30399, 30400, 30401, 30402, 30403, 30404, 30405, 30406 ],
            "W6BEG": [ 26704, 26705, 26706, 26707, 26708, 26709, 26710, 26711, 26712, 26713, 26714, 26715 ],
            "W6END": [ 30407, 30408, 30409, 30410, 30411, 30412, 30413, 30414, 30415, 30416, 30417, 30418 ],
            "WW4BEG": [ 26716, 26717, 26718, 26719, 26720, 26721, 26722, 26723, 26724, 26725, 26726, 26727, 26728, 26729, 26730, 26731 ],
            "WW4END": [ 30419, 30420, 30421, 30422, 30423, 30424, 30425, 30426, 30427, 30428, 30429, 30430, 30431, 30432, 30433, 30434 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12880.2-12934.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 30435 ],
            "Co": [ 30181 ],
            "E1BEG": [ 30436, 30437, 30438, 30439 ],
            "E1END": [ 26733, 26734, 26735, 26736 ],
            "E2BEG": [ 30440, 30441, 30442, 30443, 30444, 30445, 30446, 30447 ],
            "E2BEGb": [ 30448, 30449, 30450, 30451, 30452, 30453, 30454, 30455 ],
            "E2END": [ 26745, 26746, 26747, 26748, 26749, 26750, 26751, 26752 ],
            "E2MID": [ 26737, 26738, 26739, 26740, 26741, 26742, 26743, 26744 ],
            "E6BEG": [ 30456, 30457, 30458, 30459, 30460, 30461, 30462, 30463, 30464, 30465, 30466, 30467 ],
            "E6END": [ 26753, 26754, 26755, 26756, 26757, 26758, 26759, 26760, 26761, 26762, 26763, 26764 ],
            "EE4BEG": [ 30468, 30469, 30470, 30471, 30472, 30473, 30474, 30475, 30476, 30477, 30478, 30479, 30480, 30481, 30482, 30483 ],
            "EE4END": [ 26765, 26766, 26767, 26768, 26769, 26770, 26771, 26772, 26773, 26774, 26775, 26776, 26777, 26778, 26779, 26780 ],
            "FrameData": [ 26781, 26782, 26783, 26784, 26785, 26786, 26787, 26788, 26789, 26790, 26791, 26792, 26793, 26794, 26795, 26796, 26797, 26798, 26799, 26800, 26801, 26802, 26803, 26804, 26805, 26806, 26807, 26808, 26809, 26810, 26811, 26812 ],
            "FrameData_O": [ 30484, 30485, 30486, 30487, 30488, 30489, 30490, 30491, 30492, 30493, 30494, 30495, 30496, 30497, 30498, 30499, 30500, 30501, 30502, 30503, 30504, 30505, 30506, 30507, 30508, 30509, 30510, 30511, 30512, 30513, 30514, 30515 ],
            "FrameStrobe": [ 30516, 30517, 30518, 30519, 30520, 30521, 30522, 30523, 30524, 30525, 30526, 30527, 30528, 30529, 30530, 30531, 30532, 30533, 30534, 30535 ],
            "FrameStrobe_O": [ 30262, 30263, 30264, 30265, 30266, 30267, 30268, 30269, 30270, 30271, 30272, 30273, 30274, 30275, 30276, 30277, 30278, 30279, 30280, 30281 ],
            "N1BEG": [ 30282, 30283, 30284, 30285 ],
            "N1END": [ 30536, 30537, 30538, 30539 ],
            "N2BEG": [ 30294, 30295, 30296, 30297, 30298, 30299, 30300, 30301 ],
            "N2BEGb": [ 30286, 30287, 30288, 30289, 30290, 30291, 30292, 30293 ],
            "N2END": [ 30540, 30541, 30542, 30543, 30544, 30545, 30546, 30547 ],
            "N2MID": [ 30548, 30549, 30550, 30551, 30552, 30553, 30554, 30555 ],
            "N4BEG": [ 30302, 30303, 30304, 30305, 30306, 30307, 30308, 30309, 30310, 30311, 30312, 30313, 30314, 30315, 30316, 30317 ],
            "N4END": [ 30556, 30557, 30558, 30559, 30560, 30561, 30562, 30563, 30564, 30565, 30566, 30567, 30568, 30569, 30570, 30571 ],
            "NN4BEG": [ 30318, 30319, 30320, 30321, 30322, 30323, 30324, 30325, 30326, 30327, 30328, 30329, 30330, 30331, 30332, 30333 ],
            "NN4END": [ 30572, 30573, 30574, 30575, 30576, 30577, 30578, 30579, 30580, 30581, 30582, 30583, 30584, 30585, 30586, 30587 ],
            "S1BEG": [ 30588, 30589, 30590, 30591 ],
            "S1END": [ 30334, 30335, 30336, 30337 ],
            "S2BEG": [ 30592, 30593, 30594, 30595, 30596, 30597, 30598, 30599 ],
            "S2BEGb": [ 30600, 30601, 30602, 30603, 30604, 30605, 30606, 30607 ],
            "S2END": [ 30346, 30347, 30348, 30349, 30350, 30351, 30352, 30353 ],
            "S2MID": [ 30338, 30339, 30340, 30341, 30342, 30343, 30344, 30345 ],
            "S4BEG": [ 30608, 30609, 30610, 30611, 30612, 30613, 30614, 30615, 30616, 30617, 30618, 30619, 30620, 30621, 30622, 30623 ],
            "S4END": [ 30354, 30355, 30356, 30357, 30358, 30359, 30360, 30361, 30362, 30363, 30364, 30365, 30366, 30367, 30368, 30369 ],
            "SS4BEG": [ 30624, 30625, 30626, 30627, 30628, 30629, 30630, 30631, 30632, 30633, 30634, 30635, 30636, 30637, 30638, 30639 ],
            "SS4END": [ 30370, 30371, 30372, 30373, 30374, 30375, 30376, 30377, 30378, 30379, 30380, 30381, 30382, 30383, 30384, 30385 ],
            "UserCLK": [ 30640 ],
            "UserCLKo": [ 30386 ],
            "W1BEG": [ 26938, 26939, 26940, 26941 ],
            "W1END": [ 30641, 30642, 30643, 30644 ],
            "W2BEG": [ 26950, 26951, 26952, 26953, 26954, 26955, 26956, 26957 ],
            "W2BEGb": [ 26942, 26943, 26944, 26945, 26946, 26947, 26948, 26949 ],
            "W2END": [ 30645, 30646, 30647, 30648, 30649, 30650, 30651, 30652 ],
            "W2MID": [ 30653, 30654, 30655, 30656, 30657, 30658, 30659, 30660 ],
            "W6BEG": [ 26958, 26959, 26960, 26961, 26962, 26963, 26964, 26965, 26966, 26967, 26968, 26969 ],
            "W6END": [ 30661, 30662, 30663, 30664, 30665, 30666, 30667, 30668, 30669, 30670, 30671, 30672 ],
            "WW4BEG": [ 26970, 26971, 26972, 26973, 26974, 26975, 26976, 26977, 26978, 26979, 26980, 26981, 26982, 26983, 26984, 26985 ],
            "WW4END": [ 30673, 30674, 30675, 30676, 30677, 30678, 30679, 30680, 30681, 30682, 30683, 30684, 30685, 30686, 30687, 30688 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single": {
          "hide_name": 0,
          "type": "S_term_single",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_S_term_single",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13206.15-13227.2"
          },
          "port_directions": {
            "Co": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Co": [ 30435 ],
            "FrameStrobe": [ 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263 ],
            "FrameStrobe_O": [ 30516, 30517, 30518, 30519, 30520, 30521, 30522, 30523, 30524, 30525, 30526, 30527, 30528, 30529, 30530, 30531, 30532, 30533, 30534, 30535 ],
            "N1BEG": [ 30536, 30537, 30538, 30539 ],
            "N2BEG": [ 30548, 30549, 30550, 30551, 30552, 30553, 30554, 30555 ],
            "N2BEGb": [ 30540, 30541, 30542, 30543, 30544, 30545, 30546, 30547 ],
            "N4BEG": [ 30556, 30557, 30558, 30559, 30560, 30561, 30562, 30563, 30564, 30565, 30566, 30567, 30568, 30569, 30570, 30571 ],
            "NN4BEG": [ 30572, 30573, 30574, 30575, 30576, 30577, 30578, 30579, 30580, 30581, 30582, 30583, 30584, 30585, 30586, 30587 ],
            "S1END": [ 30588, 30589, 30590, 30591 ],
            "S2END": [ 30600, 30601, 30602, 30603, 30604, 30605, 30606, 30607 ],
            "S2MID": [ 30592, 30593, 30594, 30595, 30596, 30597, 30598, 30599 ],
            "S4END": [ 30608, 30609, 30610, 30611, 30612, 30613, 30614, 30615, 30616, 30617, 30618, 30619, 30620, 30621, 30622, 30623 ],
            "SS4END": [ 30624, 30625, 30626, 30627, 30628, 30629, 30630, 30631, 30632, 30633, 30634, 30635, 30636, 30637, 30638, 30639 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 30640 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4849.2-4903.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 30689 ],
            "Co": [ 29146 ],
            "E1BEG": [ 30690, 30691, 30692, 30693 ],
            "E1END": [ 26987, 26988, 26989, 26990 ],
            "E2BEG": [ 30694, 30695, 30696, 30697, 30698, 30699, 30700, 30701 ],
            "E2BEGb": [ 30702, 30703, 30704, 30705, 30706, 30707, 30708, 30709 ],
            "E2END": [ 26999, 27000, 27001, 27002, 27003, 27004, 27005, 27006 ],
            "E2MID": [ 26991, 26992, 26993, 26994, 26995, 26996, 26997, 26998 ],
            "E6BEG": [ 30710, 30711, 30712, 30713, 30714, 30715, 30716, 30717, 30718, 30719, 30720, 30721 ],
            "E6END": [ 27007, 27008, 27009, 27010, 27011, 27012, 27013, 27014, 27015, 27016, 27017, 27018 ],
            "EE4BEG": [ 30722, 30723, 30724, 30725, 30726, 30727, 30728, 30729, 30730, 30731, 30732, 30733, 30734, 30735, 30736, 30737 ],
            "EE4END": [ 27019, 27020, 27021, 27022, 27023, 27024, 27025, 27026, 27027, 27028, 27029, 27030, 27031, 27032, 27033, 27034 ],
            "FrameData": [ 27035, 27036, 27037, 27038, 27039, 27040, 27041, 27042, 27043, 27044, 27045, 27046, 27047, 27048, 27049, 27050, 27051, 27052, 27053, 27054, 27055, 27056, 27057, 27058, 27059, 27060, 27061, 27062, 27063, 27064, 27065, 27066 ],
            "FrameData_O": [ 30738, 30739, 30740, 30741, 30742, 30743, 30744, 30745, 30746, 30747, 30748, 30749, 30750, 30751, 30752, 30753, 30754, 30755, 30756, 30757, 30758, 30759, 30760, 30761, 30762, 30763, 30764, 30765, 30766, 30767, 30768, 30769 ],
            "FrameStrobe": [ 30770, 30771, 30772, 30773, 30774, 30775, 30776, 30777, 30778, 30779, 30780, 30781, 30782, 30783, 30784, 30785, 30786, 30787, 30788, 30789 ],
            "FrameStrobe_O": [ 29147, 29148, 29149, 29150, 29151, 29152, 29153, 29154, 29155, 29156, 29157, 29158, 29159, 29160, 29161, 29162, 29163, 29164, 29165, 29166 ],
            "N1BEG": [ 29187, 29188, 29189, 29190 ],
            "N1END": [ 30790, 30791, 30792, 30793 ],
            "N2BEG": [ 29199, 29200, 29201, 29202, 29203, 29204, 29205, 29206 ],
            "N2BEGb": [ 29191, 29192, 29193, 29194, 29195, 29196, 29197, 29198 ],
            "N2END": [ 30794, 30795, 30796, 30797, 30798, 30799, 30800, 30801 ],
            "N2MID": [ 30802, 30803, 30804, 30805, 30806, 30807, 30808, 30809 ],
            "N4BEG": [ 29207, 29208, 29209, 29210, 29211, 29212, 29213, 29214, 29215, 29216, 29217, 29218, 29219, 29220, 29221, 29222 ],
            "N4END": [ 30810, 30811, 30812, 30813, 30814, 30815, 30816, 30817, 30818, 30819, 30820, 30821, 30822, 30823, 30824, 30825 ],
            "NN4BEG": [ 29223, 29224, 29225, 29226, 29227, 29228, 29229, 29230, 29231, 29232, 29233, 29234, 29235, 29236, 29237, 29238 ],
            "NN4END": [ 30826, 30827, 30828, 30829, 30830, 30831, 30832, 30833, 30834, 30835, 30836, 30837, 30838, 30839, 30840, 30841 ],
            "S1BEG": [ 30842, 30843, 30844, 30845 ],
            "S1END": [ 29239, 29240, 29241, 29242 ],
            "S2BEG": [ 30846, 30847, 30848, 30849, 30850, 30851, 30852, 30853 ],
            "S2BEGb": [ 30854, 30855, 30856, 30857, 30858, 30859, 30860, 30861 ],
            "S2END": [ 29251, 29252, 29253, 29254, 29255, 29256, 29257, 29258 ],
            "S2MID": [ 29243, 29244, 29245, 29246, 29247, 29248, 29249, 29250 ],
            "S4BEG": [ 30862, 30863, 30864, 30865, 30866, 30867, 30868, 30869, 30870, 30871, 30872, 30873, 30874, 30875, 30876, 30877 ],
            "S4END": [ 29259, 29260, 29261, 29262, 29263, 29264, 29265, 29266, 29267, 29268, 29269, 29270, 29271, 29272, 29273, 29274 ],
            "SS4BEG": [ 30878, 30879, 30880, 30881, 30882, 30883, 30884, 30885, 30886, 30887, 30888, 30889, 30890, 30891, 30892, 30893 ],
            "SS4END": [ 29275, 29276, 29277, 29278, 29279, 29280, 29281, 29282, 29283, 29284, 29285, 29286, 29287, 29288, 29289, 29290 ],
            "UserCLK": [ 30894 ],
            "UserCLKo": [ 29291 ],
            "W1BEG": [ 27192, 27193, 27194, 27195 ],
            "W1END": [ 30895, 30896, 30897, 30898 ],
            "W2BEG": [ 27204, 27205, 27206, 27207, 27208, 27209, 27210, 27211 ],
            "W2BEGb": [ 27196, 27197, 27198, 27199, 27200, 27201, 27202, 27203 ],
            "W2END": [ 30899, 30900, 30901, 30902, 30903, 30904, 30905, 30906 ],
            "W2MID": [ 30907, 30908, 30909, 30910, 30911, 30912, 30913, 30914 ],
            "W6BEG": [ 27212, 27213, 27214, 27215, 27216, 27217, 27218, 27219, 27220, 27221, 27222, 27223 ],
            "W6END": [ 30915, 30916, 30917, 30918, 30919, 30920, 30921, 30922, 30923, 30924, 30925, 30926 ],
            "WW4BEG": [ 27224, 27225, 27226, 27227, 27228, 27229, 27230, 27231, 27232, 27233, 27234, 27235, 27236, 27237, 27238, 27239 ],
            "WW4END": [ 30927, 30928, 30929, 30930, 30931, 30932, 30933, 30934, 30935, 30936, 30937, 30938, 30939, 30940, 30941, 30942 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5428.2-5482.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 30943 ],
            "Co": [ 30689 ],
            "E1BEG": [ 30944, 30945, 30946, 30947 ],
            "E1END": [ 27241, 27242, 27243, 27244 ],
            "E2BEG": [ 30948, 30949, 30950, 30951, 30952, 30953, 30954, 30955 ],
            "E2BEGb": [ 30956, 30957, 30958, 30959, 30960, 30961, 30962, 30963 ],
            "E2END": [ 27253, 27254, 27255, 27256, 27257, 27258, 27259, 27260 ],
            "E2MID": [ 27245, 27246, 27247, 27248, 27249, 27250, 27251, 27252 ],
            "E6BEG": [ 30964, 30965, 30966, 30967, 30968, 30969, 30970, 30971, 30972, 30973, 30974, 30975 ],
            "E6END": [ 27261, 27262, 27263, 27264, 27265, 27266, 27267, 27268, 27269, 27270, 27271, 27272 ],
            "EE4BEG": [ 30976, 30977, 30978, 30979, 30980, 30981, 30982, 30983, 30984, 30985, 30986, 30987, 30988, 30989, 30990, 30991 ],
            "EE4END": [ 27273, 27274, 27275, 27276, 27277, 27278, 27279, 27280, 27281, 27282, 27283, 27284, 27285, 27286, 27287, 27288 ],
            "FrameData": [ 27289, 27290, 27291, 27292, 27293, 27294, 27295, 27296, 27297, 27298, 27299, 27300, 27301, 27302, 27303, 27304, 27305, 27306, 27307, 27308, 27309, 27310, 27311, 27312, 27313, 27314, 27315, 27316, 27317, 27318, 27319, 27320 ],
            "FrameData_O": [ 30992, 30993, 30994, 30995, 30996, 30997, 30998, 30999, 31000, 31001, 31002, 31003, 31004, 31005, 31006, 31007, 31008, 31009, 31010, 31011, 31012, 31013, 31014, 31015, 31016, 31017, 31018, 31019, 31020, 31021, 31022, 31023 ],
            "FrameStrobe": [ 31024, 31025, 31026, 31027, 31028, 31029, 31030, 31031, 31032, 31033, 31034, 31035, 31036, 31037, 31038, 31039, 31040, 31041, 31042, 31043 ],
            "FrameStrobe_O": [ 30770, 30771, 30772, 30773, 30774, 30775, 30776, 30777, 30778, 30779, 30780, 30781, 30782, 30783, 30784, 30785, 30786, 30787, 30788, 30789 ],
            "N1BEG": [ 30790, 30791, 30792, 30793 ],
            "N1END": [ 31044, 31045, 31046, 31047 ],
            "N2BEG": [ 30802, 30803, 30804, 30805, 30806, 30807, 30808, 30809 ],
            "N2BEGb": [ 30794, 30795, 30796, 30797, 30798, 30799, 30800, 30801 ],
            "N2END": [ 31048, 31049, 31050, 31051, 31052, 31053, 31054, 31055 ],
            "N2MID": [ 31056, 31057, 31058, 31059, 31060, 31061, 31062, 31063 ],
            "N4BEG": [ 30810, 30811, 30812, 30813, 30814, 30815, 30816, 30817, 30818, 30819, 30820, 30821, 30822, 30823, 30824, 30825 ],
            "N4END": [ 31064, 31065, 31066, 31067, 31068, 31069, 31070, 31071, 31072, 31073, 31074, 31075, 31076, 31077, 31078, 31079 ],
            "NN4BEG": [ 30826, 30827, 30828, 30829, 30830, 30831, 30832, 30833, 30834, 30835, 30836, 30837, 30838, 30839, 30840, 30841 ],
            "NN4END": [ 31080, 31081, 31082, 31083, 31084, 31085, 31086, 31087, 31088, 31089, 31090, 31091, 31092, 31093, 31094, 31095 ],
            "S1BEG": [ 31096, 31097, 31098, 31099 ],
            "S1END": [ 30842, 30843, 30844, 30845 ],
            "S2BEG": [ 31100, 31101, 31102, 31103, 31104, 31105, 31106, 31107 ],
            "S2BEGb": [ 31108, 31109, 31110, 31111, 31112, 31113, 31114, 31115 ],
            "S2END": [ 30854, 30855, 30856, 30857, 30858, 30859, 30860, 30861 ],
            "S2MID": [ 30846, 30847, 30848, 30849, 30850, 30851, 30852, 30853 ],
            "S4BEG": [ 31116, 31117, 31118, 31119, 31120, 31121, 31122, 31123, 31124, 31125, 31126, 31127, 31128, 31129, 31130, 31131 ],
            "S4END": [ 30862, 30863, 30864, 30865, 30866, 30867, 30868, 30869, 30870, 30871, 30872, 30873, 30874, 30875, 30876, 30877 ],
            "SS4BEG": [ 31132, 31133, 31134, 31135, 31136, 31137, 31138, 31139, 31140, 31141, 31142, 31143, 31144, 31145, 31146, 31147 ],
            "SS4END": [ 30878, 30879, 30880, 30881, 30882, 30883, 30884, 30885, 30886, 30887, 30888, 30889, 30890, 30891, 30892, 30893 ],
            "UserCLK": [ 31148 ],
            "UserCLKo": [ 30894 ],
            "W1BEG": [ 27446, 27447, 27448, 27449 ],
            "W1END": [ 31149, 31150, 31151, 31152 ],
            "W2BEG": [ 27458, 27459, 27460, 27461, 27462, 27463, 27464, 27465 ],
            "W2BEGb": [ 27450, 27451, 27452, 27453, 27454, 27455, 27456, 27457 ],
            "W2END": [ 31153, 31154, 31155, 31156, 31157, 31158, 31159, 31160 ],
            "W2MID": [ 31161, 31162, 31163, 31164, 31165, 31166, 31167, 31168 ],
            "W6BEG": [ 27466, 27467, 27468, 27469, 27470, 27471, 27472, 27473, 27474, 27475, 27476, 27477 ],
            "W6END": [ 31169, 31170, 31171, 31172, 31173, 31174, 31175, 31176, 31177, 31178, 31179, 31180 ],
            "WW4BEG": [ 27478, 27479, 27480, 27481, 27482, 27483, 27484, 27485, 27486, 27487, 27488, 27489, 27490, 27491, 27492, 27493 ],
            "WW4END": [ 31181, 31182, 31183, 31184, 31185, 31186, 31187, 31188, 31189, 31190, 31191, 31192, 31193, 31194, 31195, 31196 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6091.2-6145.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 31197 ],
            "Co": [ 30943 ],
            "E1BEG": [ 31198, 31199, 31200, 31201 ],
            "E1END": [ 27495, 27496, 27497, 27498 ],
            "E2BEG": [ 31202, 31203, 31204, 31205, 31206, 31207, 31208, 31209 ],
            "E2BEGb": [ 31210, 31211, 31212, 31213, 31214, 31215, 31216, 31217 ],
            "E2END": [ 27507, 27508, 27509, 27510, 27511, 27512, 27513, 27514 ],
            "E2MID": [ 27499, 27500, 27501, 27502, 27503, 27504, 27505, 27506 ],
            "E6BEG": [ 31218, 31219, 31220, 31221, 31222, 31223, 31224, 31225, 31226, 31227, 31228, 31229 ],
            "E6END": [ 27515, 27516, 27517, 27518, 27519, 27520, 27521, 27522, 27523, 27524, 27525, 27526 ],
            "EE4BEG": [ 31230, 31231, 31232, 31233, 31234, 31235, 31236, 31237, 31238, 31239, 31240, 31241, 31242, 31243, 31244, 31245 ],
            "EE4END": [ 27527, 27528, 27529, 27530, 27531, 27532, 27533, 27534, 27535, 27536, 27537, 27538, 27539, 27540, 27541, 27542 ],
            "FrameData": [ 27543, 27544, 27545, 27546, 27547, 27548, 27549, 27550, 27551, 27552, 27553, 27554, 27555, 27556, 27557, 27558, 27559, 27560, 27561, 27562, 27563, 27564, 27565, 27566, 27567, 27568, 27569, 27570, 27571, 27572, 27573, 27574 ],
            "FrameData_O": [ 31246, 31247, 31248, 31249, 31250, 31251, 31252, 31253, 31254, 31255, 31256, 31257, 31258, 31259, 31260, 31261, 31262, 31263, 31264, 31265, 31266, 31267, 31268, 31269, 31270, 31271, 31272, 31273, 31274, 31275, 31276, 31277 ],
            "FrameStrobe": [ 31278, 31279, 31280, 31281, 31282, 31283, 31284, 31285, 31286, 31287, 31288, 31289, 31290, 31291, 31292, 31293, 31294, 31295, 31296, 31297 ],
            "FrameStrobe_O": [ 31024, 31025, 31026, 31027, 31028, 31029, 31030, 31031, 31032, 31033, 31034, 31035, 31036, 31037, 31038, 31039, 31040, 31041, 31042, 31043 ],
            "N1BEG": [ 31044, 31045, 31046, 31047 ],
            "N1END": [ 31298, 31299, 31300, 31301 ],
            "N2BEG": [ 31056, 31057, 31058, 31059, 31060, 31061, 31062, 31063 ],
            "N2BEGb": [ 31048, 31049, 31050, 31051, 31052, 31053, 31054, 31055 ],
            "N2END": [ 31302, 31303, 31304, 31305, 31306, 31307, 31308, 31309 ],
            "N2MID": [ 31310, 31311, 31312, 31313, 31314, 31315, 31316, 31317 ],
            "N4BEG": [ 31064, 31065, 31066, 31067, 31068, 31069, 31070, 31071, 31072, 31073, 31074, 31075, 31076, 31077, 31078, 31079 ],
            "N4END": [ 31318, 31319, 31320, 31321, 31322, 31323, 31324, 31325, 31326, 31327, 31328, 31329, 31330, 31331, 31332, 31333 ],
            "NN4BEG": [ 31080, 31081, 31082, 31083, 31084, 31085, 31086, 31087, 31088, 31089, 31090, 31091, 31092, 31093, 31094, 31095 ],
            "NN4END": [ 31334, 31335, 31336, 31337, 31338, 31339, 31340, 31341, 31342, 31343, 31344, 31345, 31346, 31347, 31348, 31349 ],
            "S1BEG": [ 31350, 31351, 31352, 31353 ],
            "S1END": [ 31096, 31097, 31098, 31099 ],
            "S2BEG": [ 31354, 31355, 31356, 31357, 31358, 31359, 31360, 31361 ],
            "S2BEGb": [ 31362, 31363, 31364, 31365, 31366, 31367, 31368, 31369 ],
            "S2END": [ 31108, 31109, 31110, 31111, 31112, 31113, 31114, 31115 ],
            "S2MID": [ 31100, 31101, 31102, 31103, 31104, 31105, 31106, 31107 ],
            "S4BEG": [ 31370, 31371, 31372, 31373, 31374, 31375, 31376, 31377, 31378, 31379, 31380, 31381, 31382, 31383, 31384, 31385 ],
            "S4END": [ 31116, 31117, 31118, 31119, 31120, 31121, 31122, 31123, 31124, 31125, 31126, 31127, 31128, 31129, 31130, 31131 ],
            "SS4BEG": [ 31386, 31387, 31388, 31389, 31390, 31391, 31392, 31393, 31394, 31395, 31396, 31397, 31398, 31399, 31400, 31401 ],
            "SS4END": [ 31132, 31133, 31134, 31135, 31136, 31137, 31138, 31139, 31140, 31141, 31142, 31143, 31144, 31145, 31146, 31147 ],
            "UserCLK": [ 31402 ],
            "UserCLKo": [ 31148 ],
            "W1BEG": [ 27700, 27701, 27702, 27703 ],
            "W1END": [ 31403, 31404, 31405, 31406 ],
            "W2BEG": [ 27712, 27713, 27714, 27715, 27716, 27717, 27718, 27719 ],
            "W2BEGb": [ 27704, 27705, 27706, 27707, 27708, 27709, 27710, 27711 ],
            "W2END": [ 31407, 31408, 31409, 31410, 31411, 31412, 31413, 31414 ],
            "W2MID": [ 31415, 31416, 31417, 31418, 31419, 31420, 31421, 31422 ],
            "W6BEG": [ 27720, 27721, 27722, 27723, 27724, 27725, 27726, 27727, 27728, 27729, 27730, 27731 ],
            "W6END": [ 31423, 31424, 31425, 31426, 31427, 31428, 31429, 31430, 31431, 31432, 31433, 31434 ],
            "WW4BEG": [ 27732, 27733, 27734, 27735, 27736, 27737, 27738, 27739, 27740, 27741, 27742, 27743, 27744, 27745, 27746, 27747 ],
            "WW4END": [ 31435, 31436, 31437, 31438, 31439, 31440, 31441, 31442, 31443, 31444, 31445, 31446, 31447, 31448, 31449, 31450 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6670.2-6724.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 31451 ],
            "Co": [ 31197 ],
            "E1BEG": [ 31452, 31453, 31454, 31455 ],
            "E1END": [ 27749, 27750, 27751, 27752 ],
            "E2BEG": [ 31456, 31457, 31458, 31459, 31460, 31461, 31462, 31463 ],
            "E2BEGb": [ 31464, 31465, 31466, 31467, 31468, 31469, 31470, 31471 ],
            "E2END": [ 27761, 27762, 27763, 27764, 27765, 27766, 27767, 27768 ],
            "E2MID": [ 27753, 27754, 27755, 27756, 27757, 27758, 27759, 27760 ],
            "E6BEG": [ 31472, 31473, 31474, 31475, 31476, 31477, 31478, 31479, 31480, 31481, 31482, 31483 ],
            "E6END": [ 27769, 27770, 27771, 27772, 27773, 27774, 27775, 27776, 27777, 27778, 27779, 27780 ],
            "EE4BEG": [ 31484, 31485, 31486, 31487, 31488, 31489, 31490, 31491, 31492, 31493, 31494, 31495, 31496, 31497, 31498, 31499 ],
            "EE4END": [ 27781, 27782, 27783, 27784, 27785, 27786, 27787, 27788, 27789, 27790, 27791, 27792, 27793, 27794, 27795, 27796 ],
            "FrameData": [ 27797, 27798, 27799, 27800, 27801, 27802, 27803, 27804, 27805, 27806, 27807, 27808, 27809, 27810, 27811, 27812, 27813, 27814, 27815, 27816, 27817, 27818, 27819, 27820, 27821, 27822, 27823, 27824, 27825, 27826, 27827, 27828 ],
            "FrameData_O": [ 31500, 31501, 31502, 31503, 31504, 31505, 31506, 31507, 31508, 31509, 31510, 31511, 31512, 31513, 31514, 31515, 31516, 31517, 31518, 31519, 31520, 31521, 31522, 31523, 31524, 31525, 31526, 31527, 31528, 31529, 31530, 31531 ],
            "FrameStrobe": [ 31532, 31533, 31534, 31535, 31536, 31537, 31538, 31539, 31540, 31541, 31542, 31543, 31544, 31545, 31546, 31547, 31548, 31549, 31550, 31551 ],
            "FrameStrobe_O": [ 31278, 31279, 31280, 31281, 31282, 31283, 31284, 31285, 31286, 31287, 31288, 31289, 31290, 31291, 31292, 31293, 31294, 31295, 31296, 31297 ],
            "N1BEG": [ 31298, 31299, 31300, 31301 ],
            "N1END": [ 31552, 31553, 31554, 31555 ],
            "N2BEG": [ 31310, 31311, 31312, 31313, 31314, 31315, 31316, 31317 ],
            "N2BEGb": [ 31302, 31303, 31304, 31305, 31306, 31307, 31308, 31309 ],
            "N2END": [ 31556, 31557, 31558, 31559, 31560, 31561, 31562, 31563 ],
            "N2MID": [ 31564, 31565, 31566, 31567, 31568, 31569, 31570, 31571 ],
            "N4BEG": [ 31318, 31319, 31320, 31321, 31322, 31323, 31324, 31325, 31326, 31327, 31328, 31329, 31330, 31331, 31332, 31333 ],
            "N4END": [ 31572, 31573, 31574, 31575, 31576, 31577, 31578, 31579, 31580, 31581, 31582, 31583, 31584, 31585, 31586, 31587 ],
            "NN4BEG": [ 31334, 31335, 31336, 31337, 31338, 31339, 31340, 31341, 31342, 31343, 31344, 31345, 31346, 31347, 31348, 31349 ],
            "NN4END": [ 31588, 31589, 31590, 31591, 31592, 31593, 31594, 31595, 31596, 31597, 31598, 31599, 31600, 31601, 31602, 31603 ],
            "S1BEG": [ 31604, 31605, 31606, 31607 ],
            "S1END": [ 31350, 31351, 31352, 31353 ],
            "S2BEG": [ 31608, 31609, 31610, 31611, 31612, 31613, 31614, 31615 ],
            "S2BEGb": [ 31616, 31617, 31618, 31619, 31620, 31621, 31622, 31623 ],
            "S2END": [ 31362, 31363, 31364, 31365, 31366, 31367, 31368, 31369 ],
            "S2MID": [ 31354, 31355, 31356, 31357, 31358, 31359, 31360, 31361 ],
            "S4BEG": [ 31624, 31625, 31626, 31627, 31628, 31629, 31630, 31631, 31632, 31633, 31634, 31635, 31636, 31637, 31638, 31639 ],
            "S4END": [ 31370, 31371, 31372, 31373, 31374, 31375, 31376, 31377, 31378, 31379, 31380, 31381, 31382, 31383, 31384, 31385 ],
            "SS4BEG": [ 31640, 31641, 31642, 31643, 31644, 31645, 31646, 31647, 31648, 31649, 31650, 31651, 31652, 31653, 31654, 31655 ],
            "SS4END": [ 31386, 31387, 31388, 31389, 31390, 31391, 31392, 31393, 31394, 31395, 31396, 31397, 31398, 31399, 31400, 31401 ],
            "UserCLK": [ 31656 ],
            "UserCLKo": [ 31402 ],
            "W1BEG": [ 27954, 27955, 27956, 27957 ],
            "W1END": [ 31657, 31658, 31659, 31660 ],
            "W2BEG": [ 27966, 27967, 27968, 27969, 27970, 27971, 27972, 27973 ],
            "W2BEGb": [ 27958, 27959, 27960, 27961, 27962, 27963, 27964, 27965 ],
            "W2END": [ 31661, 31662, 31663, 31664, 31665, 31666, 31667, 31668 ],
            "W2MID": [ 31669, 31670, 31671, 31672, 31673, 31674, 31675, 31676 ],
            "W6BEG": [ 27974, 27975, 27976, 27977, 27978, 27979, 27980, 27981, 27982, 27983, 27984, 27985 ],
            "W6END": [ 31677, 31678, 31679, 31680, 31681, 31682, 31683, 31684, 31685, 31686, 31687, 31688 ],
            "WW4BEG": [ 27986, 27987, 27988, 27989, 27990, 27991, 27992, 27993, 27994, 27995, 27996, 27997, 27998, 27999, 28000, 28001 ],
            "WW4END": [ 31689, 31690, 31691, 31692, 31693, 31694, 31695, 31696, 31697, 31698, 31699, 31700, 31701, 31702, 31703, 31704 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7333.2-7387.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 31705 ],
            "Co": [ 31451 ],
            "E1BEG": [ 31706, 31707, 31708, 31709 ],
            "E1END": [ 28003, 28004, 28005, 28006 ],
            "E2BEG": [ 31710, 31711, 31712, 31713, 31714, 31715, 31716, 31717 ],
            "E2BEGb": [ 31718, 31719, 31720, 31721, 31722, 31723, 31724, 31725 ],
            "E2END": [ 28015, 28016, 28017, 28018, 28019, 28020, 28021, 28022 ],
            "E2MID": [ 28007, 28008, 28009, 28010, 28011, 28012, 28013, 28014 ],
            "E6BEG": [ 31726, 31727, 31728, 31729, 31730, 31731, 31732, 31733, 31734, 31735, 31736, 31737 ],
            "E6END": [ 28023, 28024, 28025, 28026, 28027, 28028, 28029, 28030, 28031, 28032, 28033, 28034 ],
            "EE4BEG": [ 31738, 31739, 31740, 31741, 31742, 31743, 31744, 31745, 31746, 31747, 31748, 31749, 31750, 31751, 31752, 31753 ],
            "EE4END": [ 28035, 28036, 28037, 28038, 28039, 28040, 28041, 28042, 28043, 28044, 28045, 28046, 28047, 28048, 28049, 28050 ],
            "FrameData": [ 28051, 28052, 28053, 28054, 28055, 28056, 28057, 28058, 28059, 28060, 28061, 28062, 28063, 28064, 28065, 28066, 28067, 28068, 28069, 28070, 28071, 28072, 28073, 28074, 28075, 28076, 28077, 28078, 28079, 28080, 28081, 28082 ],
            "FrameData_O": [ 31754, 31755, 31756, 31757, 31758, 31759, 31760, 31761, 31762, 31763, 31764, 31765, 31766, 31767, 31768, 31769, 31770, 31771, 31772, 31773, 31774, 31775, 31776, 31777, 31778, 31779, 31780, 31781, 31782, 31783, 31784, 31785 ],
            "FrameStrobe": [ 31786, 31787, 31788, 31789, 31790, 31791, 31792, 31793, 31794, 31795, 31796, 31797, 31798, 31799, 31800, 31801, 31802, 31803, 31804, 31805 ],
            "FrameStrobe_O": [ 31532, 31533, 31534, 31535, 31536, 31537, 31538, 31539, 31540, 31541, 31542, 31543, 31544, 31545, 31546, 31547, 31548, 31549, 31550, 31551 ],
            "N1BEG": [ 31552, 31553, 31554, 31555 ],
            "N1END": [ 31806, 31807, 31808, 31809 ],
            "N2BEG": [ 31564, 31565, 31566, 31567, 31568, 31569, 31570, 31571 ],
            "N2BEGb": [ 31556, 31557, 31558, 31559, 31560, 31561, 31562, 31563 ],
            "N2END": [ 31810, 31811, 31812, 31813, 31814, 31815, 31816, 31817 ],
            "N2MID": [ 31818, 31819, 31820, 31821, 31822, 31823, 31824, 31825 ],
            "N4BEG": [ 31572, 31573, 31574, 31575, 31576, 31577, 31578, 31579, 31580, 31581, 31582, 31583, 31584, 31585, 31586, 31587 ],
            "N4END": [ 31826, 31827, 31828, 31829, 31830, 31831, 31832, 31833, 31834, 31835, 31836, 31837, 31838, 31839, 31840, 31841 ],
            "NN4BEG": [ 31588, 31589, 31590, 31591, 31592, 31593, 31594, 31595, 31596, 31597, 31598, 31599, 31600, 31601, 31602, 31603 ],
            "NN4END": [ 31842, 31843, 31844, 31845, 31846, 31847, 31848, 31849, 31850, 31851, 31852, 31853, 31854, 31855, 31856, 31857 ],
            "S1BEG": [ 31858, 31859, 31860, 31861 ],
            "S1END": [ 31604, 31605, 31606, 31607 ],
            "S2BEG": [ 31862, 31863, 31864, 31865, 31866, 31867, 31868, 31869 ],
            "S2BEGb": [ 31870, 31871, 31872, 31873, 31874, 31875, 31876, 31877 ],
            "S2END": [ 31616, 31617, 31618, 31619, 31620, 31621, 31622, 31623 ],
            "S2MID": [ 31608, 31609, 31610, 31611, 31612, 31613, 31614, 31615 ],
            "S4BEG": [ 31878, 31879, 31880, 31881, 31882, 31883, 31884, 31885, 31886, 31887, 31888, 31889, 31890, 31891, 31892, 31893 ],
            "S4END": [ 31624, 31625, 31626, 31627, 31628, 31629, 31630, 31631, 31632, 31633, 31634, 31635, 31636, 31637, 31638, 31639 ],
            "SS4BEG": [ 31894, 31895, 31896, 31897, 31898, 31899, 31900, 31901, 31902, 31903, 31904, 31905, 31906, 31907, 31908, 31909 ],
            "SS4END": [ 31640, 31641, 31642, 31643, 31644, 31645, 31646, 31647, 31648, 31649, 31650, 31651, 31652, 31653, 31654, 31655 ],
            "UserCLK": [ 31910 ],
            "UserCLKo": [ 31656 ],
            "W1BEG": [ 28208, 28209, 28210, 28211 ],
            "W1END": [ 31911, 31912, 31913, 31914 ],
            "W2BEG": [ 28220, 28221, 28222, 28223, 28224, 28225, 28226, 28227 ],
            "W2BEGb": [ 28212, 28213, 28214, 28215, 28216, 28217, 28218, 28219 ],
            "W2END": [ 31915, 31916, 31917, 31918, 31919, 31920, 31921, 31922 ],
            "W2MID": [ 31923, 31924, 31925, 31926, 31927, 31928, 31929, 31930 ],
            "W6BEG": [ 28228, 28229, 28230, 28231, 28232, 28233, 28234, 28235, 28236, 28237, 28238, 28239 ],
            "W6END": [ 31931, 31932, 31933, 31934, 31935, 31936, 31937, 31938, 31939, 31940, 31941, 31942 ],
            "WW4BEG": [ 28240, 28241, 28242, 28243, 28244, 28245, 28246, 28247, 28248, 28249, 28250, 28251, 28252, 28253, 28254, 28255 ],
            "WW4END": [ 31943, 31944, 31945, 31946, 31947, 31948, 31949, 31950, 31951, 31952, 31953, 31954, 31955, 31956, 31957, 31958 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7912.2-7966.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 31959 ],
            "Co": [ 31705 ],
            "E1BEG": [ 31960, 31961, 31962, 31963 ],
            "E1END": [ 28257, 28258, 28259, 28260 ],
            "E2BEG": [ 31964, 31965, 31966, 31967, 31968, 31969, 31970, 31971 ],
            "E2BEGb": [ 31972, 31973, 31974, 31975, 31976, 31977, 31978, 31979 ],
            "E2END": [ 28269, 28270, 28271, 28272, 28273, 28274, 28275, 28276 ],
            "E2MID": [ 28261, 28262, 28263, 28264, 28265, 28266, 28267, 28268 ],
            "E6BEG": [ 31980, 31981, 31982, 31983, 31984, 31985, 31986, 31987, 31988, 31989, 31990, 31991 ],
            "E6END": [ 28277, 28278, 28279, 28280, 28281, 28282, 28283, 28284, 28285, 28286, 28287, 28288 ],
            "EE4BEG": [ 31992, 31993, 31994, 31995, 31996, 31997, 31998, 31999, 32000, 32001, 32002, 32003, 32004, 32005, 32006, 32007 ],
            "EE4END": [ 28289, 28290, 28291, 28292, 28293, 28294, 28295, 28296, 28297, 28298, 28299, 28300, 28301, 28302, 28303, 28304 ],
            "FrameData": [ 28305, 28306, 28307, 28308, 28309, 28310, 28311, 28312, 28313, 28314, 28315, 28316, 28317, 28318, 28319, 28320, 28321, 28322, 28323, 28324, 28325, 28326, 28327, 28328, 28329, 28330, 28331, 28332, 28333, 28334, 28335, 28336 ],
            "FrameData_O": [ 32008, 32009, 32010, 32011, 32012, 32013, 32014, 32015, 32016, 32017, 32018, 32019, 32020, 32021, 32022, 32023, 32024, 32025, 32026, 32027, 32028, 32029, 32030, 32031, 32032, 32033, 32034, 32035, 32036, 32037, 32038, 32039 ],
            "FrameStrobe": [ 32040, 32041, 32042, 32043, 32044, 32045, 32046, 32047, 32048, 32049, 32050, 32051, 32052, 32053, 32054, 32055, 32056, 32057, 32058, 32059 ],
            "FrameStrobe_O": [ 31786, 31787, 31788, 31789, 31790, 31791, 31792, 31793, 31794, 31795, 31796, 31797, 31798, 31799, 31800, 31801, 31802, 31803, 31804, 31805 ],
            "N1BEG": [ 31806, 31807, 31808, 31809 ],
            "N1END": [ 32060, 32061, 32062, 32063 ],
            "N2BEG": [ 31818, 31819, 31820, 31821, 31822, 31823, 31824, 31825 ],
            "N2BEGb": [ 31810, 31811, 31812, 31813, 31814, 31815, 31816, 31817 ],
            "N2END": [ 32064, 32065, 32066, 32067, 32068, 32069, 32070, 32071 ],
            "N2MID": [ 32072, 32073, 32074, 32075, 32076, 32077, 32078, 32079 ],
            "N4BEG": [ 31826, 31827, 31828, 31829, 31830, 31831, 31832, 31833, 31834, 31835, 31836, 31837, 31838, 31839, 31840, 31841 ],
            "N4END": [ 32080, 32081, 32082, 32083, 32084, 32085, 32086, 32087, 32088, 32089, 32090, 32091, 32092, 32093, 32094, 32095 ],
            "NN4BEG": [ 31842, 31843, 31844, 31845, 31846, 31847, 31848, 31849, 31850, 31851, 31852, 31853, 31854, 31855, 31856, 31857 ],
            "NN4END": [ 32096, 32097, 32098, 32099, 32100, 32101, 32102, 32103, 32104, 32105, 32106, 32107, 32108, 32109, 32110, 32111 ],
            "S1BEG": [ 32112, 32113, 32114, 32115 ],
            "S1END": [ 31858, 31859, 31860, 31861 ],
            "S2BEG": [ 32116, 32117, 32118, 32119, 32120, 32121, 32122, 32123 ],
            "S2BEGb": [ 32124, 32125, 32126, 32127, 32128, 32129, 32130, 32131 ],
            "S2END": [ 31870, 31871, 31872, 31873, 31874, 31875, 31876, 31877 ],
            "S2MID": [ 31862, 31863, 31864, 31865, 31866, 31867, 31868, 31869 ],
            "S4BEG": [ 32132, 32133, 32134, 32135, 32136, 32137, 32138, 32139, 32140, 32141, 32142, 32143, 32144, 32145, 32146, 32147 ],
            "S4END": [ 31878, 31879, 31880, 31881, 31882, 31883, 31884, 31885, 31886, 31887, 31888, 31889, 31890, 31891, 31892, 31893 ],
            "SS4BEG": [ 32148, 32149, 32150, 32151, 32152, 32153, 32154, 32155, 32156, 32157, 32158, 32159, 32160, 32161, 32162, 32163 ],
            "SS4END": [ 31894, 31895, 31896, 31897, 31898, 31899, 31900, 31901, 31902, 31903, 31904, 31905, 31906, 31907, 31908, 31909 ],
            "UserCLK": [ 32164 ],
            "UserCLKo": [ 31910 ],
            "W1BEG": [ 28462, 28463, 28464, 28465 ],
            "W1END": [ 32165, 32166, 32167, 32168 ],
            "W2BEG": [ 28474, 28475, 28476, 28477, 28478, 28479, 28480, 28481 ],
            "W2BEGb": [ 28466, 28467, 28468, 28469, 28470, 28471, 28472, 28473 ],
            "W2END": [ 32169, 32170, 32171, 32172, 32173, 32174, 32175, 32176 ],
            "W2MID": [ 32177, 32178, 32179, 32180, 32181, 32182, 32183, 32184 ],
            "W6BEG": [ 28482, 28483, 28484, 28485, 28486, 28487, 28488, 28489, 28490, 28491, 28492, 28493 ],
            "W6END": [ 32185, 32186, 32187, 32188, 32189, 32190, 32191, 32192, 32193, 32194, 32195, 32196 ],
            "WW4BEG": [ 28494, 28495, 28496, 28497, 28498, 28499, 28500, 28501, 28502, 28503, 28504, 28505, 28506, 28507, 28508, 28509 ],
            "WW4END": [ 32197, 32198, 32199, 32200, 32201, 32202, 32203, 32204, 32205, 32206, 32207, 32208, 32209, 32210, 32211, 32212 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8575.2-8629.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 32213 ],
            "Co": [ 31959 ],
            "E1BEG": [ 32214, 32215, 32216, 32217 ],
            "E1END": [ 28511, 28512, 28513, 28514 ],
            "E2BEG": [ 32218, 32219, 32220, 32221, 32222, 32223, 32224, 32225 ],
            "E2BEGb": [ 32226, 32227, 32228, 32229, 32230, 32231, 32232, 32233 ],
            "E2END": [ 28523, 28524, 28525, 28526, 28527, 28528, 28529, 28530 ],
            "E2MID": [ 28515, 28516, 28517, 28518, 28519, 28520, 28521, 28522 ],
            "E6BEG": [ 32234, 32235, 32236, 32237, 32238, 32239, 32240, 32241, 32242, 32243, 32244, 32245 ],
            "E6END": [ 28531, 28532, 28533, 28534, 28535, 28536, 28537, 28538, 28539, 28540, 28541, 28542 ],
            "EE4BEG": [ 32246, 32247, 32248, 32249, 32250, 32251, 32252, 32253, 32254, 32255, 32256, 32257, 32258, 32259, 32260, 32261 ],
            "EE4END": [ 28543, 28544, 28545, 28546, 28547, 28548, 28549, 28550, 28551, 28552, 28553, 28554, 28555, 28556, 28557, 28558 ],
            "FrameData": [ 28559, 28560, 28561, 28562, 28563, 28564, 28565, 28566, 28567, 28568, 28569, 28570, 28571, 28572, 28573, 28574, 28575, 28576, 28577, 28578, 28579, 28580, 28581, 28582, 28583, 28584, 28585, 28586, 28587, 28588, 28589, 28590 ],
            "FrameData_O": [ 32262, 32263, 32264, 32265, 32266, 32267, 32268, 32269, 32270, 32271, 32272, 32273, 32274, 32275, 32276, 32277, 32278, 32279, 32280, 32281, 32282, 32283, 32284, 32285, 32286, 32287, 32288, 32289, 32290, 32291, 32292, 32293 ],
            "FrameStrobe": [ 32294, 32295, 32296, 32297, 32298, 32299, 32300, 32301, 32302, 32303, 32304, 32305, 32306, 32307, 32308, 32309, 32310, 32311, 32312, 32313 ],
            "FrameStrobe_O": [ 32040, 32041, 32042, 32043, 32044, 32045, 32046, 32047, 32048, 32049, 32050, 32051, 32052, 32053, 32054, 32055, 32056, 32057, 32058, 32059 ],
            "N1BEG": [ 32060, 32061, 32062, 32063 ],
            "N1END": [ 32314, 32315, 32316, 32317 ],
            "N2BEG": [ 32072, 32073, 32074, 32075, 32076, 32077, 32078, 32079 ],
            "N2BEGb": [ 32064, 32065, 32066, 32067, 32068, 32069, 32070, 32071 ],
            "N2END": [ 32318, 32319, 32320, 32321, 32322, 32323, 32324, 32325 ],
            "N2MID": [ 32326, 32327, 32328, 32329, 32330, 32331, 32332, 32333 ],
            "N4BEG": [ 32080, 32081, 32082, 32083, 32084, 32085, 32086, 32087, 32088, 32089, 32090, 32091, 32092, 32093, 32094, 32095 ],
            "N4END": [ 32334, 32335, 32336, 32337, 32338, 32339, 32340, 32341, 32342, 32343, 32344, 32345, 32346, 32347, 32348, 32349 ],
            "NN4BEG": [ 32096, 32097, 32098, 32099, 32100, 32101, 32102, 32103, 32104, 32105, 32106, 32107, 32108, 32109, 32110, 32111 ],
            "NN4END": [ 32350, 32351, 32352, 32353, 32354, 32355, 32356, 32357, 32358, 32359, 32360, 32361, 32362, 32363, 32364, 32365 ],
            "S1BEG": [ 32366, 32367, 32368, 32369 ],
            "S1END": [ 32112, 32113, 32114, 32115 ],
            "S2BEG": [ 32370, 32371, 32372, 32373, 32374, 32375, 32376, 32377 ],
            "S2BEGb": [ 32378, 32379, 32380, 32381, 32382, 32383, 32384, 32385 ],
            "S2END": [ 32124, 32125, 32126, 32127, 32128, 32129, 32130, 32131 ],
            "S2MID": [ 32116, 32117, 32118, 32119, 32120, 32121, 32122, 32123 ],
            "S4BEG": [ 32386, 32387, 32388, 32389, 32390, 32391, 32392, 32393, 32394, 32395, 32396, 32397, 32398, 32399, 32400, 32401 ],
            "S4END": [ 32132, 32133, 32134, 32135, 32136, 32137, 32138, 32139, 32140, 32141, 32142, 32143, 32144, 32145, 32146, 32147 ],
            "SS4BEG": [ 32402, 32403, 32404, 32405, 32406, 32407, 32408, 32409, 32410, 32411, 32412, 32413, 32414, 32415, 32416, 32417 ],
            "SS4END": [ 32148, 32149, 32150, 32151, 32152, 32153, 32154, 32155, 32156, 32157, 32158, 32159, 32160, 32161, 32162, 32163 ],
            "UserCLK": [ 32418 ],
            "UserCLKo": [ 32164 ],
            "W1BEG": [ 28716, 28717, 28718, 28719 ],
            "W1END": [ 32419, 32420, 32421, 32422 ],
            "W2BEG": [ 28728, 28729, 28730, 28731, 28732, 28733, 28734, 28735 ],
            "W2BEGb": [ 28720, 28721, 28722, 28723, 28724, 28725, 28726, 28727 ],
            "W2END": [ 32423, 32424, 32425, 32426, 32427, 32428, 32429, 32430 ],
            "W2MID": [ 32431, 32432, 32433, 32434, 32435, 32436, 32437, 32438 ],
            "W6BEG": [ 28736, 28737, 28738, 28739, 28740, 28741, 28742, 28743, 28744, 28745, 28746, 28747 ],
            "W6END": [ 32439, 32440, 32441, 32442, 32443, 32444, 32445, 32446, 32447, 32448, 32449, 32450 ],
            "WW4BEG": [ 28748, 28749, 28750, 28751, 28752, 28753, 28754, 28755, 28756, 28757, 28758, 28759, 28760, 28761, 28762, 28763 ],
            "WW4END": [ 32451, 32452, 32453, 32454, 32455, 32456, 32457, 32458, 32459, 32460, 32461, 32462, 32463, 32464, 32465, 32466 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9154.2-9208.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 32467 ],
            "Co": [ 32213 ],
            "E1BEG": [ 32468, 32469, 32470, 32471 ],
            "E1END": [ 28765, 28766, 28767, 28768 ],
            "E2BEG": [ 32472, 32473, 32474, 32475, 32476, 32477, 32478, 32479 ],
            "E2BEGb": [ 32480, 32481, 32482, 32483, 32484, 32485, 32486, 32487 ],
            "E2END": [ 28777, 28778, 28779, 28780, 28781, 28782, 28783, 28784 ],
            "E2MID": [ 28769, 28770, 28771, 28772, 28773, 28774, 28775, 28776 ],
            "E6BEG": [ 32488, 32489, 32490, 32491, 32492, 32493, 32494, 32495, 32496, 32497, 32498, 32499 ],
            "E6END": [ 28785, 28786, 28787, 28788, 28789, 28790, 28791, 28792, 28793, 28794, 28795, 28796 ],
            "EE4BEG": [ 32500, 32501, 32502, 32503, 32504, 32505, 32506, 32507, 32508, 32509, 32510, 32511, 32512, 32513, 32514, 32515 ],
            "EE4END": [ 28797, 28798, 28799, 28800, 28801, 28802, 28803, 28804, 28805, 28806, 28807, 28808, 28809, 28810, 28811, 28812 ],
            "FrameData": [ 28813, 28814, 28815, 28816, 28817, 28818, 28819, 28820, 28821, 28822, 28823, 28824, 28825, 28826, 28827, 28828, 28829, 28830, 28831, 28832, 28833, 28834, 28835, 28836, 28837, 28838, 28839, 28840, 28841, 28842, 28843, 28844 ],
            "FrameData_O": [ 32516, 32517, 32518, 32519, 32520, 32521, 32522, 32523, 32524, 32525, 32526, 32527, 32528, 32529, 32530, 32531, 32532, 32533, 32534, 32535, 32536, 32537, 32538, 32539, 32540, 32541, 32542, 32543, 32544, 32545, 32546, 32547 ],
            "FrameStrobe": [ 32548, 32549, 32550, 32551, 32552, 32553, 32554, 32555, 32556, 32557, 32558, 32559, 32560, 32561, 32562, 32563, 32564, 32565, 32566, 32567 ],
            "FrameStrobe_O": [ 32294, 32295, 32296, 32297, 32298, 32299, 32300, 32301, 32302, 32303, 32304, 32305, 32306, 32307, 32308, 32309, 32310, 32311, 32312, 32313 ],
            "N1BEG": [ 32314, 32315, 32316, 32317 ],
            "N1END": [ 32568, 32569, 32570, 32571 ],
            "N2BEG": [ 32326, 32327, 32328, 32329, 32330, 32331, 32332, 32333 ],
            "N2BEGb": [ 32318, 32319, 32320, 32321, 32322, 32323, 32324, 32325 ],
            "N2END": [ 32572, 32573, 32574, 32575, 32576, 32577, 32578, 32579 ],
            "N2MID": [ 32580, 32581, 32582, 32583, 32584, 32585, 32586, 32587 ],
            "N4BEG": [ 32334, 32335, 32336, 32337, 32338, 32339, 32340, 32341, 32342, 32343, 32344, 32345, 32346, 32347, 32348, 32349 ],
            "N4END": [ 32588, 32589, 32590, 32591, 32592, 32593, 32594, 32595, 32596, 32597, 32598, 32599, 32600, 32601, 32602, 32603 ],
            "NN4BEG": [ 32350, 32351, 32352, 32353, 32354, 32355, 32356, 32357, 32358, 32359, 32360, 32361, 32362, 32363, 32364, 32365 ],
            "NN4END": [ 32604, 32605, 32606, 32607, 32608, 32609, 32610, 32611, 32612, 32613, 32614, 32615, 32616, 32617, 32618, 32619 ],
            "S1BEG": [ 32620, 32621, 32622, 32623 ],
            "S1END": [ 32366, 32367, 32368, 32369 ],
            "S2BEG": [ 32624, 32625, 32626, 32627, 32628, 32629, 32630, 32631 ],
            "S2BEGb": [ 32632, 32633, 32634, 32635, 32636, 32637, 32638, 32639 ],
            "S2END": [ 32378, 32379, 32380, 32381, 32382, 32383, 32384, 32385 ],
            "S2MID": [ 32370, 32371, 32372, 32373, 32374, 32375, 32376, 32377 ],
            "S4BEG": [ 32640, 32641, 32642, 32643, 32644, 32645, 32646, 32647, 32648, 32649, 32650, 32651, 32652, 32653, 32654, 32655 ],
            "S4END": [ 32386, 32387, 32388, 32389, 32390, 32391, 32392, 32393, 32394, 32395, 32396, 32397, 32398, 32399, 32400, 32401 ],
            "SS4BEG": [ 32656, 32657, 32658, 32659, 32660, 32661, 32662, 32663, 32664, 32665, 32666, 32667, 32668, 32669, 32670, 32671 ],
            "SS4END": [ 32402, 32403, 32404, 32405, 32406, 32407, 32408, 32409, 32410, 32411, 32412, 32413, 32414, 32415, 32416, 32417 ],
            "UserCLK": [ 32672 ],
            "UserCLKo": [ 32418 ],
            "W1BEG": [ 28970, 28971, 28972, 28973 ],
            "W1END": [ 32673, 32674, 32675, 32676 ],
            "W2BEG": [ 28982, 28983, 28984, 28985, 28986, 28987, 28988, 28989 ],
            "W2BEGb": [ 28974, 28975, 28976, 28977, 28978, 28979, 28980, 28981 ],
            "W2END": [ 32677, 32678, 32679, 32680, 32681, 32682, 32683, 32684 ],
            "W2MID": [ 32685, 32686, 32687, 32688, 32689, 32690, 32691, 32692 ],
            "W6BEG": [ 28990, 28991, 28992, 28993, 28994, 28995, 28996, 28997, 28998, 28999, 29000, 29001 ],
            "W6END": [ 32693, 32694, 32695, 32696, 32697, 32698, 32699, 32700, 32701, 32702, 32703, 32704 ],
            "WW4BEG": [ 29002, 29003, 29004, 29005, 29006, 29007, 29008, 29009, 29010, 29011, 29012, 29013, 29014, 29015, 29016, 29017 ],
            "WW4END": [ 32705, 32706, 32707, 32708, 32709, 32710, 32711, 32712, 32713, 32714, 32715, 32716, 32717, 32718, 32719, 32720 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_LUT4AB",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9817.2-9871.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input",
            "vccd1": "inout",
            "vssd1": "inout"
          },
          "connections": {
            "Ci": [ 29294 ],
            "Co": [ 32467 ],
            "E1BEG": [ 32721, 32722, 32723, 32724 ],
            "E1END": [ 29018, 29019, 29020, 29021 ],
            "E2BEG": [ 32725, 32726, 32727, 32728, 32729, 32730, 32731, 32732 ],
            "E2BEGb": [ 32733, 32734, 32735, 32736, 32737, 32738, 32739, 32740 ],
            "E2END": [ 29030, 29031, 29032, 29033, 29034, 29035, 29036, 29037 ],
            "E2MID": [ 29022, 29023, 29024, 29025, 29026, 29027, 29028, 29029 ],
            "E6BEG": [ 32741, 32742, 32743, 32744, 32745, 32746, 32747, 32748, 32749, 32750, 32751, 32752 ],
            "E6END": [ 29038, 29039, 29040, 29041, 29042, 29043, 29044, 29045, 29046, 29047, 29048, 29049 ],
            "EE4BEG": [ 32753, 32754, 32755, 32756, 32757, 32758, 32759, 32760, 32761, 32762, 32763, 32764, 32765, 32766, 32767, 32768 ],
            "EE4END": [ 29050, 29051, 29052, 29053, 29054, 29055, 29056, 29057, 29058, 29059, 29060, 29061, 29062, 29063, 29064, 29065 ],
            "FrameData": [ 29066, 29067, 29068, 29069, 29070, 29071, 29072, 29073, 29074, 29075, 29076, 29077, 29078, 29079, 29080, 29081, 29082, 29083, 29084, 29085, 29086, 29087, 29088, 29089, 29090, 29091, 29092, 29093, 29094, 29095, 29096, 29097 ],
            "FrameData_O": [ 32769, 32770, 32771, 32772, 32773, 32774, 32775, 32776, 32777, 32778, 32779, 32780, 32781, 32782, 32783, 32784, 32785, 32786, 32787, 32788, 32789, 32790, 32791, 32792, 32793, 32794, 32795, 32796, 32797, 32798, 32799, 32800 ],
            "FrameStrobe": [ 29395, 29396, 29397, 29398, 29399, 29400, 29401, 29402, 29403, 29404, 29405, 29406, 29407, 29408, 29409, 29410, 29411, 29412, 29413, 29414 ],
            "FrameStrobe_O": [ 32548, 32549, 32550, 32551, 32552, 32553, 32554, 32555, 32556, 32557, 32558, 32559, 32560, 32561, 32562, 32563, 32564, 32565, 32566, 32567 ],
            "N1BEG": [ 32568, 32569, 32570, 32571 ],
            "N1END": [ 29415, 29416, 29417, 29418 ],
            "N2BEG": [ 32580, 32581, 32582, 32583, 32584, 32585, 32586, 32587 ],
            "N2BEGb": [ 32572, 32573, 32574, 32575, 32576, 32577, 32578, 32579 ],
            "N2END": [ 29431, 29432, 29433, 29434, 29435, 29436, 29437, 29438 ],
            "N2MID": [ 29423, 29424, 29425, 29426, 29427, 29428, 29429, 29430 ],
            "N4BEG": [ 32588, 32589, 32590, 32591, 32592, 32593, 32594, 32595, 32596, 32597, 32598, 32599, 32600, 32601, 32602, 32603 ],
            "N4END": [ 29455, 29456, 29457, 29458, 29459, 29460, 29461, 29462, 29463, 29464, 29465, 29466, 29467, 29468, 29469, 29470 ],
            "NN4BEG": [ 32604, 32605, 32606, 32607, 32608, 32609, 32610, 32611, 32612, 32613, 32614, 32615, 32616, 32617, 32618, 32619 ],
            "NN4END": [ 29487, 29488, 29489, 29490, 29491, 29492, 29493, 29494, 29495, 29496, 29497, 29498, 29499, 29500, 29501, 29502 ],
            "S1BEG": [ 29523, 29524, 29525, 29526 ],
            "S1END": [ 32620, 32621, 32622, 32623 ],
            "S2BEG": [ 29551, 29552, 29553, 29554, 29555, 29556, 29557, 29558 ],
            "S2BEGb": [ 29543, 29544, 29545, 29546, 29547, 29548, 29549, 29550 ],
            "S2END": [ 32632, 32633, 32634, 32635, 32636, 32637, 32638, 32639 ],
            "S2MID": [ 32624, 32625, 32626, 32627, 32628, 32629, 32630, 32631 ],
            "S4BEG": [ 29575, 29576, 29577, 29578, 29579, 29580, 29581, 29582, 29583, 29584, 29585, 29586, 29587, 29588, 29589, 29590 ],
            "S4END": [ 32640, 32641, 32642, 32643, 32644, 32645, 32646, 32647, 32648, 32649, 32650, 32651, 32652, 32653, 32654, 32655 ],
            "SS4BEG": [ 29607, 29608, 29609, 29610, 29611, 29612, 29613, 29614, 29615, 29616, 29617, 29618, 29619, 29620, 29621, 29622 ],
            "SS4END": [ 32656, 32657, 32658, 32659, 32660, 32661, 32662, 32663, 32664, 32665, 32666, 32667, 32668, 32669, 32670, 32671 ],
            "UserCLK": [ 29624 ],
            "UserCLKo": [ 32672 ],
            "W1BEG": [ 29098, 29099, 29100, 29101 ],
            "W1END": [ 32801, 32802, 32803, 32804 ],
            "W2BEG": [ 29110, 29111, 29112, 29113, 29114, 29115, 29116, 29117 ],
            "W2BEGb": [ 29102, 29103, 29104, 29105, 29106, 29107, 29108, 29109 ],
            "W2END": [ 32805, 32806, 32807, 32808, 32809, 32810, 32811, 32812 ],
            "W2MID": [ 32813, 32814, 32815, 32816, 32817, 32818, 32819, 32820 ],
            "W6BEG": [ 29118, 29119, 29120, 29121, 29122, 29123, 29124, 29125, 29126, 29127, 29128, 29129 ],
            "W6END": [ 32821, 32822, 32823, 32824, 32825, 32826, 32827, 32828, 32829, 32830, 32831, 32832 ],
            "WW4BEG": [ 29130, 29131, 29132, 29133, 29134, 29135, 29136, 29137, 29138, 29139, 29140, 29141, 29142, 29143, 29144, 29145 ],
            "WW4END": [ 32833, 32834, 32835, 32836, 32837, 32838, 32839, 32840, 32841, 32842, 32843, 32844, 32845, 32846, 32847, 32848 ],
            "vccd1": [ 2061 ],
            "vssd1": [ 2060 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO": {
          "hide_name": 0,
          "type": "N_term_RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_N_term_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4317.15-4335.2"
          },
          "port_directions": {
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "FrameStrobe": [ 32849, 32850, 32851, 32852, 32853, 32854, 32855, 32856, 32857, 32858, 32859, 32860, 32861, 32862, 32863, 32864, 32865, 32866, 32867, 32868 ],
            "FrameStrobe_O": [ 32869, 32870, 32871, 32872, 32873, 32874, 32875, 32876, 32877, 32878, 32879, 32880, 32881, 32882, 32883, 32884, 32885, 32886, 32887, 32888 ],
            "N1END": [ 32889, 32890, 32891, 32892 ],
            "N2END": [ 32893, 32894, 32895, 32896, 32897, 32898, 32899, 32900 ],
            "N2MID": [ 32901, 32902, 32903, 32904, 32905, 32906, 32907, 32908 ],
            "N4END": [ 32909, 32910, 32911, 32912, 32913, 32914, 32915, 32916, 32917, 32918, 32919, 32920, 32921, 32922, 32923, 32924 ],
            "S1BEG": [ 32925, 32926, 32927, 32928 ],
            "S2BEG": [ 32929, 32930, 32931, 32932, 32933, 32934, 32935, 32936 ],
            "S2BEGb": [ 32937, 32938, 32939, 32940, 32941, 32942, 32943, 32944 ],
            "S4BEG": [ 32945, 32946, 32947, 32948, 32949, 32950, 32951, 32952, 32953, 32954, 32955, 32956, 32957, 32958, 32959, 32960 ],
            "UserCLK": [ 32961 ],
            "UserCLKo": [ 32962 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:10459.2-10545.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 32963 ],
            "Config_accessC_bit1": [ 32964 ],
            "Config_accessC_bit2": [ 32965 ],
            "Config_accessC_bit3": [ 32966 ],
            "E1END": [ 29295, 29296, 29297, 29298 ],
            "E2END": [ 29307, 29308, 29309, 29310, 29311, 29312, 29313, 29314 ],
            "E2MID": [ 29299, 29300, 29301, 29302, 29303, 29304, 29305, 29306 ],
            "E6END": [ 29315, 29316, 29317, 29318, 29319, 29320, 29321, 29322, 29323, 29324, 29325, 29326 ],
            "EE4END": [ 29327, 29328, 29329, 29330, 29331, 29332, 29333, 29334, 29335, 29336, 29337, 29338, 29339, 29340, 29341, 29342 ],
            "FAB2RAM_A0_O0": [ 1464 ],
            "FAB2RAM_A0_O1": [ 1465 ],
            "FAB2RAM_A0_O2": [ 1466 ],
            "FAB2RAM_A0_O3": [ 1467 ],
            "FAB2RAM_A1_O0": [ 1468 ],
            "FAB2RAM_A1_O1": [ 1469 ],
            "FAB2RAM_A1_O2": [ 1470 ],
            "FAB2RAM_A1_O3": [ 1471 ],
            "FAB2RAM_C_O0": [ 1458 ],
            "FAB2RAM_C_O1": [ 1459 ],
            "FAB2RAM_C_O2": [ 1460 ],
            "FAB2RAM_C_O3": [ 1461 ],
            "FAB2RAM_D0_O0": [ 1512 ],
            "FAB2RAM_D0_O1": [ 1513 ],
            "FAB2RAM_D0_O2": [ 1514 ],
            "FAB2RAM_D0_O3": [ 1515 ],
            "FAB2RAM_D1_O0": [ 1516 ],
            "FAB2RAM_D1_O1": [ 1517 ],
            "FAB2RAM_D1_O2": [ 1518 ],
            "FAB2RAM_D1_O3": [ 1519 ],
            "FAB2RAM_D2_O0": [ 1520 ],
            "FAB2RAM_D2_O1": [ 1521 ],
            "FAB2RAM_D2_O2": [ 1522 ],
            "FAB2RAM_D2_O3": [ 1523 ],
            "FAB2RAM_D3_O0": [ 1524 ],
            "FAB2RAM_D3_O1": [ 1525 ],
            "FAB2RAM_D3_O2": [ 1526 ],
            "FAB2RAM_D3_O3": [ 1527 ],
            "FrameData": [ 29343, 29344, 29345, 29346, 29347, 29348, 29349, 29350, 29351, 29352, 29353, 29354, 29355, 29356, 29357, 29358, 29359, 29360, 29361, 29362, 29363, 29364, 29365, 29366, 29367, 29368, 29369, 29370, 29371, 29372, 29373, 29374 ],
            "FrameData_O": [ 32967, 32968, 32969, 32970, 32971, 32972, 32973, 32974, 32975, 32976, 32977, 32978, 32979, 32980, 32981, 32982, 32983, 32984, 32985, 32986, 32987, 32988, 32989, 32990, 32991, 32992, 32993, 32994, 32995, 32996, 32997, 32998 ],
            "FrameStrobe": [ 32999, 33000, 33001, 33002, 33003, 33004, 33005, 33006, 33007, 33008, 33009, 33010, 33011, 33012, 33013, 33014, 33015, 33016, 33017, 33018 ],
            "FrameStrobe_O": [ 33019, 33020, 33021, 33022, 33023, 33024, 33025, 33026, 33027, 33028, 33029, 33030, 33031, 33032, 33033, 33034, 33035, 33036, 33037, 33038 ],
            "N1BEG": [ 33039, 33040, 33041, 33042 ],
            "N1END": [ 33043, 33044, 33045, 33046 ],
            "N2BEG": [ 33047, 33048, 33049, 33050, 33051, 33052, 33053, 33054 ],
            "N2BEGb": [ 33055, 33056, 33057, 33058, 33059, 33060, 33061, 33062 ],
            "N2END": [ 33063, 33064, 33065, 33066, 33067, 33068, 33069, 33070 ],
            "N2MID": [ 33071, 33072, 33073, 33074, 33075, 33076, 33077, 33078 ],
            "N4BEG": [ 33079, 33080, 33081, 33082, 33083, 33084, 33085, 33086, 33087, 33088, 33089, 33090, 33091, 33092, 33093, 33094 ],
            "N4END": [ 33095, 33096, 33097, 33098, 33099, 33100, 33101, 33102, 33103, 33104, 33105, 33106, 33107, 33108, 33109, 33110 ],
            "RAM2FAB_D0_I0": [ 1472 ],
            "RAM2FAB_D0_I1": [ 1473 ],
            "RAM2FAB_D0_I2": [ 1474 ],
            "RAM2FAB_D0_I3": [ 1475 ],
            "RAM2FAB_D1_I0": [ 1476 ],
            "RAM2FAB_D1_I1": [ 1477 ],
            "RAM2FAB_D1_I2": [ 1478 ],
            "RAM2FAB_D1_I3": [ 1479 ],
            "RAM2FAB_D2_I0": [ 1480 ],
            "RAM2FAB_D2_I1": [ 1481 ],
            "RAM2FAB_D2_I2": [ 1482 ],
            "RAM2FAB_D2_I3": [ 1483 ],
            "RAM2FAB_D3_I0": [ 1484 ],
            "RAM2FAB_D3_I1": [ 1485 ],
            "RAM2FAB_D3_I2": [ 1486 ],
            "RAM2FAB_D3_I3": [ 1487 ],
            "S1BEG": [ 33111, 33112, 33113, 33114 ],
            "S1END": [ 33115, 33116, 33117, 33118 ],
            "S2BEG": [ 33119, 33120, 33121, 33122, 33123, 33124, 33125, 33126 ],
            "S2BEGb": [ 33127, 33128, 33129, 33130, 33131, 33132, 33133, 33134 ],
            "S2END": [ 33135, 33136, 33137, 33138, 33139, 33140, 33141, 33142 ],
            "S2MID": [ 33143, 33144, 33145, 33146, 33147, 33148, 33149, 33150 ],
            "S4BEG": [ 33151, 33152, 33153, 33154, 33155, 33156, 33157, 33158, 33159, 33160, 33161, 33162, 33163, 33164, 33165, 33166 ],
            "S4END": [ 33167, 33168, 33169, 33170, 33171, 33172, 33173, 33174, 33175, 33176, 33177, 33178, 33179, 33180, 33181, 33182 ],
            "UserCLK": [ 33183 ],
            "UserCLKo": [ 33184 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 29625, 29626, 29627, 29628 ],
            "W2BEG": [ 29637, 29638, 29639, 29640, 29641, 29642, 29643, 29644 ],
            "W2BEGb": [ 29629, 29630, 29631, 29632, 29633, 29634, 29635, 29636 ],
            "W6BEG": [ 29645, 29646, 29647, 29648, 29649, 29650, 29651, 29652, 29653, 29654, 29655, 29656 ],
            "WW4BEG": [ 29657, 29658, 29659, 29660, 29661, 29662, 29663, 29664, 29665, 29666, 29667, 29668, 29669, 29670, 29671, 29672 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11122.2-11208.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33185 ],
            "Config_accessC_bit1": [ 33186 ],
            "Config_accessC_bit2": [ 33187 ],
            "Config_accessC_bit3": [ 33188 ],
            "E1END": [ 29674, 29675, 29676, 29677 ],
            "E2END": [ 29686, 29687, 29688, 29689, 29690, 29691, 29692, 29693 ],
            "E2MID": [ 29678, 29679, 29680, 29681, 29682, 29683, 29684, 29685 ],
            "E6END": [ 29694, 29695, 29696, 29697, 29698, 29699, 29700, 29701, 29702, 29703, 29704, 29705 ],
            "EE4END": [ 29706, 29707, 29708, 29709, 29710, 29711, 29712, 29713, 29714, 29715, 29716, 29717, 29718, 29719, 29720, 29721 ],
            "FAB2RAM_A0_O0": [ 1418 ],
            "FAB2RAM_A0_O1": [ 1419 ],
            "FAB2RAM_A0_O2": [ 1420 ],
            "FAB2RAM_A0_O3": [ 1421 ],
            "FAB2RAM_A1_O0": [ 1422 ],
            "FAB2RAM_A1_O1": [ 1423 ],
            "FAB2RAM_A1_O2": [ 1424 ],
            "FAB2RAM_A1_O3": [ 1425 ],
            "FAB2RAM_C_O0": [ 1376 ],
            "FAB2RAM_C_O1": [ 1377 ],
            "FAB2RAM_C_O2": [ 33189 ],
            "FAB2RAM_C_O3": [ 33190 ],
            "FAB2RAM_D0_O0": [ 1442 ],
            "FAB2RAM_D0_O1": [ 1443 ],
            "FAB2RAM_D0_O2": [ 1444 ],
            "FAB2RAM_D0_O3": [ 1445 ],
            "FAB2RAM_D1_O0": [ 1446 ],
            "FAB2RAM_D1_O1": [ 1447 ],
            "FAB2RAM_D1_O2": [ 1448 ],
            "FAB2RAM_D1_O3": [ 1449 ],
            "FAB2RAM_D2_O0": [ 1450 ],
            "FAB2RAM_D2_O1": [ 1451 ],
            "FAB2RAM_D2_O2": [ 1452 ],
            "FAB2RAM_D2_O3": [ 1453 ],
            "FAB2RAM_D3_O0": [ 1454 ],
            "FAB2RAM_D3_O1": [ 1455 ],
            "FAB2RAM_D3_O2": [ 1456 ],
            "FAB2RAM_D3_O3": [ 1457 ],
            "FrameData": [ 29722, 29723, 29724, 29725, 29726, 29727, 29728, 29729, 29730, 29731, 29732, 29733, 29734, 29735, 29736, 29737, 29738, 29739, 29740, 29741, 29742, 29743, 29744, 29745, 29746, 29747, 29748, 29749, 29750, 29751, 29752, 29753 ],
            "FrameData_O": [ 33191, 33192, 33193, 33194, 33195, 33196, 33197, 33198, 33199, 33200, 33201, 33202, 33203, 33204, 33205, 33206, 33207, 33208, 33209, 33210, 33211, 33212, 33213, 33214, 33215, 33216, 33217, 33218, 33219, 33220, 33221, 33222 ],
            "FrameStrobe": [ 33223, 33224, 33225, 33226, 33227, 33228, 33229, 33230, 33231, 33232, 33233, 33234, 33235, 33236, 33237, 33238, 33239, 33240, 33241, 33242 ],
            "FrameStrobe_O": [ 32999, 33000, 33001, 33002, 33003, 33004, 33005, 33006, 33007, 33008, 33009, 33010, 33011, 33012, 33013, 33014, 33015, 33016, 33017, 33018 ],
            "N1BEG": [ 33043, 33044, 33045, 33046 ],
            "N1END": [ 33243, 33244, 33245, 33246 ],
            "N2BEG": [ 33071, 33072, 33073, 33074, 33075, 33076, 33077, 33078 ],
            "N2BEGb": [ 33063, 33064, 33065, 33066, 33067, 33068, 33069, 33070 ],
            "N2END": [ 33247, 33248, 33249, 33250, 33251, 33252, 33253, 33254 ],
            "N2MID": [ 33255, 33256, 33257, 33258, 33259, 33260, 33261, 33262 ],
            "N4BEG": [ 33095, 33096, 33097, 33098, 33099, 33100, 33101, 33102, 33103, 33104, 33105, 33106, 33107, 33108, 33109, 33110 ],
            "N4END": [ 33263, 33264, 33265, 33266, 33267, 33268, 33269, 33270, 33271, 33272, 33273, 33274, 33275, 33276, 33277, 33278 ],
            "RAM2FAB_D0_I0": [ 1402 ],
            "RAM2FAB_D0_I1": [ 1403 ],
            "RAM2FAB_D0_I2": [ 1404 ],
            "RAM2FAB_D0_I3": [ 1405 ],
            "RAM2FAB_D1_I0": [ 1406 ],
            "RAM2FAB_D1_I1": [ 1407 ],
            "RAM2FAB_D1_I2": [ 1408 ],
            "RAM2FAB_D1_I3": [ 1409 ],
            "RAM2FAB_D2_I0": [ 1410 ],
            "RAM2FAB_D2_I1": [ 1411 ],
            "RAM2FAB_D2_I2": [ 1412 ],
            "RAM2FAB_D2_I3": [ 1413 ],
            "RAM2FAB_D3_I0": [ 1414 ],
            "RAM2FAB_D3_I1": [ 1415 ],
            "RAM2FAB_D3_I2": [ 1416 ],
            "RAM2FAB_D3_I3": [ 1417 ],
            "S1BEG": [ 33279, 33280, 33281, 33282 ],
            "S1END": [ 33111, 33112, 33113, 33114 ],
            "S2BEG": [ 33283, 33284, 33285, 33286, 33287, 33288, 33289, 33290 ],
            "S2BEGb": [ 33291, 33292, 33293, 33294, 33295, 33296, 33297, 33298 ],
            "S2END": [ 33127, 33128, 33129, 33130, 33131, 33132, 33133, 33134 ],
            "S2MID": [ 33119, 33120, 33121, 33122, 33123, 33124, 33125, 33126 ],
            "S4BEG": [ 33299, 33300, 33301, 33302, 33303, 33304, 33305, 33306, 33307, 33308, 33309, 33310, 33311, 33312, 33313, 33314 ],
            "S4END": [ 33151, 33152, 33153, 33154, 33155, 33156, 33157, 33158, 33159, 33160, 33161, 33162, 33163, 33164, 33165, 33166 ],
            "UserCLK": [ 33315 ],
            "UserCLKo": [ 33183 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 29879, 29880, 29881, 29882 ],
            "W2BEG": [ 29891, 29892, 29893, 29894, 29895, 29896, 29897, 29898 ],
            "W2BEGb": [ 29883, 29884, 29885, 29886, 29887, 29888, 29889, 29890 ],
            "W6BEG": [ 29899, 29900, 29901, 29902, 29903, 29904, 29905, 29906, 29907, 29908, 29909, 29910 ],
            "WW4BEG": [ 29911, 29912, 29913, 29914, 29915, 29916, 29917, 29918, 29919, 29920, 29921, 29922, 29923, 29924, 29925, 29926 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11701.2-11787.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33316 ],
            "Config_accessC_bit1": [ 33317 ],
            "Config_accessC_bit2": [ 33318 ],
            "Config_accessC_bit3": [ 33319 ],
            "E1END": [ 29928, 29929, 29930, 29931 ],
            "E2END": [ 29940, 29941, 29942, 29943, 29944, 29945, 29946, 29947 ],
            "E2MID": [ 29932, 29933, 29934, 29935, 29936, 29937, 29938, 29939 ],
            "E6END": [ 29948, 29949, 29950, 29951, 29952, 29953, 29954, 29955, 29956, 29957, 29958, 29959 ],
            "EE4END": [ 29960, 29961, 29962, 29963, 29964, 29965, 29966, 29967, 29968, 29969, 29970, 29971, 29972, 29973, 29974, 29975 ],
            "FAB2RAM_A0_O0": [ 1378 ],
            "FAB2RAM_A0_O1": [ 1379 ],
            "FAB2RAM_A0_O2": [ 1380 ],
            "FAB2RAM_A0_O3": [ 1381 ],
            "FAB2RAM_A1_O0": [ 1382 ],
            "FAB2RAM_A1_O1": [ 1383 ],
            "FAB2RAM_A1_O2": [ 1384 ],
            "FAB2RAM_A1_O3": [ 1385 ],
            "FAB2RAM_C_O0": [ 1372 ],
            "FAB2RAM_C_O1": [ 1373 ],
            "FAB2RAM_C_O2": [ 1374 ],
            "FAB2RAM_C_O3": [ 1375 ],
            "FAB2RAM_D0_O0": [ 1426 ],
            "FAB2RAM_D0_O1": [ 1427 ],
            "FAB2RAM_D0_O2": [ 1428 ],
            "FAB2RAM_D0_O3": [ 1429 ],
            "FAB2RAM_D1_O0": [ 1430 ],
            "FAB2RAM_D1_O1": [ 1431 ],
            "FAB2RAM_D1_O2": [ 1432 ],
            "FAB2RAM_D1_O3": [ 1433 ],
            "FAB2RAM_D2_O0": [ 1434 ],
            "FAB2RAM_D2_O1": [ 1435 ],
            "FAB2RAM_D2_O2": [ 1436 ],
            "FAB2RAM_D2_O3": [ 1437 ],
            "FAB2RAM_D3_O0": [ 1438 ],
            "FAB2RAM_D3_O1": [ 1439 ],
            "FAB2RAM_D3_O2": [ 1440 ],
            "FAB2RAM_D3_O3": [ 1441 ],
            "FrameData": [ 29976, 29977, 29978, 29979, 29980, 29981, 29982, 29983, 29984, 29985, 29986, 29987, 29988, 29989, 29990, 29991, 29992, 29993, 29994, 29995, 29996, 29997, 29998, 29999, 30000, 30001, 30002, 30003, 30004, 30005, 30006, 30007 ],
            "FrameData_O": [ 33320, 33321, 33322, 33323, 33324, 33325, 33326, 33327, 33328, 33329, 33330, 33331, 33332, 33333, 33334, 33335, 33336, 33337, 33338, 33339, 33340, 33341, 33342, 33343, 33344, 33345, 33346, 33347, 33348, 33349, 33350, 33351 ],
            "FrameStrobe": [ 33352, 33353, 33354, 33355, 33356, 33357, 33358, 33359, 33360, 33361, 33362, 33363, 33364, 33365, 33366, 33367, 33368, 33369, 33370, 33371 ],
            "FrameStrobe_O": [ 33223, 33224, 33225, 33226, 33227, 33228, 33229, 33230, 33231, 33232, 33233, 33234, 33235, 33236, 33237, 33238, 33239, 33240, 33241, 33242 ],
            "N1BEG": [ 33243, 33244, 33245, 33246 ],
            "N1END": [ 33372, 33373, 33374, 33375 ],
            "N2BEG": [ 33255, 33256, 33257, 33258, 33259, 33260, 33261, 33262 ],
            "N2BEGb": [ 33247, 33248, 33249, 33250, 33251, 33252, 33253, 33254 ],
            "N2END": [ 33376, 33377, 33378, 33379, 33380, 33381, 33382, 33383 ],
            "N2MID": [ 33384, 33385, 33386, 33387, 33388, 33389, 33390, 33391 ],
            "N4BEG": [ 33263, 33264, 33265, 33266, 33267, 33268, 33269, 33270, 33271, 33272, 33273, 33274, 33275, 33276, 33277, 33278 ],
            "N4END": [ 33392, 33393, 33394, 33395, 33396, 33397, 33398, 33399, 33400, 33401, 33402, 33403, 33404, 33405, 33406, 33407 ],
            "RAM2FAB_D0_I0": [ 1386 ],
            "RAM2FAB_D0_I1": [ 1387 ],
            "RAM2FAB_D0_I2": [ 1388 ],
            "RAM2FAB_D0_I3": [ 1389 ],
            "RAM2FAB_D1_I0": [ 1390 ],
            "RAM2FAB_D1_I1": [ 1391 ],
            "RAM2FAB_D1_I2": [ 1392 ],
            "RAM2FAB_D1_I3": [ 1393 ],
            "RAM2FAB_D2_I0": [ 1394 ],
            "RAM2FAB_D2_I1": [ 1395 ],
            "RAM2FAB_D2_I2": [ 1396 ],
            "RAM2FAB_D2_I3": [ 1397 ],
            "RAM2FAB_D3_I0": [ 1398 ],
            "RAM2FAB_D3_I1": [ 1399 ],
            "RAM2FAB_D3_I2": [ 1400 ],
            "RAM2FAB_D3_I3": [ 1401 ],
            "S1BEG": [ 33408, 33409, 33410, 33411 ],
            "S1END": [ 33279, 33280, 33281, 33282 ],
            "S2BEG": [ 33412, 33413, 33414, 33415, 33416, 33417, 33418, 33419 ],
            "S2BEGb": [ 33420, 33421, 33422, 33423, 33424, 33425, 33426, 33427 ],
            "S2END": [ 33291, 33292, 33293, 33294, 33295, 33296, 33297, 33298 ],
            "S2MID": [ 33283, 33284, 33285, 33286, 33287, 33288, 33289, 33290 ],
            "S4BEG": [ 33428, 33429, 33430, 33431, 33432, 33433, 33434, 33435, 33436, 33437, 33438, 33439, 33440, 33441, 33442, 33443 ],
            "S4END": [ 33299, 33300, 33301, 33302, 33303, 33304, 33305, 33306, 33307, 33308, 33309, 33310, 33311, 33312, 33313, 33314 ],
            "UserCLK": [ 33444 ],
            "UserCLKo": [ 33315 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 30133, 30134, 30135, 30136 ],
            "W2BEG": [ 30145, 30146, 30147, 30148, 30149, 30150, 30151, 30152 ],
            "W2BEGb": [ 30137, 30138, 30139, 30140, 30141, 30142, 30143, 30144 ],
            "W6BEG": [ 30153, 30154, 30155, 30156, 30157, 30158, 30159, 30160, 30161, 30162, 30163, 30164 ],
            "WW4BEG": [ 30165, 30166, 30167, 30168, 30169, 30170, 30171, 30172, 30173, 30174, 30175, 30176, 30177, 30178, 30179, 30180 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12364.2-12450.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33445 ],
            "Config_accessC_bit1": [ 33446 ],
            "Config_accessC_bit2": [ 33447 ],
            "Config_accessC_bit3": [ 33448 ],
            "E1END": [ 30182, 30183, 30184, 30185 ],
            "E2END": [ 30194, 30195, 30196, 30197, 30198, 30199, 30200, 30201 ],
            "E2MID": [ 30186, 30187, 30188, 30189, 30190, 30191, 30192, 30193 ],
            "E6END": [ 30202, 30203, 30204, 30205, 30206, 30207, 30208, 30209, 30210, 30211, 30212, 30213 ],
            "EE4END": [ 30214, 30215, 30216, 30217, 30218, 30219, 30220, 30221, 30222, 30223, 30224, 30225, 30226, 30227, 30228, 30229 ],
            "FAB2RAM_A0_O0": [ 1332 ],
            "FAB2RAM_A0_O1": [ 1333 ],
            "FAB2RAM_A0_O2": [ 1334 ],
            "FAB2RAM_A0_O3": [ 1335 ],
            "FAB2RAM_A1_O0": [ 1336 ],
            "FAB2RAM_A1_O1": [ 1337 ],
            "FAB2RAM_A1_O2": [ 1338 ],
            "FAB2RAM_A1_O3": [ 1339 ],
            "FAB2RAM_C_O0": [ 1290 ],
            "FAB2RAM_C_O1": [ 1291 ],
            "FAB2RAM_C_O2": [ 33449 ],
            "FAB2RAM_C_O3": [ 33450 ],
            "FAB2RAM_D0_O0": [ 1356 ],
            "FAB2RAM_D0_O1": [ 1357 ],
            "FAB2RAM_D0_O2": [ 1358 ],
            "FAB2RAM_D0_O3": [ 1359 ],
            "FAB2RAM_D1_O0": [ 1360 ],
            "FAB2RAM_D1_O1": [ 1361 ],
            "FAB2RAM_D1_O2": [ 1362 ],
            "FAB2RAM_D1_O3": [ 1363 ],
            "FAB2RAM_D2_O0": [ 1364 ],
            "FAB2RAM_D2_O1": [ 1365 ],
            "FAB2RAM_D2_O2": [ 1366 ],
            "FAB2RAM_D2_O3": [ 1367 ],
            "FAB2RAM_D3_O0": [ 1368 ],
            "FAB2RAM_D3_O1": [ 1369 ],
            "FAB2RAM_D3_O2": [ 1370 ],
            "FAB2RAM_D3_O3": [ 1371 ],
            "FrameData": [ 30230, 30231, 30232, 30233, 30234, 30235, 30236, 30237, 30238, 30239, 30240, 30241, 30242, 30243, 30244, 30245, 30246, 30247, 30248, 30249, 30250, 30251, 30252, 30253, 30254, 30255, 30256, 30257, 30258, 30259, 30260, 30261 ],
            "FrameData_O": [ 33451, 33452, 33453, 33454, 33455, 33456, 33457, 33458, 33459, 33460, 33461, 33462, 33463, 33464, 33465, 33466, 33467, 33468, 33469, 33470, 33471, 33472, 33473, 33474, 33475, 33476, 33477, 33478, 33479, 33480, 33481, 33482 ],
            "FrameStrobe": [ 33483, 33484, 33485, 33486, 33487, 33488, 33489, 33490, 33491, 33492, 33493, 33494, 33495, 33496, 33497, 33498, 33499, 33500, 33501, 33502 ],
            "FrameStrobe_O": [ 33352, 33353, 33354, 33355, 33356, 33357, 33358, 33359, 33360, 33361, 33362, 33363, 33364, 33365, 33366, 33367, 33368, 33369, 33370, 33371 ],
            "N1BEG": [ 33372, 33373, 33374, 33375 ],
            "N1END": [ 33503, 33504, 33505, 33506 ],
            "N2BEG": [ 33384, 33385, 33386, 33387, 33388, 33389, 33390, 33391 ],
            "N2BEGb": [ 33376, 33377, 33378, 33379, 33380, 33381, 33382, 33383 ],
            "N2END": [ 33507, 33508, 33509, 33510, 33511, 33512, 33513, 33514 ],
            "N2MID": [ 33515, 33516, 33517, 33518, 33519, 33520, 33521, 33522 ],
            "N4BEG": [ 33392, 33393, 33394, 33395, 33396, 33397, 33398, 33399, 33400, 33401, 33402, 33403, 33404, 33405, 33406, 33407 ],
            "N4END": [ 33523, 33524, 33525, 33526, 33527, 33528, 33529, 33530, 33531, 33532, 33533, 33534, 33535, 33536, 33537, 33538 ],
            "RAM2FAB_D0_I0": [ 1316 ],
            "RAM2FAB_D0_I1": [ 1317 ],
            "RAM2FAB_D0_I2": [ 1318 ],
            "RAM2FAB_D0_I3": [ 1319 ],
            "RAM2FAB_D1_I0": [ 1320 ],
            "RAM2FAB_D1_I1": [ 1321 ],
            "RAM2FAB_D1_I2": [ 1322 ],
            "RAM2FAB_D1_I3": [ 1323 ],
            "RAM2FAB_D2_I0": [ 1324 ],
            "RAM2FAB_D2_I1": [ 1325 ],
            "RAM2FAB_D2_I2": [ 1326 ],
            "RAM2FAB_D2_I3": [ 1327 ],
            "RAM2FAB_D3_I0": [ 1328 ],
            "RAM2FAB_D3_I1": [ 1329 ],
            "RAM2FAB_D3_I2": [ 1330 ],
            "RAM2FAB_D3_I3": [ 1331 ],
            "S1BEG": [ 33539, 33540, 33541, 33542 ],
            "S1END": [ 33408, 33409, 33410, 33411 ],
            "S2BEG": [ 33543, 33544, 33545, 33546, 33547, 33548, 33549, 33550 ],
            "S2BEGb": [ 33551, 33552, 33553, 33554, 33555, 33556, 33557, 33558 ],
            "S2END": [ 33420, 33421, 33422, 33423, 33424, 33425, 33426, 33427 ],
            "S2MID": [ 33412, 33413, 33414, 33415, 33416, 33417, 33418, 33419 ],
            "S4BEG": [ 33559, 33560, 33561, 33562, 33563, 33564, 33565, 33566, 33567, 33568, 33569, 33570, 33571, 33572, 33573, 33574 ],
            "S4END": [ 33428, 33429, 33430, 33431, 33432, 33433, 33434, 33435, 33436, 33437, 33438, 33439, 33440, 33441, 33442, 33443 ],
            "UserCLK": [ 33575 ],
            "UserCLKo": [ 33444 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 30387, 30388, 30389, 30390 ],
            "W2BEG": [ 30399, 30400, 30401, 30402, 30403, 30404, 30405, 30406 ],
            "W2BEGb": [ 30391, 30392, 30393, 30394, 30395, 30396, 30397, 30398 ],
            "W6BEG": [ 30407, 30408, 30409, 30410, 30411, 30412, 30413, 30414, 30415, 30416, 30417, 30418 ],
            "WW4BEG": [ 30419, 30420, 30421, 30422, 30423, 30424, 30425, 30426, 30427, 30428, 30429, 30430, 30431, 30432, 30433, 30434 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12943.2-13029.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33576 ],
            "Config_accessC_bit1": [ 33577 ],
            "Config_accessC_bit2": [ 33578 ],
            "Config_accessC_bit3": [ 33579 ],
            "E1END": [ 30436, 30437, 30438, 30439 ],
            "E2END": [ 30448, 30449, 30450, 30451, 30452, 30453, 30454, 30455 ],
            "E2MID": [ 30440, 30441, 30442, 30443, 30444, 30445, 30446, 30447 ],
            "E6END": [ 30456, 30457, 30458, 30459, 30460, 30461, 30462, 30463, 30464, 30465, 30466, 30467 ],
            "EE4END": [ 30468, 30469, 30470, 30471, 30472, 30473, 30474, 30475, 30476, 30477, 30478, 30479, 30480, 30481, 30482, 30483 ],
            "FAB2RAM_A0_O0": [ 1292 ],
            "FAB2RAM_A0_O1": [ 1293 ],
            "FAB2RAM_A0_O2": [ 1294 ],
            "FAB2RAM_A0_O3": [ 1295 ],
            "FAB2RAM_A1_O0": [ 1296 ],
            "FAB2RAM_A1_O1": [ 1297 ],
            "FAB2RAM_A1_O2": [ 1298 ],
            "FAB2RAM_A1_O3": [ 1299 ],
            "FAB2RAM_C_O0": [ 1286 ],
            "FAB2RAM_C_O1": [ 1287 ],
            "FAB2RAM_C_O2": [ 1288 ],
            "FAB2RAM_C_O3": [ 1289 ],
            "FAB2RAM_D0_O0": [ 1340 ],
            "FAB2RAM_D0_O1": [ 1341 ],
            "FAB2RAM_D0_O2": [ 1342 ],
            "FAB2RAM_D0_O3": [ 1343 ],
            "FAB2RAM_D1_O0": [ 1344 ],
            "FAB2RAM_D1_O1": [ 1345 ],
            "FAB2RAM_D1_O2": [ 1346 ],
            "FAB2RAM_D1_O3": [ 1347 ],
            "FAB2RAM_D2_O0": [ 1348 ],
            "FAB2RAM_D2_O1": [ 1349 ],
            "FAB2RAM_D2_O2": [ 1350 ],
            "FAB2RAM_D2_O3": [ 1351 ],
            "FAB2RAM_D3_O0": [ 1352 ],
            "FAB2RAM_D3_O1": [ 1353 ],
            "FAB2RAM_D3_O2": [ 1354 ],
            "FAB2RAM_D3_O3": [ 1355 ],
            "FrameData": [ 30484, 30485, 30486, 30487, 30488, 30489, 30490, 30491, 30492, 30493, 30494, 30495, 30496, 30497, 30498, 30499, 30500, 30501, 30502, 30503, 30504, 30505, 30506, 30507, 30508, 30509, 30510, 30511, 30512, 30513, 30514, 30515 ],
            "FrameData_O": [ 33580, 33581, 33582, 33583, 33584, 33585, 33586, 33587, 33588, 33589, 33590, 33591, 33592, 33593, 33594, 33595, 33596, 33597, 33598, 33599, 33600, 33601, 33602, 33603, 33604, 33605, 33606, 33607, 33608, 33609, 33610, 33611 ],
            "FrameStrobe": [ 33612, 33613, 33614, 33615, 33616, 33617, 33618, 33619, 33620, 33621, 33622, 33623, 33624, 33625, 33626, 33627, 33628, 33629, 33630, 33631 ],
            "FrameStrobe_O": [ 33483, 33484, 33485, 33486, 33487, 33488, 33489, 33490, 33491, 33492, 33493, 33494, 33495, 33496, 33497, 33498, 33499, 33500, 33501, 33502 ],
            "N1BEG": [ 33503, 33504, 33505, 33506 ],
            "N1END": [ 33632, 33633, 33634, 33635 ],
            "N2BEG": [ 33515, 33516, 33517, 33518, 33519, 33520, 33521, 33522 ],
            "N2BEGb": [ 33507, 33508, 33509, 33510, 33511, 33512, 33513, 33514 ],
            "N2END": [ 33636, 33637, 33638, 33639, 33640, 33641, 33642, 33643 ],
            "N2MID": [ 33644, 33645, 33646, 33647, 33648, 33649, 33650, 33651 ],
            "N4BEG": [ 33523, 33524, 33525, 33526, 33527, 33528, 33529, 33530, 33531, 33532, 33533, 33534, 33535, 33536, 33537, 33538 ],
            "N4END": [ 33652, 33653, 33654, 33655, 33656, 33657, 33658, 33659, 33660, 33661, 33662, 33663, 33664, 33665, 33666, 33667 ],
            "RAM2FAB_D0_I0": [ 1300 ],
            "RAM2FAB_D0_I1": [ 1301 ],
            "RAM2FAB_D0_I2": [ 1302 ],
            "RAM2FAB_D0_I3": [ 1303 ],
            "RAM2FAB_D1_I0": [ 1304 ],
            "RAM2FAB_D1_I1": [ 1305 ],
            "RAM2FAB_D1_I2": [ 1306 ],
            "RAM2FAB_D1_I3": [ 1307 ],
            "RAM2FAB_D2_I0": [ 1308 ],
            "RAM2FAB_D2_I1": [ 1309 ],
            "RAM2FAB_D2_I2": [ 1310 ],
            "RAM2FAB_D2_I3": [ 1311 ],
            "RAM2FAB_D3_I0": [ 1312 ],
            "RAM2FAB_D3_I1": [ 1313 ],
            "RAM2FAB_D3_I2": [ 1314 ],
            "RAM2FAB_D3_I3": [ 1315 ],
            "S1BEG": [ 33668, 33669, 33670, 33671 ],
            "S1END": [ 33539, 33540, 33541, 33542 ],
            "S2BEG": [ 33672, 33673, 33674, 33675, 33676, 33677, 33678, 33679 ],
            "S2BEGb": [ 33680, 33681, 33682, 33683, 33684, 33685, 33686, 33687 ],
            "S2END": [ 33551, 33552, 33553, 33554, 33555, 33556, 33557, 33558 ],
            "S2MID": [ 33543, 33544, 33545, 33546, 33547, 33548, 33549, 33550 ],
            "S4BEG": [ 33688, 33689, 33690, 33691, 33692, 33693, 33694, 33695, 33696, 33697, 33698, 33699, 33700, 33701, 33702, 33703 ],
            "S4END": [ 33559, 33560, 33561, 33562, 33563, 33564, 33565, 33566, 33567, 33568, 33569, 33570, 33571, 33572, 33573, 33574 ],
            "UserCLK": [ 33704 ],
            "UserCLKo": [ 33575 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 30641, 30642, 30643, 30644 ],
            "W2BEG": [ 30653, 30654, 30655, 30656, 30657, 30658, 30659, 30660 ],
            "W2BEGb": [ 30645, 30646, 30647, 30648, 30649, 30650, 30651, 30652 ],
            "W6BEG": [ 30661, 30662, 30663, 30664, 30665, 30666, 30667, 30668, 30669, 30670, 30671, 30672 ],
            "WW4BEG": [ 30673, 30674, 30675, 30676, 30677, 30678, 30679, 30680, 30681, 30682, 30683, 30684, 30685, 30686, 30687, 30688 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO": {
          "hide_name": 0,
          "type": "S_term_RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_S_term_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:13231.15-13249.2"
          },
          "port_directions": {
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout"
          },
          "connections": {
            "FrameStrobe": [ 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ],
            "FrameStrobe_O": [ 33612, 33613, 33614, 33615, 33616, 33617, 33618, 33619, 33620, 33621, 33622, 33623, 33624, 33625, 33626, 33627, 33628, 33629, 33630, 33631 ],
            "N1BEG": [ 33632, 33633, 33634, 33635 ],
            "N2BEG": [ 33644, 33645, 33646, 33647, 33648, 33649, 33650, 33651 ],
            "N2BEGb": [ 33636, 33637, 33638, 33639, 33640, 33641, 33642, 33643 ],
            "N4BEG": [ 33652, 33653, 33654, 33655, 33656, 33657, 33658, 33659, 33660, 33661, 33662, 33663, 33664, 33665, 33666, 33667 ],
            "S1END": [ 33668, 33669, 33670, 33671 ],
            "S2END": [ 33680, 33681, 33682, 33683, 33684, 33685, 33686, 33687 ],
            "S2MID": [ 33672, 33673, 33674, 33675, 33676, 33677, 33678, 33679 ],
            "S4END": [ 33688, 33689, 33690, 33691, 33692, 33693, 33694, 33695, 33696, 33697, 33698, 33699, 33700, 33701, 33702, 33703 ],
            "UserCLK": [ 88 ],
            "UserCLKo": [ 33704 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4912.2-4998.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33705 ],
            "Config_accessC_bit1": [ 33706 ],
            "Config_accessC_bit2": [ 33707 ],
            "Config_accessC_bit3": [ 33708 ],
            "E1END": [ 30690, 30691, 30692, 30693 ],
            "E2END": [ 30702, 30703, 30704, 30705, 30706, 30707, 30708, 30709 ],
            "E2MID": [ 30694, 30695, 30696, 30697, 30698, 30699, 30700, 30701 ],
            "E6END": [ 30710, 30711, 30712, 30713, 30714, 30715, 30716, 30717, 30718, 30719, 30720, 30721 ],
            "EE4END": [ 30722, 30723, 30724, 30725, 30726, 30727, 30728, 30729, 30730, 30731, 30732, 30733, 30734, 30735, 30736, 30737 ],
            "FAB2RAM_A0_O0": [ 1848 ],
            "FAB2RAM_A0_O1": [ 1849 ],
            "FAB2RAM_A0_O2": [ 1850 ],
            "FAB2RAM_A0_O3": [ 1851 ],
            "FAB2RAM_A1_O0": [ 1852 ],
            "FAB2RAM_A1_O1": [ 1853 ],
            "FAB2RAM_A1_O2": [ 1854 ],
            "FAB2RAM_A1_O3": [ 1855 ],
            "FAB2RAM_C_O0": [ 1806 ],
            "FAB2RAM_C_O1": [ 1807 ],
            "FAB2RAM_C_O2": [ 33709 ],
            "FAB2RAM_C_O3": [ 33710 ],
            "FAB2RAM_D0_O0": [ 1872 ],
            "FAB2RAM_D0_O1": [ 1873 ],
            "FAB2RAM_D0_O2": [ 1874 ],
            "FAB2RAM_D0_O3": [ 1875 ],
            "FAB2RAM_D1_O0": [ 1876 ],
            "FAB2RAM_D1_O1": [ 1877 ],
            "FAB2RAM_D1_O2": [ 1878 ],
            "FAB2RAM_D1_O3": [ 1879 ],
            "FAB2RAM_D2_O0": [ 1880 ],
            "FAB2RAM_D2_O1": [ 1881 ],
            "FAB2RAM_D2_O2": [ 1882 ],
            "FAB2RAM_D2_O3": [ 1883 ],
            "FAB2RAM_D3_O0": [ 1884 ],
            "FAB2RAM_D3_O1": [ 1885 ],
            "FAB2RAM_D3_O2": [ 1886 ],
            "FAB2RAM_D3_O3": [ 1887 ],
            "FrameData": [ 30738, 30739, 30740, 30741, 30742, 30743, 30744, 30745, 30746, 30747, 30748, 30749, 30750, 30751, 30752, 30753, 30754, 30755, 30756, 30757, 30758, 30759, 30760, 30761, 30762, 30763, 30764, 30765, 30766, 30767, 30768, 30769 ],
            "FrameData_O": [ 33711, 33712, 33713, 33714, 33715, 33716, 33717, 33718, 33719, 33720, 33721, 33722, 33723, 33724, 33725, 33726, 33727, 33728, 33729, 33730, 33731, 33732, 33733, 33734, 33735, 33736, 33737, 33738, 33739, 33740, 33741, 33742 ],
            "FrameStrobe": [ 33743, 33744, 33745, 33746, 33747, 33748, 33749, 33750, 33751, 33752, 33753, 33754, 33755, 33756, 33757, 33758, 33759, 33760, 33761, 33762 ],
            "FrameStrobe_O": [ 32849, 32850, 32851, 32852, 32853, 32854, 32855, 32856, 32857, 32858, 32859, 32860, 32861, 32862, 32863, 32864, 32865, 32866, 32867, 32868 ],
            "N1BEG": [ 32889, 32890, 32891, 32892 ],
            "N1END": [ 33763, 33764, 33765, 33766 ],
            "N2BEG": [ 32901, 32902, 32903, 32904, 32905, 32906, 32907, 32908 ],
            "N2BEGb": [ 32893, 32894, 32895, 32896, 32897, 32898, 32899, 32900 ],
            "N2END": [ 33767, 33768, 33769, 33770, 33771, 33772, 33773, 33774 ],
            "N2MID": [ 33775, 33776, 33777, 33778, 33779, 33780, 33781, 33782 ],
            "N4BEG": [ 32909, 32910, 32911, 32912, 32913, 32914, 32915, 32916, 32917, 32918, 32919, 32920, 32921, 32922, 32923, 32924 ],
            "N4END": [ 33783, 33784, 33785, 33786, 33787, 33788, 33789, 33790, 33791, 33792, 33793, 33794, 33795, 33796, 33797, 33798 ],
            "RAM2FAB_D0_I0": [ 1832 ],
            "RAM2FAB_D0_I1": [ 1833 ],
            "RAM2FAB_D0_I2": [ 1834 ],
            "RAM2FAB_D0_I3": [ 1835 ],
            "RAM2FAB_D1_I0": [ 1836 ],
            "RAM2FAB_D1_I1": [ 1837 ],
            "RAM2FAB_D1_I2": [ 1838 ],
            "RAM2FAB_D1_I3": [ 1839 ],
            "RAM2FAB_D2_I0": [ 1840 ],
            "RAM2FAB_D2_I1": [ 1841 ],
            "RAM2FAB_D2_I2": [ 1842 ],
            "RAM2FAB_D2_I3": [ 1843 ],
            "RAM2FAB_D3_I0": [ 1844 ],
            "RAM2FAB_D3_I1": [ 1845 ],
            "RAM2FAB_D3_I2": [ 1846 ],
            "RAM2FAB_D3_I3": [ 1847 ],
            "S1BEG": [ 33799, 33800, 33801, 33802 ],
            "S1END": [ 32925, 32926, 32927, 32928 ],
            "S2BEG": [ 33803, 33804, 33805, 33806, 33807, 33808, 33809, 33810 ],
            "S2BEGb": [ 33811, 33812, 33813, 33814, 33815, 33816, 33817, 33818 ],
            "S2END": [ 32937, 32938, 32939, 32940, 32941, 32942, 32943, 32944 ],
            "S2MID": [ 32929, 32930, 32931, 32932, 32933, 32934, 32935, 32936 ],
            "S4BEG": [ 33819, 33820, 33821, 33822, 33823, 33824, 33825, 33826, 33827, 33828, 33829, 33830, 33831, 33832, 33833, 33834 ],
            "S4END": [ 32945, 32946, 32947, 32948, 32949, 32950, 32951, 32952, 32953, 32954, 32955, 32956, 32957, 32958, 32959, 32960 ],
            "UserCLK": [ 33835 ],
            "UserCLKo": [ 32961 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 30895, 30896, 30897, 30898 ],
            "W2BEG": [ 30907, 30908, 30909, 30910, 30911, 30912, 30913, 30914 ],
            "W2BEGb": [ 30899, 30900, 30901, 30902, 30903, 30904, 30905, 30906 ],
            "W6BEG": [ 30915, 30916, 30917, 30918, 30919, 30920, 30921, 30922, 30923, 30924, 30925, 30926 ],
            "WW4BEG": [ 30927, 30928, 30929, 30930, 30931, 30932, 30933, 30934, 30935, 30936, 30937, 30938, 30939, 30940, 30941, 30942 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:5491.2-5577.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33836 ],
            "Config_accessC_bit1": [ 33837 ],
            "Config_accessC_bit2": [ 33838 ],
            "Config_accessC_bit3": [ 33839 ],
            "E1END": [ 30944, 30945, 30946, 30947 ],
            "E2END": [ 30956, 30957, 30958, 30959, 30960, 30961, 30962, 30963 ],
            "E2MID": [ 30948, 30949, 30950, 30951, 30952, 30953, 30954, 30955 ],
            "E6END": [ 30964, 30965, 30966, 30967, 30968, 30969, 30970, 30971, 30972, 30973, 30974, 30975 ],
            "EE4END": [ 30976, 30977, 30978, 30979, 30980, 30981, 30982, 30983, 30984, 30985, 30986, 30987, 30988, 30989, 30990, 30991 ],
            "FAB2RAM_A0_O0": [ 1808 ],
            "FAB2RAM_A0_O1": [ 1809 ],
            "FAB2RAM_A0_O2": [ 1810 ],
            "FAB2RAM_A0_O3": [ 1811 ],
            "FAB2RAM_A1_O0": [ 1812 ],
            "FAB2RAM_A1_O1": [ 1813 ],
            "FAB2RAM_A1_O2": [ 1814 ],
            "FAB2RAM_A1_O3": [ 1815 ],
            "FAB2RAM_C_O0": [ 1802 ],
            "FAB2RAM_C_O1": [ 1803 ],
            "FAB2RAM_C_O2": [ 1804 ],
            "FAB2RAM_C_O3": [ 1805 ],
            "FAB2RAM_D0_O0": [ 1856 ],
            "FAB2RAM_D0_O1": [ 1857 ],
            "FAB2RAM_D0_O2": [ 1858 ],
            "FAB2RAM_D0_O3": [ 1859 ],
            "FAB2RAM_D1_O0": [ 1860 ],
            "FAB2RAM_D1_O1": [ 1861 ],
            "FAB2RAM_D1_O2": [ 1862 ],
            "FAB2RAM_D1_O3": [ 1863 ],
            "FAB2RAM_D2_O0": [ 1864 ],
            "FAB2RAM_D2_O1": [ 1865 ],
            "FAB2RAM_D2_O2": [ 1866 ],
            "FAB2RAM_D2_O3": [ 1867 ],
            "FAB2RAM_D3_O0": [ 1868 ],
            "FAB2RAM_D3_O1": [ 1869 ],
            "FAB2RAM_D3_O2": [ 1870 ],
            "FAB2RAM_D3_O3": [ 1871 ],
            "FrameData": [ 30992, 30993, 30994, 30995, 30996, 30997, 30998, 30999, 31000, 31001, 31002, 31003, 31004, 31005, 31006, 31007, 31008, 31009, 31010, 31011, 31012, 31013, 31014, 31015, 31016, 31017, 31018, 31019, 31020, 31021, 31022, 31023 ],
            "FrameData_O": [ 33840, 33841, 33842, 33843, 33844, 33845, 33846, 33847, 33848, 33849, 33850, 33851, 33852, 33853, 33854, 33855, 33856, 33857, 33858, 33859, 33860, 33861, 33862, 33863, 33864, 33865, 33866, 33867, 33868, 33869, 33870, 33871 ],
            "FrameStrobe": [ 33872, 33873, 33874, 33875, 33876, 33877, 33878, 33879, 33880, 33881, 33882, 33883, 33884, 33885, 33886, 33887, 33888, 33889, 33890, 33891 ],
            "FrameStrobe_O": [ 33743, 33744, 33745, 33746, 33747, 33748, 33749, 33750, 33751, 33752, 33753, 33754, 33755, 33756, 33757, 33758, 33759, 33760, 33761, 33762 ],
            "N1BEG": [ 33763, 33764, 33765, 33766 ],
            "N1END": [ 33892, 33893, 33894, 33895 ],
            "N2BEG": [ 33775, 33776, 33777, 33778, 33779, 33780, 33781, 33782 ],
            "N2BEGb": [ 33767, 33768, 33769, 33770, 33771, 33772, 33773, 33774 ],
            "N2END": [ 33896, 33897, 33898, 33899, 33900, 33901, 33902, 33903 ],
            "N2MID": [ 33904, 33905, 33906, 33907, 33908, 33909, 33910, 33911 ],
            "N4BEG": [ 33783, 33784, 33785, 33786, 33787, 33788, 33789, 33790, 33791, 33792, 33793, 33794, 33795, 33796, 33797, 33798 ],
            "N4END": [ 33912, 33913, 33914, 33915, 33916, 33917, 33918, 33919, 33920, 33921, 33922, 33923, 33924, 33925, 33926, 33927 ],
            "RAM2FAB_D0_I0": [ 1816 ],
            "RAM2FAB_D0_I1": [ 1817 ],
            "RAM2FAB_D0_I2": [ 1818 ],
            "RAM2FAB_D0_I3": [ 1819 ],
            "RAM2FAB_D1_I0": [ 1820 ],
            "RAM2FAB_D1_I1": [ 1821 ],
            "RAM2FAB_D1_I2": [ 1822 ],
            "RAM2FAB_D1_I3": [ 1823 ],
            "RAM2FAB_D2_I0": [ 1824 ],
            "RAM2FAB_D2_I1": [ 1825 ],
            "RAM2FAB_D2_I2": [ 1826 ],
            "RAM2FAB_D2_I3": [ 1827 ],
            "RAM2FAB_D3_I0": [ 1828 ],
            "RAM2FAB_D3_I1": [ 1829 ],
            "RAM2FAB_D3_I2": [ 1830 ],
            "RAM2FAB_D3_I3": [ 1831 ],
            "S1BEG": [ 33928, 33929, 33930, 33931 ],
            "S1END": [ 33799, 33800, 33801, 33802 ],
            "S2BEG": [ 33932, 33933, 33934, 33935, 33936, 33937, 33938, 33939 ],
            "S2BEGb": [ 33940, 33941, 33942, 33943, 33944, 33945, 33946, 33947 ],
            "S2END": [ 33811, 33812, 33813, 33814, 33815, 33816, 33817, 33818 ],
            "S2MID": [ 33803, 33804, 33805, 33806, 33807, 33808, 33809, 33810 ],
            "S4BEG": [ 33948, 33949, 33950, 33951, 33952, 33953, 33954, 33955, 33956, 33957, 33958, 33959, 33960, 33961, 33962, 33963 ],
            "S4END": [ 33819, 33820, 33821, 33822, 33823, 33824, 33825, 33826, 33827, 33828, 33829, 33830, 33831, 33832, 33833, 33834 ],
            "UserCLK": [ 33964 ],
            "UserCLKo": [ 33835 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 31149, 31150, 31151, 31152 ],
            "W2BEG": [ 31161, 31162, 31163, 31164, 31165, 31166, 31167, 31168 ],
            "W2BEGb": [ 31153, 31154, 31155, 31156, 31157, 31158, 31159, 31160 ],
            "W6BEG": [ 31169, 31170, 31171, 31172, 31173, 31174, 31175, 31176, 31177, 31178, 31179, 31180 ],
            "WW4BEG": [ 31181, 31182, 31183, 31184, 31185, 31186, 31187, 31188, 31189, 31190, 31191, 31192, 31193, 31194, 31195, 31196 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6154.2-6240.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 33965 ],
            "Config_accessC_bit1": [ 33966 ],
            "Config_accessC_bit2": [ 33967 ],
            "Config_accessC_bit3": [ 33968 ],
            "E1END": [ 31198, 31199, 31200, 31201 ],
            "E2END": [ 31210, 31211, 31212, 31213, 31214, 31215, 31216, 31217 ],
            "E2MID": [ 31202, 31203, 31204, 31205, 31206, 31207, 31208, 31209 ],
            "E6END": [ 31218, 31219, 31220, 31221, 31222, 31223, 31224, 31225, 31226, 31227, 31228, 31229 ],
            "EE4END": [ 31230, 31231, 31232, 31233, 31234, 31235, 31236, 31237, 31238, 31239, 31240, 31241, 31242, 31243, 31244, 31245 ],
            "FAB2RAM_A0_O0": [ 1762 ],
            "FAB2RAM_A0_O1": [ 1763 ],
            "FAB2RAM_A0_O2": [ 1764 ],
            "FAB2RAM_A0_O3": [ 1765 ],
            "FAB2RAM_A1_O0": [ 1766 ],
            "FAB2RAM_A1_O1": [ 1767 ],
            "FAB2RAM_A1_O2": [ 1768 ],
            "FAB2RAM_A1_O3": [ 1769 ],
            "FAB2RAM_C_O0": [ 1720 ],
            "FAB2RAM_C_O1": [ 1721 ],
            "FAB2RAM_C_O2": [ 33969 ],
            "FAB2RAM_C_O3": [ 33970 ],
            "FAB2RAM_D0_O0": [ 1786 ],
            "FAB2RAM_D0_O1": [ 1787 ],
            "FAB2RAM_D0_O2": [ 1788 ],
            "FAB2RAM_D0_O3": [ 1789 ],
            "FAB2RAM_D1_O0": [ 1790 ],
            "FAB2RAM_D1_O1": [ 1791 ],
            "FAB2RAM_D1_O2": [ 1792 ],
            "FAB2RAM_D1_O3": [ 1793 ],
            "FAB2RAM_D2_O0": [ 1794 ],
            "FAB2RAM_D2_O1": [ 1795 ],
            "FAB2RAM_D2_O2": [ 1796 ],
            "FAB2RAM_D2_O3": [ 1797 ],
            "FAB2RAM_D3_O0": [ 1798 ],
            "FAB2RAM_D3_O1": [ 1799 ],
            "FAB2RAM_D3_O2": [ 1800 ],
            "FAB2RAM_D3_O3": [ 1801 ],
            "FrameData": [ 31246, 31247, 31248, 31249, 31250, 31251, 31252, 31253, 31254, 31255, 31256, 31257, 31258, 31259, 31260, 31261, 31262, 31263, 31264, 31265, 31266, 31267, 31268, 31269, 31270, 31271, 31272, 31273, 31274, 31275, 31276, 31277 ],
            "FrameData_O": [ 33971, 33972, 33973, 33974, 33975, 33976, 33977, 33978, 33979, 33980, 33981, 33982, 33983, 33984, 33985, 33986, 33987, 33988, 33989, 33990, 33991, 33992, 33993, 33994, 33995, 33996, 33997, 33998, 33999, 34000, 34001, 34002 ],
            "FrameStrobe": [ 34003, 34004, 34005, 34006, 34007, 34008, 34009, 34010, 34011, 34012, 34013, 34014, 34015, 34016, 34017, 34018, 34019, 34020, 34021, 34022 ],
            "FrameStrobe_O": [ 33872, 33873, 33874, 33875, 33876, 33877, 33878, 33879, 33880, 33881, 33882, 33883, 33884, 33885, 33886, 33887, 33888, 33889, 33890, 33891 ],
            "N1BEG": [ 33892, 33893, 33894, 33895 ],
            "N1END": [ 34023, 34024, 34025, 34026 ],
            "N2BEG": [ 33904, 33905, 33906, 33907, 33908, 33909, 33910, 33911 ],
            "N2BEGb": [ 33896, 33897, 33898, 33899, 33900, 33901, 33902, 33903 ],
            "N2END": [ 34027, 34028, 34029, 34030, 34031, 34032, 34033, 34034 ],
            "N2MID": [ 34035, 34036, 34037, 34038, 34039, 34040, 34041, 34042 ],
            "N4BEG": [ 33912, 33913, 33914, 33915, 33916, 33917, 33918, 33919, 33920, 33921, 33922, 33923, 33924, 33925, 33926, 33927 ],
            "N4END": [ 34043, 34044, 34045, 34046, 34047, 34048, 34049, 34050, 34051, 34052, 34053, 34054, 34055, 34056, 34057, 34058 ],
            "RAM2FAB_D0_I0": [ 1746 ],
            "RAM2FAB_D0_I1": [ 1747 ],
            "RAM2FAB_D0_I2": [ 1748 ],
            "RAM2FAB_D0_I3": [ 1749 ],
            "RAM2FAB_D1_I0": [ 1750 ],
            "RAM2FAB_D1_I1": [ 1751 ],
            "RAM2FAB_D1_I2": [ 1752 ],
            "RAM2FAB_D1_I3": [ 1753 ],
            "RAM2FAB_D2_I0": [ 1754 ],
            "RAM2FAB_D2_I1": [ 1755 ],
            "RAM2FAB_D2_I2": [ 1756 ],
            "RAM2FAB_D2_I3": [ 1757 ],
            "RAM2FAB_D3_I0": [ 1758 ],
            "RAM2FAB_D3_I1": [ 1759 ],
            "RAM2FAB_D3_I2": [ 1760 ],
            "RAM2FAB_D3_I3": [ 1761 ],
            "S1BEG": [ 34059, 34060, 34061, 34062 ],
            "S1END": [ 33928, 33929, 33930, 33931 ],
            "S2BEG": [ 34063, 34064, 34065, 34066, 34067, 34068, 34069, 34070 ],
            "S2BEGb": [ 34071, 34072, 34073, 34074, 34075, 34076, 34077, 34078 ],
            "S2END": [ 33940, 33941, 33942, 33943, 33944, 33945, 33946, 33947 ],
            "S2MID": [ 33932, 33933, 33934, 33935, 33936, 33937, 33938, 33939 ],
            "S4BEG": [ 34079, 34080, 34081, 34082, 34083, 34084, 34085, 34086, 34087, 34088, 34089, 34090, 34091, 34092, 34093, 34094 ],
            "S4END": [ 33948, 33949, 33950, 33951, 33952, 33953, 33954, 33955, 33956, 33957, 33958, 33959, 33960, 33961, 33962, 33963 ],
            "UserCLK": [ 34095 ],
            "UserCLKo": [ 33964 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 31403, 31404, 31405, 31406 ],
            "W2BEG": [ 31415, 31416, 31417, 31418, 31419, 31420, 31421, 31422 ],
            "W2BEGb": [ 31407, 31408, 31409, 31410, 31411, 31412, 31413, 31414 ],
            "W6BEG": [ 31423, 31424, 31425, 31426, 31427, 31428, 31429, 31430, 31431, 31432, 31433, 31434 ],
            "WW4BEG": [ 31435, 31436, 31437, 31438, 31439, 31440, 31441, 31442, 31443, 31444, 31445, 31446, 31447, 31448, 31449, 31450 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:6733.2-6819.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 34096 ],
            "Config_accessC_bit1": [ 34097 ],
            "Config_accessC_bit2": [ 34098 ],
            "Config_accessC_bit3": [ 34099 ],
            "E1END": [ 31452, 31453, 31454, 31455 ],
            "E2END": [ 31464, 31465, 31466, 31467, 31468, 31469, 31470, 31471 ],
            "E2MID": [ 31456, 31457, 31458, 31459, 31460, 31461, 31462, 31463 ],
            "E6END": [ 31472, 31473, 31474, 31475, 31476, 31477, 31478, 31479, 31480, 31481, 31482, 31483 ],
            "EE4END": [ 31484, 31485, 31486, 31487, 31488, 31489, 31490, 31491, 31492, 31493, 31494, 31495, 31496, 31497, 31498, 31499 ],
            "FAB2RAM_A0_O0": [ 1722 ],
            "FAB2RAM_A0_O1": [ 1723 ],
            "FAB2RAM_A0_O2": [ 1724 ],
            "FAB2RAM_A0_O3": [ 1725 ],
            "FAB2RAM_A1_O0": [ 1726 ],
            "FAB2RAM_A1_O1": [ 1727 ],
            "FAB2RAM_A1_O2": [ 1728 ],
            "FAB2RAM_A1_O3": [ 1729 ],
            "FAB2RAM_C_O0": [ 1716 ],
            "FAB2RAM_C_O1": [ 1717 ],
            "FAB2RAM_C_O2": [ 1718 ],
            "FAB2RAM_C_O3": [ 1719 ],
            "FAB2RAM_D0_O0": [ 1770 ],
            "FAB2RAM_D0_O1": [ 1771 ],
            "FAB2RAM_D0_O2": [ 1772 ],
            "FAB2RAM_D0_O3": [ 1773 ],
            "FAB2RAM_D1_O0": [ 1774 ],
            "FAB2RAM_D1_O1": [ 1775 ],
            "FAB2RAM_D1_O2": [ 1776 ],
            "FAB2RAM_D1_O3": [ 1777 ],
            "FAB2RAM_D2_O0": [ 1778 ],
            "FAB2RAM_D2_O1": [ 1779 ],
            "FAB2RAM_D2_O2": [ 1780 ],
            "FAB2RAM_D2_O3": [ 1781 ],
            "FAB2RAM_D3_O0": [ 1782 ],
            "FAB2RAM_D3_O1": [ 1783 ],
            "FAB2RAM_D3_O2": [ 1784 ],
            "FAB2RAM_D3_O3": [ 1785 ],
            "FrameData": [ 31500, 31501, 31502, 31503, 31504, 31505, 31506, 31507, 31508, 31509, 31510, 31511, 31512, 31513, 31514, 31515, 31516, 31517, 31518, 31519, 31520, 31521, 31522, 31523, 31524, 31525, 31526, 31527, 31528, 31529, 31530, 31531 ],
            "FrameData_O": [ 34100, 34101, 34102, 34103, 34104, 34105, 34106, 34107, 34108, 34109, 34110, 34111, 34112, 34113, 34114, 34115, 34116, 34117, 34118, 34119, 34120, 34121, 34122, 34123, 34124, 34125, 34126, 34127, 34128, 34129, 34130, 34131 ],
            "FrameStrobe": [ 34132, 34133, 34134, 34135, 34136, 34137, 34138, 34139, 34140, 34141, 34142, 34143, 34144, 34145, 34146, 34147, 34148, 34149, 34150, 34151 ],
            "FrameStrobe_O": [ 34003, 34004, 34005, 34006, 34007, 34008, 34009, 34010, 34011, 34012, 34013, 34014, 34015, 34016, 34017, 34018, 34019, 34020, 34021, 34022 ],
            "N1BEG": [ 34023, 34024, 34025, 34026 ],
            "N1END": [ 34152, 34153, 34154, 34155 ],
            "N2BEG": [ 34035, 34036, 34037, 34038, 34039, 34040, 34041, 34042 ],
            "N2BEGb": [ 34027, 34028, 34029, 34030, 34031, 34032, 34033, 34034 ],
            "N2END": [ 34156, 34157, 34158, 34159, 34160, 34161, 34162, 34163 ],
            "N2MID": [ 34164, 34165, 34166, 34167, 34168, 34169, 34170, 34171 ],
            "N4BEG": [ 34043, 34044, 34045, 34046, 34047, 34048, 34049, 34050, 34051, 34052, 34053, 34054, 34055, 34056, 34057, 34058 ],
            "N4END": [ 34172, 34173, 34174, 34175, 34176, 34177, 34178, 34179, 34180, 34181, 34182, 34183, 34184, 34185, 34186, 34187 ],
            "RAM2FAB_D0_I0": [ 1730 ],
            "RAM2FAB_D0_I1": [ 1731 ],
            "RAM2FAB_D0_I2": [ 1732 ],
            "RAM2FAB_D0_I3": [ 1733 ],
            "RAM2FAB_D1_I0": [ 1734 ],
            "RAM2FAB_D1_I1": [ 1735 ],
            "RAM2FAB_D1_I2": [ 1736 ],
            "RAM2FAB_D1_I3": [ 1737 ],
            "RAM2FAB_D2_I0": [ 1738 ],
            "RAM2FAB_D2_I1": [ 1739 ],
            "RAM2FAB_D2_I2": [ 1740 ],
            "RAM2FAB_D2_I3": [ 1741 ],
            "RAM2FAB_D3_I0": [ 1742 ],
            "RAM2FAB_D3_I1": [ 1743 ],
            "RAM2FAB_D3_I2": [ 1744 ],
            "RAM2FAB_D3_I3": [ 1745 ],
            "S1BEG": [ 34188, 34189, 34190, 34191 ],
            "S1END": [ 34059, 34060, 34061, 34062 ],
            "S2BEG": [ 34192, 34193, 34194, 34195, 34196, 34197, 34198, 34199 ],
            "S2BEGb": [ 34200, 34201, 34202, 34203, 34204, 34205, 34206, 34207 ],
            "S2END": [ 34071, 34072, 34073, 34074, 34075, 34076, 34077, 34078 ],
            "S2MID": [ 34063, 34064, 34065, 34066, 34067, 34068, 34069, 34070 ],
            "S4BEG": [ 34208, 34209, 34210, 34211, 34212, 34213, 34214, 34215, 34216, 34217, 34218, 34219, 34220, 34221, 34222, 34223 ],
            "S4END": [ 34079, 34080, 34081, 34082, 34083, 34084, 34085, 34086, 34087, 34088, 34089, 34090, 34091, 34092, 34093, 34094 ],
            "UserCLK": [ 34224 ],
            "UserCLKo": [ 34095 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 31657, 31658, 31659, 31660 ],
            "W2BEG": [ 31669, 31670, 31671, 31672, 31673, 31674, 31675, 31676 ],
            "W2BEGb": [ 31661, 31662, 31663, 31664, 31665, 31666, 31667, 31668 ],
            "W6BEG": [ 31677, 31678, 31679, 31680, 31681, 31682, 31683, 31684, 31685, 31686, 31687, 31688 ],
            "WW4BEG": [ 31689, 31690, 31691, 31692, 31693, 31694, 31695, 31696, 31697, 31698, 31699, 31700, 31701, 31702, 31703, 31704 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7396.2-7482.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 34225 ],
            "Config_accessC_bit1": [ 34226 ],
            "Config_accessC_bit2": [ 34227 ],
            "Config_accessC_bit3": [ 34228 ],
            "E1END": [ 31706, 31707, 31708, 31709 ],
            "E2END": [ 31718, 31719, 31720, 31721, 31722, 31723, 31724, 31725 ],
            "E2MID": [ 31710, 31711, 31712, 31713, 31714, 31715, 31716, 31717 ],
            "E6END": [ 31726, 31727, 31728, 31729, 31730, 31731, 31732, 31733, 31734, 31735, 31736, 31737 ],
            "EE4END": [ 31738, 31739, 31740, 31741, 31742, 31743, 31744, 31745, 31746, 31747, 31748, 31749, 31750, 31751, 31752, 31753 ],
            "FAB2RAM_A0_O0": [ 1676 ],
            "FAB2RAM_A0_O1": [ 1677 ],
            "FAB2RAM_A0_O2": [ 1678 ],
            "FAB2RAM_A0_O3": [ 1679 ],
            "FAB2RAM_A1_O0": [ 1680 ],
            "FAB2RAM_A1_O1": [ 1681 ],
            "FAB2RAM_A1_O2": [ 1682 ],
            "FAB2RAM_A1_O3": [ 1683 ],
            "FAB2RAM_C_O0": [ 1634 ],
            "FAB2RAM_C_O1": [ 1635 ],
            "FAB2RAM_C_O2": [ 34229 ],
            "FAB2RAM_C_O3": [ 34230 ],
            "FAB2RAM_D0_O0": [ 1700 ],
            "FAB2RAM_D0_O1": [ 1701 ],
            "FAB2RAM_D0_O2": [ 1702 ],
            "FAB2RAM_D0_O3": [ 1703 ],
            "FAB2RAM_D1_O0": [ 1704 ],
            "FAB2RAM_D1_O1": [ 1705 ],
            "FAB2RAM_D1_O2": [ 1706 ],
            "FAB2RAM_D1_O3": [ 1707 ],
            "FAB2RAM_D2_O0": [ 1708 ],
            "FAB2RAM_D2_O1": [ 1709 ],
            "FAB2RAM_D2_O2": [ 1710 ],
            "FAB2RAM_D2_O3": [ 1711 ],
            "FAB2RAM_D3_O0": [ 1712 ],
            "FAB2RAM_D3_O1": [ 1713 ],
            "FAB2RAM_D3_O2": [ 1714 ],
            "FAB2RAM_D3_O3": [ 1715 ],
            "FrameData": [ 31754, 31755, 31756, 31757, 31758, 31759, 31760, 31761, 31762, 31763, 31764, 31765, 31766, 31767, 31768, 31769, 31770, 31771, 31772, 31773, 31774, 31775, 31776, 31777, 31778, 31779, 31780, 31781, 31782, 31783, 31784, 31785 ],
            "FrameData_O": [ 34231, 34232, 34233, 34234, 34235, 34236, 34237, 34238, 34239, 34240, 34241, 34242, 34243, 34244, 34245, 34246, 34247, 34248, 34249, 34250, 34251, 34252, 34253, 34254, 34255, 34256, 34257, 34258, 34259, 34260, 34261, 34262 ],
            "FrameStrobe": [ 34263, 34264, 34265, 34266, 34267, 34268, 34269, 34270, 34271, 34272, 34273, 34274, 34275, 34276, 34277, 34278, 34279, 34280, 34281, 34282 ],
            "FrameStrobe_O": [ 34132, 34133, 34134, 34135, 34136, 34137, 34138, 34139, 34140, 34141, 34142, 34143, 34144, 34145, 34146, 34147, 34148, 34149, 34150, 34151 ],
            "N1BEG": [ 34152, 34153, 34154, 34155 ],
            "N1END": [ 34283, 34284, 34285, 34286 ],
            "N2BEG": [ 34164, 34165, 34166, 34167, 34168, 34169, 34170, 34171 ],
            "N2BEGb": [ 34156, 34157, 34158, 34159, 34160, 34161, 34162, 34163 ],
            "N2END": [ 34287, 34288, 34289, 34290, 34291, 34292, 34293, 34294 ],
            "N2MID": [ 34295, 34296, 34297, 34298, 34299, 34300, 34301, 34302 ],
            "N4BEG": [ 34172, 34173, 34174, 34175, 34176, 34177, 34178, 34179, 34180, 34181, 34182, 34183, 34184, 34185, 34186, 34187 ],
            "N4END": [ 34303, 34304, 34305, 34306, 34307, 34308, 34309, 34310, 34311, 34312, 34313, 34314, 34315, 34316, 34317, 34318 ],
            "RAM2FAB_D0_I0": [ 1660 ],
            "RAM2FAB_D0_I1": [ 1661 ],
            "RAM2FAB_D0_I2": [ 1662 ],
            "RAM2FAB_D0_I3": [ 1663 ],
            "RAM2FAB_D1_I0": [ 1664 ],
            "RAM2FAB_D1_I1": [ 1665 ],
            "RAM2FAB_D1_I2": [ 1666 ],
            "RAM2FAB_D1_I3": [ 1667 ],
            "RAM2FAB_D2_I0": [ 1668 ],
            "RAM2FAB_D2_I1": [ 1669 ],
            "RAM2FAB_D2_I2": [ 1670 ],
            "RAM2FAB_D2_I3": [ 1671 ],
            "RAM2FAB_D3_I0": [ 1672 ],
            "RAM2FAB_D3_I1": [ 1673 ],
            "RAM2FAB_D3_I2": [ 1674 ],
            "RAM2FAB_D3_I3": [ 1675 ],
            "S1BEG": [ 34319, 34320, 34321, 34322 ],
            "S1END": [ 34188, 34189, 34190, 34191 ],
            "S2BEG": [ 34323, 34324, 34325, 34326, 34327, 34328, 34329, 34330 ],
            "S2BEGb": [ 34331, 34332, 34333, 34334, 34335, 34336, 34337, 34338 ],
            "S2END": [ 34200, 34201, 34202, 34203, 34204, 34205, 34206, 34207 ],
            "S2MID": [ 34192, 34193, 34194, 34195, 34196, 34197, 34198, 34199 ],
            "S4BEG": [ 34339, 34340, 34341, 34342, 34343, 34344, 34345, 34346, 34347, 34348, 34349, 34350, 34351, 34352, 34353, 34354 ],
            "S4END": [ 34208, 34209, 34210, 34211, 34212, 34213, 34214, 34215, 34216, 34217, 34218, 34219, 34220, 34221, 34222, 34223 ],
            "UserCLK": [ 34355 ],
            "UserCLKo": [ 34224 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 31911, 31912, 31913, 31914 ],
            "W2BEG": [ 31923, 31924, 31925, 31926, 31927, 31928, 31929, 31930 ],
            "W2BEGb": [ 31915, 31916, 31917, 31918, 31919, 31920, 31921, 31922 ],
            "W6BEG": [ 31931, 31932, 31933, 31934, 31935, 31936, 31937, 31938, 31939, 31940, 31941, 31942 ],
            "WW4BEG": [ 31943, 31944, 31945, 31946, 31947, 31948, 31949, 31950, 31951, 31952, 31953, 31954, 31955, 31956, 31957, 31958 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:7975.2-8061.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 34356 ],
            "Config_accessC_bit1": [ 34357 ],
            "Config_accessC_bit2": [ 34358 ],
            "Config_accessC_bit3": [ 34359 ],
            "E1END": [ 31960, 31961, 31962, 31963 ],
            "E2END": [ 31972, 31973, 31974, 31975, 31976, 31977, 31978, 31979 ],
            "E2MID": [ 31964, 31965, 31966, 31967, 31968, 31969, 31970, 31971 ],
            "E6END": [ 31980, 31981, 31982, 31983, 31984, 31985, 31986, 31987, 31988, 31989, 31990, 31991 ],
            "EE4END": [ 31992, 31993, 31994, 31995, 31996, 31997, 31998, 31999, 32000, 32001, 32002, 32003, 32004, 32005, 32006, 32007 ],
            "FAB2RAM_A0_O0": [ 1636 ],
            "FAB2RAM_A0_O1": [ 1637 ],
            "FAB2RAM_A0_O2": [ 1638 ],
            "FAB2RAM_A0_O3": [ 1639 ],
            "FAB2RAM_A1_O0": [ 1640 ],
            "FAB2RAM_A1_O1": [ 1641 ],
            "FAB2RAM_A1_O2": [ 1642 ],
            "FAB2RAM_A1_O3": [ 1643 ],
            "FAB2RAM_C_O0": [ 1630 ],
            "FAB2RAM_C_O1": [ 1631 ],
            "FAB2RAM_C_O2": [ 1632 ],
            "FAB2RAM_C_O3": [ 1633 ],
            "FAB2RAM_D0_O0": [ 1684 ],
            "FAB2RAM_D0_O1": [ 1685 ],
            "FAB2RAM_D0_O2": [ 1686 ],
            "FAB2RAM_D0_O3": [ 1687 ],
            "FAB2RAM_D1_O0": [ 1688 ],
            "FAB2RAM_D1_O1": [ 1689 ],
            "FAB2RAM_D1_O2": [ 1690 ],
            "FAB2RAM_D1_O3": [ 1691 ],
            "FAB2RAM_D2_O0": [ 1692 ],
            "FAB2RAM_D2_O1": [ 1693 ],
            "FAB2RAM_D2_O2": [ 1694 ],
            "FAB2RAM_D2_O3": [ 1695 ],
            "FAB2RAM_D3_O0": [ 1696 ],
            "FAB2RAM_D3_O1": [ 1697 ],
            "FAB2RAM_D3_O2": [ 1698 ],
            "FAB2RAM_D3_O3": [ 1699 ],
            "FrameData": [ 32008, 32009, 32010, 32011, 32012, 32013, 32014, 32015, 32016, 32017, 32018, 32019, 32020, 32021, 32022, 32023, 32024, 32025, 32026, 32027, 32028, 32029, 32030, 32031, 32032, 32033, 32034, 32035, 32036, 32037, 32038, 32039 ],
            "FrameData_O": [ 34360, 34361, 34362, 34363, 34364, 34365, 34366, 34367, 34368, 34369, 34370, 34371, 34372, 34373, 34374, 34375, 34376, 34377, 34378, 34379, 34380, 34381, 34382, 34383, 34384, 34385, 34386, 34387, 34388, 34389, 34390, 34391 ],
            "FrameStrobe": [ 34392, 34393, 34394, 34395, 34396, 34397, 34398, 34399, 34400, 34401, 34402, 34403, 34404, 34405, 34406, 34407, 34408, 34409, 34410, 34411 ],
            "FrameStrobe_O": [ 34263, 34264, 34265, 34266, 34267, 34268, 34269, 34270, 34271, 34272, 34273, 34274, 34275, 34276, 34277, 34278, 34279, 34280, 34281, 34282 ],
            "N1BEG": [ 34283, 34284, 34285, 34286 ],
            "N1END": [ 34412, 34413, 34414, 34415 ],
            "N2BEG": [ 34295, 34296, 34297, 34298, 34299, 34300, 34301, 34302 ],
            "N2BEGb": [ 34287, 34288, 34289, 34290, 34291, 34292, 34293, 34294 ],
            "N2END": [ 34416, 34417, 34418, 34419, 34420, 34421, 34422, 34423 ],
            "N2MID": [ 34424, 34425, 34426, 34427, 34428, 34429, 34430, 34431 ],
            "N4BEG": [ 34303, 34304, 34305, 34306, 34307, 34308, 34309, 34310, 34311, 34312, 34313, 34314, 34315, 34316, 34317, 34318 ],
            "N4END": [ 34432, 34433, 34434, 34435, 34436, 34437, 34438, 34439, 34440, 34441, 34442, 34443, 34444, 34445, 34446, 34447 ],
            "RAM2FAB_D0_I0": [ 1644 ],
            "RAM2FAB_D0_I1": [ 1645 ],
            "RAM2FAB_D0_I2": [ 1646 ],
            "RAM2FAB_D0_I3": [ 1647 ],
            "RAM2FAB_D1_I0": [ 1648 ],
            "RAM2FAB_D1_I1": [ 1649 ],
            "RAM2FAB_D1_I2": [ 1650 ],
            "RAM2FAB_D1_I3": [ 1651 ],
            "RAM2FAB_D2_I0": [ 1652 ],
            "RAM2FAB_D2_I1": [ 1653 ],
            "RAM2FAB_D2_I2": [ 1654 ],
            "RAM2FAB_D2_I3": [ 1655 ],
            "RAM2FAB_D3_I0": [ 1656 ],
            "RAM2FAB_D3_I1": [ 1657 ],
            "RAM2FAB_D3_I2": [ 1658 ],
            "RAM2FAB_D3_I3": [ 1659 ],
            "S1BEG": [ 34448, 34449, 34450, 34451 ],
            "S1END": [ 34319, 34320, 34321, 34322 ],
            "S2BEG": [ 34452, 34453, 34454, 34455, 34456, 34457, 34458, 34459 ],
            "S2BEGb": [ 34460, 34461, 34462, 34463, 34464, 34465, 34466, 34467 ],
            "S2END": [ 34331, 34332, 34333, 34334, 34335, 34336, 34337, 34338 ],
            "S2MID": [ 34323, 34324, 34325, 34326, 34327, 34328, 34329, 34330 ],
            "S4BEG": [ 34468, 34469, 34470, 34471, 34472, 34473, 34474, 34475, 34476, 34477, 34478, 34479, 34480, 34481, 34482, 34483 ],
            "S4END": [ 34339, 34340, 34341, 34342, 34343, 34344, 34345, 34346, 34347, 34348, 34349, 34350, 34351, 34352, 34353, 34354 ],
            "UserCLK": [ 34484 ],
            "UserCLKo": [ 34355 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 32165, 32166, 32167, 32168 ],
            "W2BEG": [ 32177, 32178, 32179, 32180, 32181, 32182, 32183, 32184 ],
            "W2BEGb": [ 32169, 32170, 32171, 32172, 32173, 32174, 32175, 32176 ],
            "W6BEG": [ 32185, 32186, 32187, 32188, 32189, 32190, 32191, 32192, 32193, 32194, 32195, 32196 ],
            "WW4BEG": [ 32197, 32198, 32199, 32200, 32201, 32202, 32203, 32204, 32205, 32206, 32207, 32208, 32209, 32210, 32211, 32212 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:8638.2-8724.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 34485 ],
            "Config_accessC_bit1": [ 34486 ],
            "Config_accessC_bit2": [ 34487 ],
            "Config_accessC_bit3": [ 34488 ],
            "E1END": [ 32214, 32215, 32216, 32217 ],
            "E2END": [ 32226, 32227, 32228, 32229, 32230, 32231, 32232, 32233 ],
            "E2MID": [ 32218, 32219, 32220, 32221, 32222, 32223, 32224, 32225 ],
            "E6END": [ 32234, 32235, 32236, 32237, 32238, 32239, 32240, 32241, 32242, 32243, 32244, 32245 ],
            "EE4END": [ 32246, 32247, 32248, 32249, 32250, 32251, 32252, 32253, 32254, 32255, 32256, 32257, 32258, 32259, 32260, 32261 ],
            "FAB2RAM_A0_O0": [ 1590 ],
            "FAB2RAM_A0_O1": [ 1591 ],
            "FAB2RAM_A0_O2": [ 1592 ],
            "FAB2RAM_A0_O3": [ 1593 ],
            "FAB2RAM_A1_O0": [ 1594 ],
            "FAB2RAM_A1_O1": [ 1595 ],
            "FAB2RAM_A1_O2": [ 1596 ],
            "FAB2RAM_A1_O3": [ 1597 ],
            "FAB2RAM_C_O0": [ 1548 ],
            "FAB2RAM_C_O1": [ 1549 ],
            "FAB2RAM_C_O2": [ 34489 ],
            "FAB2RAM_C_O3": [ 34490 ],
            "FAB2RAM_D0_O0": [ 1614 ],
            "FAB2RAM_D0_O1": [ 1615 ],
            "FAB2RAM_D0_O2": [ 1616 ],
            "FAB2RAM_D0_O3": [ 1617 ],
            "FAB2RAM_D1_O0": [ 1618 ],
            "FAB2RAM_D1_O1": [ 1619 ],
            "FAB2RAM_D1_O2": [ 1620 ],
            "FAB2RAM_D1_O3": [ 1621 ],
            "FAB2RAM_D2_O0": [ 1622 ],
            "FAB2RAM_D2_O1": [ 1623 ],
            "FAB2RAM_D2_O2": [ 1624 ],
            "FAB2RAM_D2_O3": [ 1625 ],
            "FAB2RAM_D3_O0": [ 1626 ],
            "FAB2RAM_D3_O1": [ 1627 ],
            "FAB2RAM_D3_O2": [ 1628 ],
            "FAB2RAM_D3_O3": [ 1629 ],
            "FrameData": [ 32262, 32263, 32264, 32265, 32266, 32267, 32268, 32269, 32270, 32271, 32272, 32273, 32274, 32275, 32276, 32277, 32278, 32279, 32280, 32281, 32282, 32283, 32284, 32285, 32286, 32287, 32288, 32289, 32290, 32291, 32292, 32293 ],
            "FrameData_O": [ 34491, 34492, 34493, 34494, 34495, 34496, 34497, 34498, 34499, 34500, 34501, 34502, 34503, 34504, 34505, 34506, 34507, 34508, 34509, 34510, 34511, 34512, 34513, 34514, 34515, 34516, 34517, 34518, 34519, 34520, 34521, 34522 ],
            "FrameStrobe": [ 34523, 34524, 34525, 34526, 34527, 34528, 34529, 34530, 34531, 34532, 34533, 34534, 34535, 34536, 34537, 34538, 34539, 34540, 34541, 34542 ],
            "FrameStrobe_O": [ 34392, 34393, 34394, 34395, 34396, 34397, 34398, 34399, 34400, 34401, 34402, 34403, 34404, 34405, 34406, 34407, 34408, 34409, 34410, 34411 ],
            "N1BEG": [ 34412, 34413, 34414, 34415 ],
            "N1END": [ 34543, 34544, 34545, 34546 ],
            "N2BEG": [ 34424, 34425, 34426, 34427, 34428, 34429, 34430, 34431 ],
            "N2BEGb": [ 34416, 34417, 34418, 34419, 34420, 34421, 34422, 34423 ],
            "N2END": [ 34547, 34548, 34549, 34550, 34551, 34552, 34553, 34554 ],
            "N2MID": [ 34555, 34556, 34557, 34558, 34559, 34560, 34561, 34562 ],
            "N4BEG": [ 34432, 34433, 34434, 34435, 34436, 34437, 34438, 34439, 34440, 34441, 34442, 34443, 34444, 34445, 34446, 34447 ],
            "N4END": [ 34563, 34564, 34565, 34566, 34567, 34568, 34569, 34570, 34571, 34572, 34573, 34574, 34575, 34576, 34577, 34578 ],
            "RAM2FAB_D0_I0": [ 1574 ],
            "RAM2FAB_D0_I1": [ 1575 ],
            "RAM2FAB_D0_I2": [ 1576 ],
            "RAM2FAB_D0_I3": [ 1577 ],
            "RAM2FAB_D1_I0": [ 1578 ],
            "RAM2FAB_D1_I1": [ 1579 ],
            "RAM2FAB_D1_I2": [ 1580 ],
            "RAM2FAB_D1_I3": [ 1581 ],
            "RAM2FAB_D2_I0": [ 1582 ],
            "RAM2FAB_D2_I1": [ 1583 ],
            "RAM2FAB_D2_I2": [ 1584 ],
            "RAM2FAB_D2_I3": [ 1585 ],
            "RAM2FAB_D3_I0": [ 1586 ],
            "RAM2FAB_D3_I1": [ 1587 ],
            "RAM2FAB_D3_I2": [ 1588 ],
            "RAM2FAB_D3_I3": [ 1589 ],
            "S1BEG": [ 34579, 34580, 34581, 34582 ],
            "S1END": [ 34448, 34449, 34450, 34451 ],
            "S2BEG": [ 34583, 34584, 34585, 34586, 34587, 34588, 34589, 34590 ],
            "S2BEGb": [ 34591, 34592, 34593, 34594, 34595, 34596, 34597, 34598 ],
            "S2END": [ 34460, 34461, 34462, 34463, 34464, 34465, 34466, 34467 ],
            "S2MID": [ 34452, 34453, 34454, 34455, 34456, 34457, 34458, 34459 ],
            "S4BEG": [ 34599, 34600, 34601, 34602, 34603, 34604, 34605, 34606, 34607, 34608, 34609, 34610, 34611, 34612, 34613, 34614 ],
            "S4END": [ 34468, 34469, 34470, 34471, 34472, 34473, 34474, 34475, 34476, 34477, 34478, 34479, 34480, 34481, 34482, 34483 ],
            "UserCLK": [ 34615 ],
            "UserCLKo": [ 34484 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 32419, 32420, 32421, 32422 ],
            "W2BEG": [ 32431, 32432, 32433, 32434, 32435, 32436, 32437, 32438 ],
            "W2BEGb": [ 32423, 32424, 32425, 32426, 32427, 32428, 32429, 32430 ],
            "W6BEG": [ 32439, 32440, 32441, 32442, 32443, 32444, 32445, 32446, 32447, 32448, 32449, 32450 ],
            "WW4BEG": [ 32451, 32452, 32453, 32454, 32455, 32456, 32457, 32458, 32459, 32460, 32461, 32462, 32463, 32464, 32465, 32466 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9217.2-9303.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 34616 ],
            "Config_accessC_bit1": [ 34617 ],
            "Config_accessC_bit2": [ 34618 ],
            "Config_accessC_bit3": [ 34619 ],
            "E1END": [ 32468, 32469, 32470, 32471 ],
            "E2END": [ 32480, 32481, 32482, 32483, 32484, 32485, 32486, 32487 ],
            "E2MID": [ 32472, 32473, 32474, 32475, 32476, 32477, 32478, 32479 ],
            "E6END": [ 32488, 32489, 32490, 32491, 32492, 32493, 32494, 32495, 32496, 32497, 32498, 32499 ],
            "EE4END": [ 32500, 32501, 32502, 32503, 32504, 32505, 32506, 32507, 32508, 32509, 32510, 32511, 32512, 32513, 32514, 32515 ],
            "FAB2RAM_A0_O0": [ 1550 ],
            "FAB2RAM_A0_O1": [ 1551 ],
            "FAB2RAM_A0_O2": [ 1552 ],
            "FAB2RAM_A0_O3": [ 1553 ],
            "FAB2RAM_A1_O0": [ 1554 ],
            "FAB2RAM_A1_O1": [ 1555 ],
            "FAB2RAM_A1_O2": [ 1556 ],
            "FAB2RAM_A1_O3": [ 1557 ],
            "FAB2RAM_C_O0": [ 1544 ],
            "FAB2RAM_C_O1": [ 1545 ],
            "FAB2RAM_C_O2": [ 1546 ],
            "FAB2RAM_C_O3": [ 1547 ],
            "FAB2RAM_D0_O0": [ 1598 ],
            "FAB2RAM_D0_O1": [ 1599 ],
            "FAB2RAM_D0_O2": [ 1600 ],
            "FAB2RAM_D0_O3": [ 1601 ],
            "FAB2RAM_D1_O0": [ 1602 ],
            "FAB2RAM_D1_O1": [ 1603 ],
            "FAB2RAM_D1_O2": [ 1604 ],
            "FAB2RAM_D1_O3": [ 1605 ],
            "FAB2RAM_D2_O0": [ 1606 ],
            "FAB2RAM_D2_O1": [ 1607 ],
            "FAB2RAM_D2_O2": [ 1608 ],
            "FAB2RAM_D2_O3": [ 1609 ],
            "FAB2RAM_D3_O0": [ 1610 ],
            "FAB2RAM_D3_O1": [ 1611 ],
            "FAB2RAM_D3_O2": [ 1612 ],
            "FAB2RAM_D3_O3": [ 1613 ],
            "FrameData": [ 32516, 32517, 32518, 32519, 32520, 32521, 32522, 32523, 32524, 32525, 32526, 32527, 32528, 32529, 32530, 32531, 32532, 32533, 32534, 32535, 32536, 32537, 32538, 32539, 32540, 32541, 32542, 32543, 32544, 32545, 32546, 32547 ],
            "FrameData_O": [ 34620, 34621, 34622, 34623, 34624, 34625, 34626, 34627, 34628, 34629, 34630, 34631, 34632, 34633, 34634, 34635, 34636, 34637, 34638, 34639, 34640, 34641, 34642, 34643, 34644, 34645, 34646, 34647, 34648, 34649, 34650, 34651 ],
            "FrameStrobe": [ 34652, 34653, 34654, 34655, 34656, 34657, 34658, 34659, 34660, 34661, 34662, 34663, 34664, 34665, 34666, 34667, 34668, 34669, 34670, 34671 ],
            "FrameStrobe_O": [ 34523, 34524, 34525, 34526, 34527, 34528, 34529, 34530, 34531, 34532, 34533, 34534, 34535, 34536, 34537, 34538, 34539, 34540, 34541, 34542 ],
            "N1BEG": [ 34543, 34544, 34545, 34546 ],
            "N1END": [ 34672, 34673, 34674, 34675 ],
            "N2BEG": [ 34555, 34556, 34557, 34558, 34559, 34560, 34561, 34562 ],
            "N2BEGb": [ 34547, 34548, 34549, 34550, 34551, 34552, 34553, 34554 ],
            "N2END": [ 34676, 34677, 34678, 34679, 34680, 34681, 34682, 34683 ],
            "N2MID": [ 34684, 34685, 34686, 34687, 34688, 34689, 34690, 34691 ],
            "N4BEG": [ 34563, 34564, 34565, 34566, 34567, 34568, 34569, 34570, 34571, 34572, 34573, 34574, 34575, 34576, 34577, 34578 ],
            "N4END": [ 34692, 34693, 34694, 34695, 34696, 34697, 34698, 34699, 34700, 34701, 34702, 34703, 34704, 34705, 34706, 34707 ],
            "RAM2FAB_D0_I0": [ 1558 ],
            "RAM2FAB_D0_I1": [ 1559 ],
            "RAM2FAB_D0_I2": [ 1560 ],
            "RAM2FAB_D0_I3": [ 1561 ],
            "RAM2FAB_D1_I0": [ 1562 ],
            "RAM2FAB_D1_I1": [ 1563 ],
            "RAM2FAB_D1_I2": [ 1564 ],
            "RAM2FAB_D1_I3": [ 1565 ],
            "RAM2FAB_D2_I0": [ 1566 ],
            "RAM2FAB_D2_I1": [ 1567 ],
            "RAM2FAB_D2_I2": [ 1568 ],
            "RAM2FAB_D2_I3": [ 1569 ],
            "RAM2FAB_D3_I0": [ 1570 ],
            "RAM2FAB_D3_I1": [ 1571 ],
            "RAM2FAB_D3_I2": [ 1572 ],
            "RAM2FAB_D3_I3": [ 1573 ],
            "S1BEG": [ 34708, 34709, 34710, 34711 ],
            "S1END": [ 34579, 34580, 34581, 34582 ],
            "S2BEG": [ 34712, 34713, 34714, 34715, 34716, 34717, 34718, 34719 ],
            "S2BEGb": [ 34720, 34721, 34722, 34723, 34724, 34725, 34726, 34727 ],
            "S2END": [ 34591, 34592, 34593, 34594, 34595, 34596, 34597, 34598 ],
            "S2MID": [ 34583, 34584, 34585, 34586, 34587, 34588, 34589, 34590 ],
            "S4BEG": [ 34728, 34729, 34730, 34731, 34732, 34733, 34734, 34735, 34736, 34737, 34738, 34739, 34740, 34741, 34742, 34743 ],
            "S4END": [ 34599, 34600, 34601, 34602, 34603, 34604, 34605, 34606, 34607, 34608, 34609, 34610, 34611, 34612, 34613, 34614 ],
            "UserCLK": [ 34744 ],
            "UserCLKo": [ 34615 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 32673, 32674, 32675, 32676 ],
            "W2BEG": [ 32685, 32686, 32687, 32688, 32689, 32690, 32691, 32692 ],
            "W2BEGb": [ 32677, 32678, 32679, 32680, 32681, 32682, 32683, 32684 ],
            "W6BEG": [ 32693, 32694, 32695, 32696, 32697, 32698, 32699, 32700, 32701, 32702, 32703, 32704 ],
            "WW4BEG": [ 32705, 32706, 32707, 32708, 32709, 32710, 32711, 32712, 32713, 32714, 32715, 32716, 32717, 32718, 32719, 32720 ]
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO": {
          "hide_name": 0,
          "type": "RAM_IO",
          "parameters": {
          },
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_RAM_IO",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:9880.2-9966.2"
          },
          "port_directions": {
            "Config_accessC_bit0": "output",
            "Config_accessC_bit1": "output",
            "Config_accessC_bit2": "output",
            "Config_accessC_bit3": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "FAB2RAM_A0_O0": "output",
            "FAB2RAM_A0_O1": "output",
            "FAB2RAM_A0_O2": "output",
            "FAB2RAM_A0_O3": "output",
            "FAB2RAM_A1_O0": "output",
            "FAB2RAM_A1_O1": "output",
            "FAB2RAM_A1_O2": "output",
            "FAB2RAM_A1_O3": "output",
            "FAB2RAM_C_O0": "output",
            "FAB2RAM_C_O1": "output",
            "FAB2RAM_C_O2": "output",
            "FAB2RAM_C_O3": "output",
            "FAB2RAM_D0_O0": "output",
            "FAB2RAM_D0_O1": "output",
            "FAB2RAM_D0_O2": "output",
            "FAB2RAM_D0_O3": "output",
            "FAB2RAM_D1_O0": "output",
            "FAB2RAM_D1_O1": "output",
            "FAB2RAM_D1_O2": "output",
            "FAB2RAM_D1_O3": "output",
            "FAB2RAM_D2_O0": "output",
            "FAB2RAM_D2_O1": "output",
            "FAB2RAM_D2_O2": "output",
            "FAB2RAM_D2_O3": "output",
            "FAB2RAM_D3_O0": "output",
            "FAB2RAM_D3_O1": "output",
            "FAB2RAM_D3_O2": "output",
            "FAB2RAM_D3_O3": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RAM2FAB_D0_I0": "input",
            "RAM2FAB_D0_I1": "input",
            "RAM2FAB_D0_I2": "input",
            "RAM2FAB_D0_I3": "input",
            "RAM2FAB_D1_I0": "input",
            "RAM2FAB_D1_I1": "input",
            "RAM2FAB_D1_I2": "input",
            "RAM2FAB_D1_I3": "input",
            "RAM2FAB_D2_I0": "input",
            "RAM2FAB_D2_I1": "input",
            "RAM2FAB_D2_I2": "input",
            "RAM2FAB_D2_I3": "input",
            "RAM2FAB_D3_I0": "input",
            "RAM2FAB_D3_I1": "input",
            "RAM2FAB_D3_I2": "input",
            "RAM2FAB_D3_I3": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "VGND": "inout",
            "VPWR": "inout",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "Config_accessC_bit0": [ 34745 ],
            "Config_accessC_bit1": [ 34746 ],
            "Config_accessC_bit2": [ 34747 ],
            "Config_accessC_bit3": [ 34748 ],
            "E1END": [ 32721, 32722, 32723, 32724 ],
            "E2END": [ 32733, 32734, 32735, 32736, 32737, 32738, 32739, 32740 ],
            "E2MID": [ 32725, 32726, 32727, 32728, 32729, 32730, 32731, 32732 ],
            "E6END": [ 32741, 32742, 32743, 32744, 32745, 32746, 32747, 32748, 32749, 32750, 32751, 32752 ],
            "EE4END": [ 32753, 32754, 32755, 32756, 32757, 32758, 32759, 32760, 32761, 32762, 32763, 32764, 32765, 32766, 32767, 32768 ],
            "FAB2RAM_A0_O0": [ 1504 ],
            "FAB2RAM_A0_O1": [ 1505 ],
            "FAB2RAM_A0_O2": [ 1506 ],
            "FAB2RAM_A0_O3": [ 1507 ],
            "FAB2RAM_A1_O0": [ 1508 ],
            "FAB2RAM_A1_O1": [ 1509 ],
            "FAB2RAM_A1_O2": [ 1510 ],
            "FAB2RAM_A1_O3": [ 1511 ],
            "FAB2RAM_C_O0": [ 1462 ],
            "FAB2RAM_C_O1": [ 1463 ],
            "FAB2RAM_C_O2": [ 34749 ],
            "FAB2RAM_C_O3": [ 34750 ],
            "FAB2RAM_D0_O0": [ 1528 ],
            "FAB2RAM_D0_O1": [ 1529 ],
            "FAB2RAM_D0_O2": [ 1530 ],
            "FAB2RAM_D0_O3": [ 1531 ],
            "FAB2RAM_D1_O0": [ 1532 ],
            "FAB2RAM_D1_O1": [ 1533 ],
            "FAB2RAM_D1_O2": [ 1534 ],
            "FAB2RAM_D1_O3": [ 1535 ],
            "FAB2RAM_D2_O0": [ 1536 ],
            "FAB2RAM_D2_O1": [ 1537 ],
            "FAB2RAM_D2_O2": [ 1538 ],
            "FAB2RAM_D2_O3": [ 1539 ],
            "FAB2RAM_D3_O0": [ 1540 ],
            "FAB2RAM_D3_O1": [ 1541 ],
            "FAB2RAM_D3_O2": [ 1542 ],
            "FAB2RAM_D3_O3": [ 1543 ],
            "FrameData": [ 32769, 32770, 32771, 32772, 32773, 32774, 32775, 32776, 32777, 32778, 32779, 32780, 32781, 32782, 32783, 32784, 32785, 32786, 32787, 32788, 32789, 32790, 32791, 32792, 32793, 32794, 32795, 32796, 32797, 32798, 32799, 32800 ],
            "FrameData_O": [ 34751, 34752, 34753, 34754, 34755, 34756, 34757, 34758, 34759, 34760, 34761, 34762, 34763, 34764, 34765, 34766, 34767, 34768, 34769, 34770, 34771, 34772, 34773, 34774, 34775, 34776, 34777, 34778, 34779, 34780, 34781, 34782 ],
            "FrameStrobe": [ 33019, 33020, 33021, 33022, 33023, 33024, 33025, 33026, 33027, 33028, 33029, 33030, 33031, 33032, 33033, 33034, 33035, 33036, 33037, 33038 ],
            "FrameStrobe_O": [ 34652, 34653, 34654, 34655, 34656, 34657, 34658, 34659, 34660, 34661, 34662, 34663, 34664, 34665, 34666, 34667, 34668, 34669, 34670, 34671 ],
            "N1BEG": [ 34672, 34673, 34674, 34675 ],
            "N1END": [ 33039, 33040, 33041, 33042 ],
            "N2BEG": [ 34684, 34685, 34686, 34687, 34688, 34689, 34690, 34691 ],
            "N2BEGb": [ 34676, 34677, 34678, 34679, 34680, 34681, 34682, 34683 ],
            "N2END": [ 33055, 33056, 33057, 33058, 33059, 33060, 33061, 33062 ],
            "N2MID": [ 33047, 33048, 33049, 33050, 33051, 33052, 33053, 33054 ],
            "N4BEG": [ 34692, 34693, 34694, 34695, 34696, 34697, 34698, 34699, 34700, 34701, 34702, 34703, 34704, 34705, 34706, 34707 ],
            "N4END": [ 33079, 33080, 33081, 33082, 33083, 33084, 33085, 33086, 33087, 33088, 33089, 33090, 33091, 33092, 33093, 33094 ],
            "RAM2FAB_D0_I0": [ 1488 ],
            "RAM2FAB_D0_I1": [ 1489 ],
            "RAM2FAB_D0_I2": [ 1490 ],
            "RAM2FAB_D0_I3": [ 1491 ],
            "RAM2FAB_D1_I0": [ 1492 ],
            "RAM2FAB_D1_I1": [ 1493 ],
            "RAM2FAB_D1_I2": [ 1494 ],
            "RAM2FAB_D1_I3": [ 1495 ],
            "RAM2FAB_D2_I0": [ 1496 ],
            "RAM2FAB_D2_I1": [ 1497 ],
            "RAM2FAB_D2_I2": [ 1498 ],
            "RAM2FAB_D2_I3": [ 1499 ],
            "RAM2FAB_D3_I0": [ 1500 ],
            "RAM2FAB_D3_I1": [ 1501 ],
            "RAM2FAB_D3_I2": [ 1502 ],
            "RAM2FAB_D3_I3": [ 1503 ],
            "S1BEG": [ 33115, 33116, 33117, 33118 ],
            "S1END": [ 34708, 34709, 34710, 34711 ],
            "S2BEG": [ 33143, 33144, 33145, 33146, 33147, 33148, 33149, 33150 ],
            "S2BEGb": [ 33135, 33136, 33137, 33138, 33139, 33140, 33141, 33142 ],
            "S2END": [ 34720, 34721, 34722, 34723, 34724, 34725, 34726, 34727 ],
            "S2MID": [ 34712, 34713, 34714, 34715, 34716, 34717, 34718, 34719 ],
            "S4BEG": [ 33167, 33168, 33169, 33170, 33171, 33172, 33173, 33174, 33175, 33176, 33177, 33178, 33179, 33180, 33181, 33182 ],
            "S4END": [ 34728, 34729, 34730, 34731, 34732, 34733, 34734, 34735, 34736, 34737, 34738, 34739, 34740, 34741, 34742, 34743 ],
            "UserCLK": [ 33184 ],
            "UserCLKo": [ 34744 ],
            "VGND": [ 2060 ],
            "VPWR": [ 2061 ],
            "W1BEG": [ 32801, 32802, 32803, 32804 ],
            "W2BEG": [ 32813, 32814, 32815, 32816, 32817, 32818, 32819, 32820 ],
            "W2BEGb": [ 32805, 32806, 32807, 32808, 32809, 32810, 32811, 32812 ],
            "W6BEG": [ 32821, 32822, 32823, 32824, 32825, 32826, 32827, 32828, 32829, 32830, 32831, 32832 ],
            "WW4BEG": [ 32833, 32834, 32835, 32836, 32837, 32838, 32839, 32840, 32841, 32842, 32843, 32844, 32845, 32846, 32847, 32848 ]
          }
        }
      },
      "netnames": {
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_0.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_0.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$58_Y": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_1.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_1.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$56_Y": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_10.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_10.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$38_Y": {
          "hide_name": 1,
          "bits": [ 260 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_11.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_11.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$36_Y": {
          "hide_name": 1,
          "bits": [ 325 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_12.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_12.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$34_Y": {
          "hide_name": 1,
          "bits": [ 390 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_13.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_13.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$32_Y": {
          "hide_name": 1,
          "bits": [ 455 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_2.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_2.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$54_Y": {
          "hide_name": 1,
          "bits": [ 520 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_3.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_3.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$52_Y": {
          "hide_name": 1,
          "bits": [ 585 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_4.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_4.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$50_Y": {
          "hide_name": 1,
          "bits": [ 650 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_5.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_5.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$48_Y": {
          "hide_name": 1,
          "bits": [ 715 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_6.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_6.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$46_Y": {
          "hide_name": 1,
          "bits": [ 780 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_7.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_7.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$44_Y": {
          "hide_name": 1,
          "bits": [ 845 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_8.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_8.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$42_Y": {
          "hide_name": 1,
          "bits": [ 910 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_9.$0\\FrameData_O[31:0]": {
          "hide_name": 1,
          "bits": [ 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15.5-17.8"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Data_Reg_9.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$40_Y": {
          "hide_name": 1,
          "bits": [ 975 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16.13-16.29"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_0.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$29_Y": {
          "hide_name": 1,
          "bits": [ 1045 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_0.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$30_Y": {
          "hide_name": 1,
          "bits": [ 1047 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_1.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$26_Y": {
          "hide_name": 1,
          "bits": [ 1088 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_1.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$27_Y": {
          "hide_name": 1,
          "bits": [ 1089 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_2.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$23_Y": {
          "hide_name": 1,
          "bits": [ 1110 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_2.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$24_Y": {
          "hide_name": 1,
          "bits": [ 1111 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_3.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$20_Y": {
          "hide_name": 1,
          "bits": [ 1132 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_3.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$21_Y": {
          "hide_name": 1,
          "bits": [ 1133 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_4.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$17_Y": {
          "hide_name": 1,
          "bits": [ 1154 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_4.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$18_Y": {
          "hide_name": 1,
          "bits": [ 1155 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_5.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$14_Y": {
          "hide_name": 1,
          "bits": [ 1176 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_5.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$15_Y": {
          "hide_name": 1,
          "bits": [ 1177 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_6.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$11_Y": {
          "hide_name": 1,
          "bits": [ 1198 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_6.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$12_Y": {
          "hide_name": 1,
          "bits": [ 1199 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_7.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$8_Y": {
          "hide_name": 1,
          "bits": [ 1220 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_7.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$9_Y": {
          "hide_name": 1,
          "bits": [ 1221 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_8.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$5_Y": {
          "hide_name": 1,
          "bits": [ 1242 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_8.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$6_Y": {
          "hide_name": 1,
          "bits": [ 1243 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_9.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$2_Y": {
          "hide_name": 1,
          "bits": [ 1264 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.29-17.47"
          }
        },
        "$flatten\\eFPGA_top_i.\\inst_Frame_Select_9.$logic_and$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$3_Y": {
          "hide_name": 1,
          "bits": [ 1265 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17.13-17.48"
          }
        },
        "ComActive": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:21.12-21.21"
          }
        },
        "ReceiveLED": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:22.12-22.22"
          }
        },
        "Rx": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:20.11-20.13"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:17.11-17.14"
          }
        },
        "eFPGA_top_i.FrameAddressRegister": {
          "hide_name": 0,
          "bits": [ 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1040, 1041, 1042, 1043, 1044 ],
          "attributes": {
            "hdlname": "eFPGA_top_i FrameAddressRegister",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:45.32-45.52",
            "unused_bits": "20 21 22 23 24 25 26"
          }
        },
        "eFPGA_top_i.LocalWriteData": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "hdlname": "eFPGA_top_i LocalWriteData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:47.17-47.31"
          }
        },
        "eFPGA_top_i.LongFrameStrobe": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "hdlname": "eFPGA_top_i LongFrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:46.10-46.25"
          }
        },
        "eFPGA_top_i.RAM2FAB_D_I": {
          "hide_name": 0,
          "bits": [ 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847 ],
          "attributes": {
            "hdlname": "eFPGA_top_i RAM2FAB_D_I",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:36.20-36.31"
          }
        },
        "eFPGA_top_i.RowSelect": {
          "hide_name": 0,
          "bits": [ 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "eFPGA_top_i RowSelect",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:48.31-48.40"
          }
        },
        "eFPGA_top_i.SelfWriteData": {
          "hide_name": 0,
          "bits": [ 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i SelfWriteData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:27.18-27.31"
          }
        },
        "eFPGA_top_i.SelfWriteStrobe": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
            "hdlname": "eFPGA_top_i SelfWriteStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:26.11-26.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_I_top": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:573.16-573.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_T_top": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:574.16-574.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:578.16-578.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:579.16-579.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:580.16-580.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 1933 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:581.16-581.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_I_top": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:576.16-576.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_T_top": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:577.16-577.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:582.16-582.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:583.16-583.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:584.16-584.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:585.16-585.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 1938, 1939, 1940, 1941 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3117.11-3117.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3118.11-3118.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3119.11-3119.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3121.12-3121.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3120.12-3120.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1177.29-1177.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1337.29-1337.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:989.6-989.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_I_top": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:635.16-635.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_T_top": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:636.16-636.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:640.16-640.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:641.16-641.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:642.16-642.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:643.16-643.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_I_top": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:638.16-638.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_T_top": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:639.16-639.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:644.16-644.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:645.16-645.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:646.16-646.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:647.16-647.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 2118, 2119, 2120, 2121 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3302.11-3302.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3303.11-3303.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3304.11-3304.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3306.12-3306.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3305.12-3305.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1187.29-1187.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1347.29-1347.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:999.6-999.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_I_top": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:697.16-697.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_T_top": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:698.16-698.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:702.16-702.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:703.16-703.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:704.16-704.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:705.16-705.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_I_top": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:700.16-700.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_T_top": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:701.16-701.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:706.16-706.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:707.16-707.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:708.16-708.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:709.16-709.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 2275, 2276, 2277, 2278 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3487.11-3487.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3488.11-3488.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3489.11-3489.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3491.12-3491.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3490.12-3490.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1197.29-1197.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1357.29-1357.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1009.6-1009.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_I_top": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:759.16-759.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_T_top": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:760.16-760.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:764.16-764.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:765.16-765.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2426 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:766.16-766.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2427 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:767.16-767.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_I_top": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:762.16-762.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_T_top": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:763.16-763.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:768.16-768.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2429 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:769.16-769.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2430 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:770.16-770.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:771.16-771.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 2432, 2433, 2434, 2435 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3672.11-3672.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3673.11-3673.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3674.11-3674.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3676.12-3676.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3675.12-3675.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1207.29-1207.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1367.29-1367.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1019.6-1019.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_I_top": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:821.16-821.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_T_top": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:822.16-822.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:826.16-826.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:827.16-827.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:828.16-828.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2584 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:829.16-829.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_I_top": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:824.16-824.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_T_top": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:825.16-825.34"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2585 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:830.16-830.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2586 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:831.16-831.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:832.16-832.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:833.16-833.42",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 2589, 2590, 2591, 2592 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3857.11-3857.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3858.11-3858.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3859.11-3859.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3861.12-3861.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3860.12-3860.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1217.29-1217.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1377.29-1377.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2532 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1029.6-1029.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_I_top": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:15.16-15.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_T_top": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:16.16-16.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:20.16-20.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:21.16-21.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:22.16-22.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2720 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:23.16-23.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_I_top": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:18.16-18.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_T_top": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:19.16-19.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:24.16-24.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2722 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:25.16-25.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2723 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:26.16-26.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2724 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:27.16-27.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 2725, 2726, 2727, 2728 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1452.11-1452.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1453.11-1453.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1454.11-1454.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1456.12-1456.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1455.12-1455.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1087.29-1087.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1247.29-1247.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2846 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:899.6-899.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_I_top": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:77.16-77.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_T_top": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:78.16-78.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2895 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:82.16-82.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:83.16-83.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:84.16-84.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:85.16-85.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_I_top": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:80.16-80.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_T_top": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:81.16-81.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:86.16-86.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 2900 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:87.16-87.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:88.16-88.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 2902 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:89.16-89.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 2903, 2904, 2905, 2906 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1637.11-1637.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1638.11-1638.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1639.11-1639.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1641.12-1641.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1640.12-1640.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1097.29-1097.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1257.29-1257.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2845 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:909.6-909.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_I_top": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:139.16-139.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_T_top": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:140.16-140.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3052 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:144.16-144.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3053 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:145.16-145.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3054 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:146.16-146.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:147.16-147.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_I_top": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:142.16-142.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_T_top": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:143.16-143.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3056 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:148.16-148.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3057 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:149.16-149.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3058 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:150.16-150.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3059 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:151.16-151.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 3060, 3061, 3062, 3063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1822.11-1822.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1823.11-1823.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1824.11-1824.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1826.12-1826.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1825.12-1825.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1107.29-1107.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1267.29-1267.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3003 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:919.6-919.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_I_top": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:201.16-201.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_T_top": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:202.16-202.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:206.16-206.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3210 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:207.16-207.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:208.16-208.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3212 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:209.16-209.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_I_top": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:204.16-204.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_T_top": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:205.16-205.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3213 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:210.16-210.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:211.16-211.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:212.16-212.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3216 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:213.16-213.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 3217, 3218, 3219, 3220 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2007.11-2007.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2008.11-2008.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2009.11-2009.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2011.12-2011.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2010.12-2010.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1117.29-1117.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1277.29-1277.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3160 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:929.6-929.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_I_top": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:263.16-263.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_T_top": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:264.16-264.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3366 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:268.16-268.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3367 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:269.16-269.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:270.16-270.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:271.16-271.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_I_top": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:266.16-266.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_T_top": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:267.16-267.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3370 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:272.16-272.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:273.16-273.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3372 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:274.16-274.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3373 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:275.16-275.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 3374, 3375, 3376, 3377 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2192.11-2192.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2193.11-2193.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2194.11-2194.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2196.12-2196.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2195.12-2195.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1127.29-1127.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1287.29-1287.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:939.6-939.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_I_top": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:325.16-325.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_T_top": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:326.16-326.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3523 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:330.16-330.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3524 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:331.16-331.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3525 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:332.16-332.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3526 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:333.16-333.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_I_top": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:328.16-328.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_T_top": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:329.16-329.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3527 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:334.16-334.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:335.16-335.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3529 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:336.16-336.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3530 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:337.16-337.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 3531, 3532, 3533, 3534 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2377.11-2377.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2378.11-2378.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2379.11-2379.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2381.12-2381.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2380.12-2380.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1137.29-1137.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1297.29-1297.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3474 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:949.6-949.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_I_top": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:387.16-387.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_T_top": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:388.16-388.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3680 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:392.16-392.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:393.16-393.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3682 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:394.16-394.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3683 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:395.16-395.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_I_top": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:390.16-390.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_T_top": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:391.16-391.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3684 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:396.16-396.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:397.16-397.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3686 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:398.16-398.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3687 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:399.16-399.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 3688, 3689, 3690, 3691 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2562.11-2562.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2563.11-2563.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2564.11-2564.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2566.12-2566.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2565.12-2565.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1147.29-1147.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1307.29-1307.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3631 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:959.6-959.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_I_top": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:449.16-449.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_T_top": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:450.16-450.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3837 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:454.16-454.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3838 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:455.16-455.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3839 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:456.16-456.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3840 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:457.16-457.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_I_top": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:452.16-452.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_T_top": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:453.16-453.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3841 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:458.16-458.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3842 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:459.16-459.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3843 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:460.16-460.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:461.16-461.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 3845, 3846, 3847, 3848 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2747.11-2747.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2748.11-2748.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2749.11-2749.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2751.12-2751.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2750.12-2750.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1157.29-1157.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1317.29-1317.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3788 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:969.6-969.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_I_top": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_A_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:511.16-511.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_T_top": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_A_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:512.16-512.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3994 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_A_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:516.16-516.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3995 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_A_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:517.16-517.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 3996 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_A_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:518.16-518.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 3997 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_A_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:519.16-519.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_I_top": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_B_I_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:514.16-514.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_T_top": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_B_T_top",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:515.16-515.33"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 3998 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_B_config_C_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:520.16-520.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 3999 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_B_config_C_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:521.16-521.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 4000 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_B_config_C_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:522.16-522.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 4001 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_B_config_C_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:523.16-523.41",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 4002, 4003, 4004, 4005 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2932.11-2932.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2933.11-2933.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2934.11-2934.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2936.12-2936.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2935.12-2935.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1167.29-1167.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1327.29-1327.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3945 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:979.6-979.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X0_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X0_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1067.29-1067.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4151, 4152, 4153, 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1238.29-1238.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 4223, 4224, 4225, 4226 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1408.11-1408.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1409.11-1409.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1410.11-1410.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1411.12-1411.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1412.12-1412.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4276 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:890.6-890.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_Co": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3142.11-3142.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 4279, 4280, 4281, 4282 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3127.11-3127.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3128.11-3128.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3129.11-3129.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3131.12-3131.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3130.12-3130.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1178.29-1178.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1338.29-1338.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 4399, 4400, 4401, 4402 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3122.11-3122.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3123.11-3123.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3124.11-3124.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3125.12-3125.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3126.12-3126.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 4503, 4504, 4505, 4506 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3132.11-3132.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3133.11-3133.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3134.11-3134.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3135.12-3135.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3136.12-3136.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4608 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:990.6-990.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 2062, 2063, 2064, 2065 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3137.11-3137.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3138.11-3138.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3139.11-3139.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3141.12-3141.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3140.12-3140.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_Co": {
          "hide_name": 0,
          "bits": [ 4277 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3327.11-3327.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 4658, 4659, 4660, 4661 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3312.11-3312.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3313.11-3313.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3314.11-3314.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3316.12-3316.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3315.12-3315.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1188.29-1188.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1348.29-1348.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 4403, 4404, 4405, 4406 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3307.11-3307.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3308.11-3308.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3309.11-3309.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3310.12-3310.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3311.12-3311.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 4810, 4811, 4812, 4813 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3317.11-3317.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3318.11-3318.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3319.11-3319.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3320.12-3320.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3321.12-3321.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1000.6-1000.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 2219, 2220, 2221, 2222 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3322.11-3322.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3323.11-3323.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3324.11-3324.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3326.12-3326.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3325.12-3325.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_Co": {
          "hide_name": 0,
          "bits": [ 4657 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3512.11-3512.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 4912, 4913, 4914, 4915 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3497.11-3497.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3498.11-3498.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3499.11-3499.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3501.12-3501.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3500.12-3500.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1198.29-1198.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1358.29-1358.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 4758, 4759, 4760, 4761 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3492.11-3492.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3493.11-3493.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3494.11-3494.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3495.12-3495.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3496.12-3496.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 5064, 5065, 5066, 5067 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3502.11-3502.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3503.11-3503.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3504.11-3504.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3505.12-3505.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3506.12-3506.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4862 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1010.6-1010.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 2376, 2377, 2378, 2379 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3507.11-3507.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3508.11-3508.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3509.11-3509.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3511.12-3511.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3510.12-3510.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_Co": {
          "hide_name": 0,
          "bits": [ 4911 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3697.11-3697.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 5166, 5167, 5168, 5169 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3682.11-3682.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3683.11-3683.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3684.11-3684.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3686.12-3686.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3685.12-3685.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1208.29-1208.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1368.29-1368.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 5012, 5013, 5014, 5015 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3677.11-3677.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3678.11-3678.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3679.11-3679.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3680.12-3680.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3681.12-3681.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 5318, 5319, 5320, 5321 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3687.11-3687.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3688.11-3688.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3689.11-3689.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3690.12-3690.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3691.12-3691.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5116 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1020.6-1020.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 2533, 2534, 2535, 2536 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3692.11-3692.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3693.11-3693.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3694.11-3694.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3696.12-3696.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3695.12-3695.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_Co": {
          "hide_name": 0,
          "bits": [ 5165 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3882.11-3882.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 5420, 5421, 5422, 5423 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3867.11-3867.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3868.11-3868.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3869.11-3869.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3871.12-3871.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3870.12-3870.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1218.29-1218.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1378.29-1378.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 5266, 5267, 5268, 5269 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3862.11-3862.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3863.11-3863.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3864.11-3864.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3865.12-3865.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3866.12-3866.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 5572, 5573, 5574, 5575 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3872.11-3872.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3873.11-3873.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3874.11-3874.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3875.12-3875.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3876.12-3876.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5370 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1030.6-1030.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 2669, 2670, 2671, 2672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3877.11-3877.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3878.11-3878.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3879.11-3879.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3881.12-3881.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3880.12-3880.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_Co": {
          "hide_name": 0,
          "bits": [ 5419 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4047.11-4047.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1388.29-1388.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 5520, 5521, 5522, 5523 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4042.11-4042.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4043.11-4043.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4044.11-4044.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4045.12-4045.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4046.12-4046.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5624 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1040.6-1040.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_Co": {
          "hide_name": 0,
          "bits": [ 4130 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1477.11-1477.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 5674, 5675, 5676, 5677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1462.11-1462.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1463.11-1463.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1464.11-1464.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1466.12-1466.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1465.12-1465.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1088.29-1088.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1248.29-1248.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 4171, 4172, 4173, 4174 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1457.11-1457.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1458.11-1458.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1459.11-1459.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1460.12-1460.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1461.12-1461.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 5826, 5827, 5828, 5829 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1467.11-1467.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 5830, 5831, 5832, 5833, 5834, 5835, 5836, 5837 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1468.11-1468.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1469.11-1469.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1470.12-1470.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875, 5876, 5877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1471.12-1471.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4275 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:900.6-900.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 2847, 2848, 2849, 2850 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1472.11-1472.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1473.11-1473.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1474.11-1474.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1476.12-1476.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1475.12-1475.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_Co": {
          "hide_name": 0,
          "bits": [ 5673 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1662.11-1662.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 5928, 5929, 5930, 5931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1647.11-1647.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1648.11-1648.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1649.11-1649.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958, 5959 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1651.12-1651.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1650.12-1650.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5976, 5977, 5978, 5979, 5980, 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988, 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996, 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1098.29-1098.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1258.29-1258.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 5774, 5775, 5776, 5777 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1642.11-1642.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1643.11-1643.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1644.11-1644.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1645.12-1645.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1646.12-1646.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 6080, 6081, 6082, 6083 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1652.11-1652.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1653.11-1653.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1654.11-1654.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114, 6115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1655.12-1655.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1656.12-1656.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5878 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:910.6-910.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 3004, 3005, 3006, 3007 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1657.11-1657.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1658.11-1658.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1659.11-1659.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1661.12-1661.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1660.12-1660.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_Co": {
          "hide_name": 0,
          "bits": [ 5927 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1847.11-1847.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 6182, 6183, 6184, 6185 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1832.11-1832.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1833.11-1833.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1834.11-1834.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210, 6211, 6212, 6213 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1836.12-1836.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6214, 6215, 6216, 6217, 6218, 6219, 6220, 6221, 6222, 6223, 6224, 6225, 6226, 6227, 6228, 6229 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1835.12-1835.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6230, 6231, 6232, 6233, 6234, 6235, 6236, 6237, 6238, 6239, 6240, 6241, 6242, 6243, 6244, 6245, 6246, 6247, 6248, 6249, 6250, 6251, 6252, 6253, 6254, 6255, 6256, 6257, 6258, 6259, 6260, 6261 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1108.29-1108.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6008, 6009, 6010, 6011, 6012, 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1268.29-1268.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 6028, 6029, 6030, 6031 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1827.11-1827.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 6040, 6041, 6042, 6043, 6044, 6045, 6046, 6047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1828.11-1828.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1829.11-1829.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 6048, 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1830.12-1830.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1831.12-1831.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 6334, 6335, 6336, 6337 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1837.11-1837.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 6338, 6339, 6340, 6341, 6342, 6343, 6344, 6345 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1838.11-1838.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6346, 6347, 6348, 6349, 6350, 6351, 6352, 6353 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1839.11-1839.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 6354, 6355, 6356, 6357, 6358, 6359, 6360, 6361, 6362, 6363, 6364, 6365, 6366, 6367, 6368, 6369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1840.12-1840.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6370, 6371, 6372, 6373, 6374, 6375, 6376, 6377, 6378, 6379, 6380, 6381, 6382, 6383, 6384, 6385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1841.12-1841.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6132 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:920.6-920.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 3161, 3162, 3163, 3164 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1842.11-1842.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1843.11-1843.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1844.11-1844.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1846.12-1846.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1845.12-1845.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_Co": {
          "hide_name": 0,
          "bits": [ 6181 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2032.11-2032.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 6436, 6437, 6438, 6439 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2017.11-2017.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 6440, 6441, 6442, 6443, 6444, 6445, 6446, 6447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2018.11-2018.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6448, 6449, 6450, 6451, 6452, 6453, 6454, 6455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2019.11-2019.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 6456, 6457, 6458, 6459, 6460, 6461, 6462, 6463, 6464, 6465, 6466, 6467 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2021.12-2021.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6468, 6469, 6470, 6471, 6472, 6473, 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2020.12-2020.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6484, 6485, 6486, 6487, 6488, 6489, 6490, 6491, 6492, 6493, 6494, 6495, 6496, 6497, 6498, 6499, 6500, 6501, 6502, 6503, 6504, 6505, 6506, 6507, 6508, 6509, 6510, 6511, 6512, 6513, 6514, 6515 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1118.29-1118.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6262, 6263, 6264, 6265, 6266, 6267, 6268, 6269, 6270, 6271, 6272, 6273, 6274, 6275, 6276, 6277, 6278, 6279, 6280, 6281 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1278.29-1278.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 6282, 6283, 6284, 6285 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2012.11-2012.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 6294, 6295, 6296, 6297, 6298, 6299, 6300, 6301 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2013.11-2013.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6286, 6287, 6288, 6289, 6290, 6291, 6292, 6293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2014.11-2014.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 6302, 6303, 6304, 6305, 6306, 6307, 6308, 6309, 6310, 6311, 6312, 6313, 6314, 6315, 6316, 6317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2015.12-2015.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6318, 6319, 6320, 6321, 6322, 6323, 6324, 6325, 6326, 6327, 6328, 6329, 6330, 6331, 6332, 6333 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2016.12-2016.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 6588, 6589, 6590, 6591 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2022.11-2022.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 6592, 6593, 6594, 6595, 6596, 6597, 6598, 6599 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2023.11-2023.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6600, 6601, 6602, 6603, 6604, 6605, 6606, 6607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2024.11-2024.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 6608, 6609, 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618, 6619, 6620, 6621, 6622, 6623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2025.12-2025.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6624, 6625, 6626, 6627, 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636, 6637, 6638, 6639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2026.12-2026.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6386 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:930.6-930.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 3318, 3319, 3320, 3321 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2027.11-2027.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2028.11-2028.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2029.11-2029.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2031.12-2031.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2030.12-2030.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_Co": {
          "hide_name": 0,
          "bits": [ 6435 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2217.11-2217.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 6690, 6691, 6692, 6693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2202.11-2202.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 6694, 6695, 6696, 6697, 6698, 6699, 6700, 6701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2203.11-2203.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2204.11-2204.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 6710, 6711, 6712, 6713, 6714, 6715, 6716, 6717, 6718, 6719, 6720, 6721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2206.12-2206.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733, 6734, 6735, 6736, 6737 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2205.12-2205.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6738, 6739, 6740, 6741, 6742, 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750, 6751, 6752, 6753, 6754, 6755, 6756, 6757, 6758, 6759, 6760, 6761, 6762, 6763, 6764, 6765, 6766, 6767, 6768, 6769 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1128.29-1128.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6516, 6517, 6518, 6519, 6520, 6521, 6522, 6523, 6524, 6525, 6526, 6527, 6528, 6529, 6530, 6531, 6532, 6533, 6534, 6535 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1288.29-1288.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 6536, 6537, 6538, 6539 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2197.11-2197.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 6548, 6549, 6550, 6551, 6552, 6553, 6554, 6555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2198.11-2198.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6540, 6541, 6542, 6543, 6544, 6545, 6546, 6547 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2199.11-2199.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 6556, 6557, 6558, 6559, 6560, 6561, 6562, 6563, 6564, 6565, 6566, 6567, 6568, 6569, 6570, 6571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2200.12-2200.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6572, 6573, 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581, 6582, 6583, 6584, 6585, 6586, 6587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2201.12-2201.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 6842, 6843, 6844, 6845 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2207.11-2207.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 6846, 6847, 6848, 6849, 6850, 6851, 6852, 6853 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2208.11-2208.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6854, 6855, 6856, 6857, 6858, 6859, 6860, 6861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2209.11-2209.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 6862, 6863, 6864, 6865, 6866, 6867, 6868, 6869, 6870, 6871, 6872, 6873, 6874, 6875, 6876, 6877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2210.12-2210.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6878, 6879, 6880, 6881, 6882, 6883, 6884, 6885, 6886, 6887, 6888, 6889, 6890, 6891, 6892, 6893 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2211.12-2211.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6640 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:940.6-940.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 3475, 3476, 3477, 3478 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2212.11-2212.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2213.11-2213.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2214.11-2214.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2216.12-2216.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2215.12-2215.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_Co": {
          "hide_name": 0,
          "bits": [ 6689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2402.11-2402.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 6944, 6945, 6946, 6947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2387.11-2387.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2388.11-2388.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2389.11-2389.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 6964, 6965, 6966, 6967, 6968, 6969, 6970, 6971, 6972, 6973, 6974, 6975 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2391.12-2391.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2390.12-2390.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6992, 6993, 6994, 6995, 6996, 6997, 6998, 6999, 7000, 7001, 7002, 7003, 7004, 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012, 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020, 7021, 7022, 7023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1138.29-1138.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6770, 6771, 6772, 6773, 6774, 6775, 6776, 6777, 6778, 6779, 6780, 6781, 6782, 6783, 6784, 6785, 6786, 6787, 6788, 6789 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1298.29-1298.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 6790, 6791, 6792, 6793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2382.11-2382.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 6802, 6803, 6804, 6805, 6806, 6807, 6808, 6809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2383.11-2383.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6794, 6795, 6796, 6797, 6798, 6799, 6800, 6801 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2384.11-2384.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 6810, 6811, 6812, 6813, 6814, 6815, 6816, 6817, 6818, 6819, 6820, 6821, 6822, 6823, 6824, 6825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2385.12-2385.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6826, 6827, 6828, 6829, 6830, 6831, 6832, 6833, 6834, 6835, 6836, 6837, 6838, 6839, 6840, 6841 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2386.12-2386.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 7096, 7097, 7098, 7099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2392.11-2392.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 7100, 7101, 7102, 7103, 7104, 7105, 7106, 7107 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2393.11-2393.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7108, 7109, 7110, 7111, 7112, 7113, 7114, 7115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2394.11-2394.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 7116, 7117, 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, 7127, 7128, 7129, 7130, 7131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2395.12-2395.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145, 7146, 7147 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2396.12-2396.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6894 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:950.6-950.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 3632, 3633, 3634, 3635 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2397.11-2397.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2398.11-2398.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2399.11-2399.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2401.12-2401.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2400.12-2400.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_Co": {
          "hide_name": 0,
          "bits": [ 6943 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2587.11-2587.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 7198, 7199, 7200, 7201 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2572.11-2572.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2573.11-2573.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7210, 7211, 7212, 7213, 7214, 7215, 7216, 7217 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2574.11-2574.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226, 7227, 7228, 7229 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2576.12-2576.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2575.12-2575.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7246, 7247, 7248, 7249, 7250, 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258, 7259, 7260, 7261, 7262, 7263, 7264, 7265, 7266, 7267, 7268, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1148.29-1148.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7024, 7025, 7026, 7027, 7028, 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1308.29-1308.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 7044, 7045, 7046, 7047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2567.11-2567.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 7056, 7057, 7058, 7059, 7060, 7061, 7062, 7063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2568.11-2568.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7048, 7049, 7050, 7051, 7052, 7053, 7054, 7055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2569.11-2569.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 7064, 7065, 7066, 7067, 7068, 7069, 7070, 7071, 7072, 7073, 7074, 7075, 7076, 7077, 7078, 7079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2570.12-2570.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7080, 7081, 7082, 7083, 7084, 7085, 7086, 7087, 7088, 7089, 7090, 7091, 7092, 7093, 7094, 7095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2571.12-2571.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 7350, 7351, 7352, 7353 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2577.11-2577.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 7354, 7355, 7356, 7357, 7358, 7359, 7360, 7361 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2578.11-2578.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7362, 7363, 7364, 7365, 7366, 7367, 7368, 7369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2579.11-2579.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 7370, 7371, 7372, 7373, 7374, 7375, 7376, 7377, 7378, 7379, 7380, 7381, 7382, 7383, 7384, 7385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2580.12-2580.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7386, 7387, 7388, 7389, 7390, 7391, 7392, 7393, 7394, 7395, 7396, 7397, 7398, 7399, 7400, 7401 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2581.12-2581.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7148 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:960.6-960.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 3789, 3790, 3791, 3792 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2582.11-2582.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2583.11-2583.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2584.11-2584.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2586.12-2586.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2585.12-2585.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_Co": {
          "hide_name": 0,
          "bits": [ 7197 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2772.11-2772.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 7452, 7453, 7454, 7455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2757.11-2757.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 7456, 7457, 7458, 7459, 7460, 7461, 7462, 7463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2758.11-2758.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7464, 7465, 7466, 7467, 7468, 7469, 7470, 7471 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2759.11-2759.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 7472, 7473, 7474, 7475, 7476, 7477, 7478, 7479, 7480, 7481, 7482, 7483 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2761.12-2761.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 7484, 7485, 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2760.12-2760.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7500, 7501, 7502, 7503, 7504, 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512, 7513, 7514, 7515, 7516, 7517, 7518, 7519, 7520, 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1158.29-1158.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7278, 7279, 7280, 7281, 7282, 7283, 7284, 7285, 7286, 7287, 7288, 7289, 7290, 7291, 7292, 7293, 7294, 7295, 7296, 7297 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1318.29-1318.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 7298, 7299, 7300, 7301 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2752.11-2752.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 7310, 7311, 7312, 7313, 7314, 7315, 7316, 7317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2753.11-2753.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7302, 7303, 7304, 7305, 7306, 7307, 7308, 7309 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2754.11-2754.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 7318, 7319, 7320, 7321, 7322, 7323, 7324, 7325, 7326, 7327, 7328, 7329, 7330, 7331, 7332, 7333 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2755.12-2755.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7334, 7335, 7336, 7337, 7338, 7339, 7340, 7341, 7342, 7343, 7344, 7345, 7346, 7347, 7348, 7349 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2756.12-2756.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 7604, 7605, 7606, 7607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2762.11-2762.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 7608, 7609, 7610, 7611, 7612, 7613, 7614, 7615 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2763.11-2763.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7616, 7617, 7618, 7619, 7620, 7621, 7622, 7623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2764.11-2764.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 7624, 7625, 7626, 7627, 7628, 7629, 7630, 7631, 7632, 7633, 7634, 7635, 7636, 7637, 7638, 7639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2765.12-2765.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7648, 7649, 7650, 7651, 7652, 7653, 7654, 7655 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2766.12-2766.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7402 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:970.6-970.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 3946, 3947, 3948, 3949 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2767.11-2767.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2768.11-2768.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2769.11-2769.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2771.12-2771.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2770.12-2770.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_Co": {
          "hide_name": 0,
          "bits": [ 7451 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2957.11-2957.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 7705, 7706, 7707, 7708 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2942.11-2942.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 7709, 7710, 7711, 7712, 7713, 7714, 7715, 7716 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2943.11-2943.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7717, 7718, 7719, 7720, 7721, 7722, 7723, 7724 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2944.11-2944.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 7725, 7726, 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2946.12-2946.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 7737, 7738, 7739, 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747, 7748, 7749, 7750, 7751, 7752 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2945.12-2945.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7753, 7754, 7755, 7756, 7757, 7758, 7759, 7760, 7761, 7762, 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770, 7771, 7772, 7773, 7774, 7775, 7776, 7777, 7778, 7779, 7780, 7781, 7782, 7783, 7784 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1168.29-1168.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7532, 7533, 7534, 7535, 7536, 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 7550, 7551 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1328.29-1328.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 7552, 7553, 7554, 7555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2937.11-2937.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 7564, 7565, 7566, 7567, 7568, 7569, 7570, 7571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2938.11-2938.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7556, 7557, 7558, 7559, 7560, 7561, 7562, 7563 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2939.11-2939.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 7572, 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 7582, 7583, 7584, 7585, 7586, 7587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2940.12-2940.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7588, 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 7598, 7599, 7600, 7601, 7602, 7603 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2941.12-2941.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 4507, 4508, 4509, 4510 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2947.11-2947.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2948.11-2948.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2949.11-2949.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2950.12-2950.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2951.12-2951.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7656 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:980.6-980.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 4082, 4083, 4084, 4085 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2952.11-2952.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2953.11-2953.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2954.11-2954.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2956.12-2956.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2955.12-2955.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X1_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X1_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1068.29-1068.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7854, 7855, 7856, 7857, 7858, 7859, 7860, 7861, 7862, 7863, 7864, 7865, 7866, 7867, 7868, 7869, 7870, 7871, 7872, 7873 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1239.29-1239.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 7926, 7927, 7928, 7929 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1413.11-1413.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1414.11-1414.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7938, 7939, 7940, 7941, 7942, 7943, 7944, 7945 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1415.11-1415.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 7946, 7947, 7948, 7949, 7950, 7951, 7952, 7953, 7954, 7955, 7956, 7957, 7958, 7959, 7960, 7961 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1416.12-1416.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7962, 7963, 7964, 7965, 7966, 7967, 7968, 7969, 7970, 7971, 7972, 7973, 7974, 7975, 7976, 7977 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1417.12-1417.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7979 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:891.6-891.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_Co": {
          "hide_name": 0,
          "bits": [ 7981 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3163.11-3163.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 7982, 7983, 7984, 7985 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3148.11-3148.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 7986, 7987, 7988, 7989, 7990, 7991, 7992, 7993 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3149.11-3149.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3150.11-3150.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 8002, 8003, 8004, 8005, 8006, 8007, 8008, 8009, 8010, 8011, 8012, 8013 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3152.12-3152.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8014, 8015, 8016, 8017, 8018, 8019, 8020, 8021, 8022, 8023, 8024, 8025, 8026, 8027, 8028, 8029 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3151.12-3151.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037, 8038, 8039, 8040, 8041, 8042, 8043, 8044, 8045, 8046, 8047, 8048, 8049, 8050, 8051, 8052, 8053, 8054, 8055, 8056, 8057, 8058, 8059, 8060, 8061 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1179.29-1179.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8082, 8083, 8084, 8085, 8086, 8087, 8088, 8089, 8090, 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1339.29-1339.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 8102, 8103, 8104, 8105 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3143.11-3143.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 8110, 8111, 8112, 8113, 8114, 8115, 8116, 8117 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3144.11-3144.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8118, 8119, 8120, 8121, 8122, 8123, 8124, 8125 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3145.11-3145.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 8142, 8143, 8144, 8145, 8146, 8147, 8148, 8149, 8150, 8151, 8152, 8153, 8154, 8155, 8156, 8157 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3146.12-3146.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3147.12-3147.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 8206, 8207, 8208, 8209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3153.11-3153.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 8214, 8215, 8216, 8217, 8218, 8219, 8220, 8221 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3154.11-3154.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8222, 8223, 8224, 8225, 8226, 8227, 8228, 8229 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3155.11-3155.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255, 8256, 8257, 8258, 8259, 8260, 8261 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3156.12-3156.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8278, 8279, 8280, 8281, 8282, 8283, 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291, 8292, 8293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3157.12-3157.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8311 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:991.6-991.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 4609, 4610, 4611, 4612 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3158.11-3158.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3159.11-3159.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3160.11-3160.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3162.12-3162.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3161.12-3161.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_Co": {
          "hide_name": 0,
          "bits": [ 7980 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3348.11-3348.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 8361, 8362, 8363, 8364 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3333.11-3333.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3334.11-3334.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8373, 8374, 8375, 8376, 8377, 8378, 8379, 8380 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3335.11-3335.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 8381, 8382, 8383, 8384, 8385, 8386, 8387, 8388, 8389, 8390, 8391, 8392 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3337.12-3337.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8393, 8394, 8395, 8396, 8397, 8398, 8399, 8400, 8401, 8402, 8403, 8404, 8405, 8406, 8407, 8408 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3336.12-3336.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421, 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1189.29-1189.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069, 8070, 8071, 8072, 8073, 8074, 8075, 8076, 8077, 8078, 8079, 8080, 8081 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1349.29-1349.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 8106, 8107, 8108, 8109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3328.11-3328.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 8134, 8135, 8136, 8137, 8138, 8139, 8140, 8141 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3329.11-3329.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8126, 8127, 8128, 8129, 8130, 8131, 8132, 8133 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3330.11-3330.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 8158, 8159, 8160, 8161, 8162, 8163, 8164, 8165, 8166, 8167, 8168, 8169, 8170, 8171, 8172, 8173 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3331.12-3331.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8190, 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199, 8200, 8201, 8202, 8203, 8204, 8205 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3332.12-3332.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 8513, 8514, 8515, 8516 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3338.11-3338.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3339.11-3339.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8525, 8526, 8527, 8528, 8529, 8530, 8531, 8532 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3340.11-3340.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 8533, 8534, 8535, 8536, 8537, 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545, 8546, 8547, 8548 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3341.12-3341.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8549, 8550, 8551, 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561, 8562, 8563, 8564 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3342.12-3342.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8310 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1001.6-1001.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 4863, 4864, 4865, 4866 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3343.11-3343.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3344.11-3344.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3345.11-3345.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3347.12-3347.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3346.12-3346.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_Co": {
          "hide_name": 0,
          "bits": [ 8360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3533.11-3533.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 8615, 8616, 8617, 8618 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3518.11-3518.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3519.11-3519.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8627, 8628, 8629, 8630, 8631, 8632, 8633, 8634 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3520.11-3520.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 8635, 8636, 8637, 8638, 8639, 8640, 8641, 8642, 8643, 8644, 8645, 8646 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3522.12-3522.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8647, 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658, 8659, 8660, 8661, 8662 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3521.12-3521.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8663, 8664, 8665, 8666, 8667, 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675, 8676, 8677, 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685, 8686, 8687, 8688, 8689, 8690, 8691, 8692, 8693, 8694 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1199.29-1199.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453, 8454, 8455, 8456, 8457, 8458, 8459, 8460 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1359.29-1359.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 8461, 8462, 8463, 8464 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3513.11-3513.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 8473, 8474, 8475, 8476, 8477, 8478, 8479, 8480 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3514.11-3514.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3515.11-3515.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 8481, 8482, 8483, 8484, 8485, 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493, 8494, 8495, 8496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3516.12-3516.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509, 8510, 8511, 8512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3517.12-3517.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 8767, 8768, 8769, 8770 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3523.11-3523.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 8771, 8772, 8773, 8774, 8775, 8776, 8777, 8778 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3524.11-3524.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8779, 8780, 8781, 8782, 8783, 8784, 8785, 8786 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3525.11-3525.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 8787, 8788, 8789, 8790, 8791, 8792, 8793, 8794, 8795, 8796, 8797, 8798, 8799, 8800, 8801, 8802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3526.12-3526.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8803, 8804, 8805, 8806, 8807, 8808, 8809, 8810, 8811, 8812, 8813, 8814, 8815, 8816, 8817, 8818 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3527.12-3527.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8565 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1011.6-1011.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 5117, 5118, 5119, 5120 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3528.11-3528.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3529.11-3529.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3530.11-3530.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3532.12-3532.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3531.12-3531.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_Co": {
          "hide_name": 0,
          "bits": [ 8614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3718.11-3718.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 8869, 8870, 8871, 8872 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3703.11-3703.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 8873, 8874, 8875, 8876, 8877, 8878, 8879, 8880 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3704.11-3704.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8881, 8882, 8883, 8884, 8885, 8886, 8887, 8888 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3705.11-3705.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 8889, 8890, 8891, 8892, 8893, 8894, 8895, 8896, 8897, 8898, 8899, 8900 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3707.12-3707.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8901, 8902, 8903, 8904, 8905, 8906, 8907, 8908, 8909, 8910, 8911, 8912, 8913, 8914, 8915, 8916 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3706.12-3706.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8917, 8918, 8919, 8920, 8921, 8922, 8923, 8924, 8925, 8926, 8927, 8928, 8929, 8930, 8931, 8932, 8933, 8934, 8935, 8936, 8937, 8938, 8939, 8940, 8941, 8942, 8943, 8944, 8945, 8946, 8947, 8948 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1209.29-1209.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8695, 8696, 8697, 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705, 8706, 8707, 8708, 8709, 8710, 8711, 8712, 8713, 8714 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1369.29-1369.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 8715, 8716, 8717, 8718 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3698.11-3698.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 8727, 8728, 8729, 8730, 8731, 8732, 8733, 8734 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3699.11-3699.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8719, 8720, 8721, 8722, 8723, 8724, 8725, 8726 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3700.11-3700.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 8735, 8736, 8737, 8738, 8739, 8740, 8741, 8742, 8743, 8744, 8745, 8746, 8747, 8748, 8749, 8750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3701.12-3701.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8751, 8752, 8753, 8754, 8755, 8756, 8757, 8758, 8759, 8760, 8761, 8762, 8763, 8764, 8765, 8766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3702.12-3702.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 9021, 9022, 9023, 9024 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3708.11-3708.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 9025, 9026, 9027, 9028, 9029, 9030, 9031, 9032 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3709.11-3709.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9033, 9034, 9035, 9036, 9037, 9038, 9039, 9040 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3710.11-3710.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 9041, 9042, 9043, 9044, 9045, 9046, 9047, 9048, 9049, 9050, 9051, 9052, 9053, 9054, 9055, 9056 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3711.12-3711.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9057, 9058, 9059, 9060, 9061, 9062, 9063, 9064, 9065, 9066, 9067, 9068, 9069, 9070, 9071, 9072 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3712.12-3712.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8819 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1021.6-1021.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 5371, 5372, 5373, 5374 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3713.11-3713.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3714.11-3714.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3715.11-3715.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3717.12-3717.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3716.12-3716.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_Co": {
          "hide_name": 0,
          "bits": [ 8868 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3903.11-3903.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 9123, 9124, 9125, 9126 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3888.11-3888.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 9127, 9128, 9129, 9130, 9131, 9132, 9133, 9134 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3889.11-3889.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9135, 9136, 9137, 9138, 9139, 9140, 9141, 9142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3890.11-3890.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 9143, 9144, 9145, 9146, 9147, 9148, 9149, 9150, 9151, 9152, 9153, 9154 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3892.12-3892.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9155, 9156, 9157, 9158, 9159, 9160, 9161, 9162, 9163, 9164, 9165, 9166, 9167, 9168, 9169, 9170 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3891.12-3891.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9171, 9172, 9173, 9174, 9175, 9176, 9177, 9178, 9179, 9180, 9181, 9182, 9183, 9184, 9185, 9186, 9187, 9188, 9189, 9190, 9191, 9192, 9193, 9194, 9195, 9196, 9197, 9198, 9199, 9200, 9201, 9202 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1219.29-1219.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8949, 8950, 8951, 8952, 8953, 8954, 8955, 8956, 8957, 8958, 8959, 8960, 8961, 8962, 8963, 8964, 8965, 8966, 8967, 8968 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1379.29-1379.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 8969, 8970, 8971, 8972 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3883.11-3883.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 8981, 8982, 8983, 8984, 8985, 8986, 8987, 8988 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3884.11-3884.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8973, 8974, 8975, 8976, 8977, 8978, 8979, 8980 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3885.11-3885.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 8989, 8990, 8991, 8992, 8993, 8994, 8995, 8996, 8997, 8998, 8999, 9000, 9001, 9002, 9003, 9004 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3886.12-3886.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9005, 9006, 9007, 9008, 9009, 9010, 9011, 9012, 9013, 9014, 9015, 9016, 9017, 9018, 9019, 9020 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3887.12-3887.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 9275, 9276, 9277, 9278 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3893.11-3893.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 9279, 9280, 9281, 9282, 9283, 9284, 9285, 9286 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3894.11-3894.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9287, 9288, 9289, 9290, 9291, 9292, 9293, 9294 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3895.11-3895.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 9295, 9296, 9297, 9298, 9299, 9300, 9301, 9302, 9303, 9304, 9305, 9306, 9307, 9308, 9309, 9310 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3896.12-3896.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9311, 9312, 9313, 9314, 9315, 9316, 9317, 9318, 9319, 9320, 9321, 9322, 9323, 9324, 9325, 9326 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3897.12-3897.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9073 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1031.6-1031.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 5625, 5626, 5627, 5628 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3898.11-3898.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3899.11-3899.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3900.11-3900.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654, 5655, 5656 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3902.12-3902.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3901.12-3901.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_Co": {
          "hide_name": 0,
          "bits": [ 9122 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4053.11-4053.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9203, 9204, 9205, 9206, 9207, 9208, 9209, 9210, 9211, 9212, 9213, 9214, 9215, 9216, 9217, 9218, 9219, 9220, 9221, 9222 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1389.29-1389.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 9223, 9224, 9225, 9226 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4048.11-4048.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 9235, 9236, 9237, 9238, 9239, 9240, 9241, 9242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4049.11-4049.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9227, 9228, 9229, 9230, 9231, 9232, 9233, 9234 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4050.11-4050.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 9243, 9244, 9245, 9246, 9247, 9248, 9249, 9250, 9251, 9252, 9253, 9254, 9255, 9256, 9257, 9258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4051.12-4051.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9259, 9260, 9261, 9262, 9263, 9264, 9265, 9266, 9267, 9268, 9269, 9270, 9271, 9272, 9273, 9274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4052.12-4052.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9327 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1041.6-1041.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_Co": {
          "hide_name": 0,
          "bits": [ 7833 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1498.11-1498.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 9377, 9378, 9379, 9380 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1483.11-1483.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 9381, 9382, 9383, 9384, 9385, 9386, 9387, 9388 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1484.11-1484.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9389, 9390, 9391, 9392, 9393, 9394, 9395, 9396 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1485.11-1485.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 9397, 9398, 9399, 9400, 9401, 9402, 9403, 9404, 9405, 9406, 9407, 9408 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1487.12-1487.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9409, 9410, 9411, 9412, 9413, 9414, 9415, 9416, 9417, 9418, 9419, 9420, 9421, 9422, 9423, 9424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1486.12-1486.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9425, 9426, 9427, 9428, 9429, 9430, 9431, 9432, 9433, 9434, 9435, 9436, 9437, 9438, 9439, 9440, 9441, 9442, 9443, 9444, 9445, 9446, 9447, 9448, 9449, 9450, 9451, 9452, 9453, 9454, 9455, 9456 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1089.29-1089.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7834, 7835, 7836, 7837, 7838, 7839, 7840, 7841, 7842, 7843, 7844, 7845, 7846, 7847, 7848, 7849, 7850, 7851, 7852, 7853 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1249.29-1249.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 7874, 7875, 7876, 7877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1478.11-1478.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 7886, 7887, 7888, 7889, 7890, 7891, 7892, 7893 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1479.11-1479.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1480.11-1480.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 7894, 7895, 7896, 7897, 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906, 7907, 7908, 7909 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1481.12-1481.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7910, 7911, 7912, 7913, 7914, 7915, 7916, 7917, 7918, 7919, 7920, 7921, 7922, 7923, 7924, 7925 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1482.12-1482.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 9529, 9530, 9531, 9532 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1488.11-1488.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 9533, 9534, 9535, 9536, 9537, 9538, 9539, 9540 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1489.11-1489.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9541, 9542, 9543, 9544, 9545, 9546, 9547, 9548 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1490.11-1490.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 9549, 9550, 9551, 9552, 9553, 9554, 9555, 9556, 9557, 9558, 9559, 9560, 9561, 9562, 9563, 9564 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1491.12-1491.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9565, 9566, 9567, 9568, 9569, 9570, 9571, 9572, 9573, 9574, 9575, 9576, 9577, 9578, 9579, 9580 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1492.12-1492.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7978 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:901.6-901.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 5879, 5880, 5881, 5882 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1493.11-1493.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 5891, 5892, 5893, 5894, 5895, 5896, 5897, 5898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1494.11-1494.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5883, 5884, 5885, 5886, 5887, 5888, 5889, 5890 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1495.11-1495.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1497.12-1497.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1496.12-1496.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_Co": {
          "hide_name": 0,
          "bits": [ 9376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1683.11-1683.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 9631, 9632, 9633, 9634 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1668.11-1668.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 9635, 9636, 9637, 9638, 9639, 9640, 9641, 9642 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1669.11-1669.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9643, 9644, 9645, 9646, 9647, 9648, 9649, 9650 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1670.11-1670.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 9651, 9652, 9653, 9654, 9655, 9656, 9657, 9658, 9659, 9660, 9661, 9662 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1672.12-1672.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9663, 9664, 9665, 9666, 9667, 9668, 9669, 9670, 9671, 9672, 9673, 9674, 9675, 9676, 9677, 9678 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1671.12-1671.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9679, 9680, 9681, 9682, 9683, 9684, 9685, 9686, 9687, 9688, 9689, 9690, 9691, 9692, 9693, 9694, 9695, 9696, 9697, 9698, 9699, 9700, 9701, 9702, 9703, 9704, 9705, 9706, 9707, 9708, 9709, 9710 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1099.29-1099.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9457, 9458, 9459, 9460, 9461, 9462, 9463, 9464, 9465, 9466, 9467, 9468, 9469, 9470, 9471, 9472, 9473, 9474, 9475, 9476 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1259.29-1259.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 9477, 9478, 9479, 9480 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1663.11-1663.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 9489, 9490, 9491, 9492, 9493, 9494, 9495, 9496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1664.11-1664.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9481, 9482, 9483, 9484, 9485, 9486, 9487, 9488 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1665.11-1665.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 9497, 9498, 9499, 9500, 9501, 9502, 9503, 9504, 9505, 9506, 9507, 9508, 9509, 9510, 9511, 9512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1666.12-1666.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9513, 9514, 9515, 9516, 9517, 9518, 9519, 9520, 9521, 9522, 9523, 9524, 9525, 9526, 9527, 9528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1667.12-1667.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 9783, 9784, 9785, 9786 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1673.11-1673.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 9787, 9788, 9789, 9790, 9791, 9792, 9793, 9794 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1674.11-1674.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9795, 9796, 9797, 9798, 9799, 9800, 9801, 9802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1675.11-1675.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 9803, 9804, 9805, 9806, 9807, 9808, 9809, 9810, 9811, 9812, 9813, 9814, 9815, 9816, 9817, 9818 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1676.12-1676.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9819, 9820, 9821, 9822, 9823, 9824, 9825, 9826, 9827, 9828, 9829, 9830, 9831, 9832, 9833, 9834 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1677.12-1677.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9581 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:911.6-911.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 6133, 6134, 6135, 6136 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1678.11-1678.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 6145, 6146, 6147, 6148, 6149, 6150, 6151, 6152 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1679.11-1679.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1680.11-1680.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162, 6163, 6164 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1682.12-1682.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178, 6179, 6180 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1681.12-1681.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_Co": {
          "hide_name": 0,
          "bits": [ 9630 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1868.11-1868.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 9885, 9886, 9887, 9888 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1853.11-1853.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 9889, 9890, 9891, 9892, 9893, 9894, 9895, 9896 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1854.11-1854.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9897, 9898, 9899, 9900, 9901, 9902, 9903, 9904 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1855.11-1855.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 9905, 9906, 9907, 9908, 9909, 9910, 9911, 9912, 9913, 9914, 9915, 9916 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1857.12-1857.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9917, 9918, 9919, 9920, 9921, 9922, 9923, 9924, 9925, 9926, 9927, 9928, 9929, 9930, 9931, 9932 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1856.12-1856.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9933, 9934, 9935, 9936, 9937, 9938, 9939, 9940, 9941, 9942, 9943, 9944, 9945, 9946, 9947, 9948, 9949, 9950, 9951, 9952, 9953, 9954, 9955, 9956, 9957, 9958, 9959, 9960, 9961, 9962, 9963, 9964 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1109.29-1109.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9711, 9712, 9713, 9714, 9715, 9716, 9717, 9718, 9719, 9720, 9721, 9722, 9723, 9724, 9725, 9726, 9727, 9728, 9729, 9730 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1269.29-1269.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 9731, 9732, 9733, 9734 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1848.11-1848.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 9743, 9744, 9745, 9746, 9747, 9748, 9749, 9750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1849.11-1849.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9735, 9736, 9737, 9738, 9739, 9740, 9741, 9742 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1850.11-1850.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 9751, 9752, 9753, 9754, 9755, 9756, 9757, 9758, 9759, 9760, 9761, 9762, 9763, 9764, 9765, 9766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1851.12-1851.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9767, 9768, 9769, 9770, 9771, 9772, 9773, 9774, 9775, 9776, 9777, 9778, 9779, 9780, 9781, 9782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1852.12-1852.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 10037, 10038, 10039, 10040 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1858.11-1858.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 10041, 10042, 10043, 10044, 10045, 10046, 10047, 10048 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1859.11-1859.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10049, 10050, 10051, 10052, 10053, 10054, 10055, 10056 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1860.11-1860.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 10057, 10058, 10059, 10060, 10061, 10062, 10063, 10064, 10065, 10066, 10067, 10068, 10069, 10070, 10071, 10072 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1861.12-1861.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10073, 10074, 10075, 10076, 10077, 10078, 10079, 10080, 10081, 10082, 10083, 10084, 10085, 10086, 10087, 10088 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1862.12-1862.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9835 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:921.6-921.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 6387, 6388, 6389, 6390 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1863.11-1863.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 6399, 6400, 6401, 6402, 6403, 6404, 6405, 6406 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1864.11-1864.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6391, 6392, 6393, 6394, 6395, 6396, 6397, 6398 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1865.11-1865.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 6407, 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416, 6417, 6418 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1867.12-1867.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6419, 6420, 6421, 6422, 6423, 6424, 6425, 6426, 6427, 6428, 6429, 6430, 6431, 6432, 6433, 6434 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1866.12-1866.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_Co": {
          "hide_name": 0,
          "bits": [ 9884 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2053.11-2053.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 10139, 10140, 10141, 10142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2038.11-2038.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 10143, 10144, 10145, 10146, 10147, 10148, 10149, 10150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2039.11-2039.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10151, 10152, 10153, 10154, 10155, 10156, 10157, 10158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2040.11-2040.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 10159, 10160, 10161, 10162, 10163, 10164, 10165, 10166, 10167, 10168, 10169, 10170 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2042.12-2042.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10171, 10172, 10173, 10174, 10175, 10176, 10177, 10178, 10179, 10180, 10181, 10182, 10183, 10184, 10185, 10186 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2041.12-2041.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10187, 10188, 10189, 10190, 10191, 10192, 10193, 10194, 10195, 10196, 10197, 10198, 10199, 10200, 10201, 10202, 10203, 10204, 10205, 10206, 10207, 10208, 10209, 10210, 10211, 10212, 10213, 10214, 10215, 10216, 10217, 10218 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1119.29-1119.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9965, 9966, 9967, 9968, 9969, 9970, 9971, 9972, 9973, 9974, 9975, 9976, 9977, 9978, 9979, 9980, 9981, 9982, 9983, 9984 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1279.29-1279.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 9985, 9986, 9987, 9988 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2033.11-2033.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 9997, 9998, 9999, 10000, 10001, 10002, 10003, 10004 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2034.11-2034.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9989, 9990, 9991, 9992, 9993, 9994, 9995, 9996 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2035.11-2035.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 10005, 10006, 10007, 10008, 10009, 10010, 10011, 10012, 10013, 10014, 10015, 10016, 10017, 10018, 10019, 10020 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2036.12-2036.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10021, 10022, 10023, 10024, 10025, 10026, 10027, 10028, 10029, 10030, 10031, 10032, 10033, 10034, 10035, 10036 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2037.12-2037.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 10291, 10292, 10293, 10294 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2043.11-2043.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 10295, 10296, 10297, 10298, 10299, 10300, 10301, 10302 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2044.11-2044.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10303, 10304, 10305, 10306, 10307, 10308, 10309, 10310 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2045.11-2045.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 10311, 10312, 10313, 10314, 10315, 10316, 10317, 10318, 10319, 10320, 10321, 10322, 10323, 10324, 10325, 10326 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2046.12-2046.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10327, 10328, 10329, 10330, 10331, 10332, 10333, 10334, 10335, 10336, 10337, 10338, 10339, 10340, 10341, 10342 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2047.12-2047.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10089 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:931.6-931.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 6641, 6642, 6643, 6644 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2048.11-2048.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 6653, 6654, 6655, 6656, 6657, 6658, 6659, 6660 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2049.11-2049.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6645, 6646, 6647, 6648, 6649, 6650, 6651, 6652 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2050.11-2050.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670, 6671, 6672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2052.12-2052.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6673, 6674, 6675, 6676, 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686, 6687, 6688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2051.12-2051.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_Co": {
          "hide_name": 0,
          "bits": [ 10138 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2238.11-2238.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 10393, 10394, 10395, 10396 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2223.11-2223.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 10397, 10398, 10399, 10400, 10401, 10402, 10403, 10404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2224.11-2224.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10405, 10406, 10407, 10408, 10409, 10410, 10411, 10412 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2225.11-2225.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 10413, 10414, 10415, 10416, 10417, 10418, 10419, 10420, 10421, 10422, 10423, 10424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2227.12-2227.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10425, 10426, 10427, 10428, 10429, 10430, 10431, 10432, 10433, 10434, 10435, 10436, 10437, 10438, 10439, 10440 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2226.12-2226.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10441, 10442, 10443, 10444, 10445, 10446, 10447, 10448, 10449, 10450, 10451, 10452, 10453, 10454, 10455, 10456, 10457, 10458, 10459, 10460, 10461, 10462, 10463, 10464, 10465, 10466, 10467, 10468, 10469, 10470, 10471, 10472 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1129.29-1129.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10219, 10220, 10221, 10222, 10223, 10224, 10225, 10226, 10227, 10228, 10229, 10230, 10231, 10232, 10233, 10234, 10235, 10236, 10237, 10238 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1289.29-1289.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 10239, 10240, 10241, 10242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2218.11-2218.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 10251, 10252, 10253, 10254, 10255, 10256, 10257, 10258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2219.11-2219.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10243, 10244, 10245, 10246, 10247, 10248, 10249, 10250 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2220.11-2220.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 10259, 10260, 10261, 10262, 10263, 10264, 10265, 10266, 10267, 10268, 10269, 10270, 10271, 10272, 10273, 10274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2221.12-2221.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10275, 10276, 10277, 10278, 10279, 10280, 10281, 10282, 10283, 10284, 10285, 10286, 10287, 10288, 10289, 10290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2222.12-2222.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 10545, 10546, 10547, 10548 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2228.11-2228.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 10549, 10550, 10551, 10552, 10553, 10554, 10555, 10556 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2229.11-2229.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10557, 10558, 10559, 10560, 10561, 10562, 10563, 10564 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2230.11-2230.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 10565, 10566, 10567, 10568, 10569, 10570, 10571, 10572, 10573, 10574, 10575, 10576, 10577, 10578, 10579, 10580 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2231.12-2231.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10581, 10582, 10583, 10584, 10585, 10586, 10587, 10588, 10589, 10590, 10591, 10592, 10593, 10594, 10595, 10596 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2232.12-2232.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10343 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:941.6-941.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 6895, 6896, 6897, 6898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2233.11-2233.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 6907, 6908, 6909, 6910, 6911, 6912, 6913, 6914 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2234.11-2234.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6899, 6900, 6901, 6902, 6903, 6904, 6905, 6906 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2235.11-2235.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 6915, 6916, 6917, 6918, 6919, 6920, 6921, 6922, 6923, 6924, 6925, 6926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2237.12-2237.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934, 6935, 6936, 6937, 6938, 6939, 6940, 6941, 6942 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2236.12-2236.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_Co": {
          "hide_name": 0,
          "bits": [ 10392 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2423.11-2423.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 10647, 10648, 10649, 10650 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2408.11-2408.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 10651, 10652, 10653, 10654, 10655, 10656, 10657, 10658 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2409.11-2409.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10659, 10660, 10661, 10662, 10663, 10664, 10665, 10666 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2410.11-2410.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 10667, 10668, 10669, 10670, 10671, 10672, 10673, 10674, 10675, 10676, 10677, 10678 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2412.12-2412.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10679, 10680, 10681, 10682, 10683, 10684, 10685, 10686, 10687, 10688, 10689, 10690, 10691, 10692, 10693, 10694 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2411.12-2411.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10695, 10696, 10697, 10698, 10699, 10700, 10701, 10702, 10703, 10704, 10705, 10706, 10707, 10708, 10709, 10710, 10711, 10712, 10713, 10714, 10715, 10716, 10717, 10718, 10719, 10720, 10721, 10722, 10723, 10724, 10725, 10726 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1139.29-1139.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10473, 10474, 10475, 10476, 10477, 10478, 10479, 10480, 10481, 10482, 10483, 10484, 10485, 10486, 10487, 10488, 10489, 10490, 10491, 10492 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1299.29-1299.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 10493, 10494, 10495, 10496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2403.11-2403.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 10505, 10506, 10507, 10508, 10509, 10510, 10511, 10512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2404.11-2404.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10497, 10498, 10499, 10500, 10501, 10502, 10503, 10504 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2405.11-2405.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 10513, 10514, 10515, 10516, 10517, 10518, 10519, 10520, 10521, 10522, 10523, 10524, 10525, 10526, 10527, 10528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2406.12-2406.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10529, 10530, 10531, 10532, 10533, 10534, 10535, 10536, 10537, 10538, 10539, 10540, 10541, 10542, 10543, 10544 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2407.12-2407.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 10799, 10800, 10801, 10802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2413.11-2413.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 10803, 10804, 10805, 10806, 10807, 10808, 10809, 10810 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2414.11-2414.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10811, 10812, 10813, 10814, 10815, 10816, 10817, 10818 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2415.11-2415.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 10819, 10820, 10821, 10822, 10823, 10824, 10825, 10826, 10827, 10828, 10829, 10830, 10831, 10832, 10833, 10834 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2416.12-2416.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10835, 10836, 10837, 10838, 10839, 10840, 10841, 10842, 10843, 10844, 10845, 10846, 10847, 10848, 10849, 10850 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2417.12-2417.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10597 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:951.6-951.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 7149, 7150, 7151, 7152 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2418.11-2418.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 7161, 7162, 7163, 7164, 7165, 7166, 7167, 7168 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2419.11-2419.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7153, 7154, 7155, 7156, 7157, 7158, 7159, 7160 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2420.11-2420.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 7178, 7179, 7180 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2422.12-2422.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7181, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194, 7195, 7196 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2421.12-2421.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_Co": {
          "hide_name": 0,
          "bits": [ 10646 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2608.11-2608.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 10901, 10902, 10903, 10904 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2593.11-2593.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 10905, 10906, 10907, 10908, 10909, 10910, 10911, 10912 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2594.11-2594.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10913, 10914, 10915, 10916, 10917, 10918, 10919, 10920 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2595.11-2595.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 10921, 10922, 10923, 10924, 10925, 10926, 10927, 10928, 10929, 10930, 10931, 10932 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2597.12-2597.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10933, 10934, 10935, 10936, 10937, 10938, 10939, 10940, 10941, 10942, 10943, 10944, 10945, 10946, 10947, 10948 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2596.12-2596.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10949, 10950, 10951, 10952, 10953, 10954, 10955, 10956, 10957, 10958, 10959, 10960, 10961, 10962, 10963, 10964, 10965, 10966, 10967, 10968, 10969, 10970, 10971, 10972, 10973, 10974, 10975, 10976, 10977, 10978, 10979, 10980 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1149.29-1149.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10727, 10728, 10729, 10730, 10731, 10732, 10733, 10734, 10735, 10736, 10737, 10738, 10739, 10740, 10741, 10742, 10743, 10744, 10745, 10746 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1309.29-1309.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 10747, 10748, 10749, 10750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2588.11-2588.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 10759, 10760, 10761, 10762, 10763, 10764, 10765, 10766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2589.11-2589.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10751, 10752, 10753, 10754, 10755, 10756, 10757, 10758 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2590.11-2590.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 10767, 10768, 10769, 10770, 10771, 10772, 10773, 10774, 10775, 10776, 10777, 10778, 10779, 10780, 10781, 10782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2591.12-2591.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10783, 10784, 10785, 10786, 10787, 10788, 10789, 10790, 10791, 10792, 10793, 10794, 10795, 10796, 10797, 10798 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2592.12-2592.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 11053, 11054, 11055, 11056 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2598.11-2598.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 11057, 11058, 11059, 11060, 11061, 11062, 11063, 11064 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2599.11-2599.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11065, 11066, 11067, 11068, 11069, 11070, 11071, 11072 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2600.11-2600.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 11073, 11074, 11075, 11076, 11077, 11078, 11079, 11080, 11081, 11082, 11083, 11084, 11085, 11086, 11087, 11088 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2601.12-2601.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11089, 11090, 11091, 11092, 11093, 11094, 11095, 11096, 11097, 11098, 11099, 11100, 11101, 11102, 11103, 11104 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2602.12-2602.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10851 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:961.6-961.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 7403, 7404, 7405, 7406 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2603.11-2603.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 7415, 7416, 7417, 7418, 7419, 7420, 7421, 7422 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2604.11-2604.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7407, 7408, 7409, 7410, 7411, 7412, 7413, 7414 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2605.11-2605.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 7423, 7424, 7425, 7426, 7427, 7428, 7429, 7430, 7431, 7432, 7433, 7434 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2607.12-2607.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7435, 7436, 7437, 7438, 7439, 7440, 7441, 7442, 7443, 7444, 7445, 7446, 7447, 7448, 7449, 7450 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2606.12-2606.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_Co": {
          "hide_name": 0,
          "bits": [ 10900 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2793.11-2793.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 11155, 11156, 11157, 11158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2778.11-2778.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 11159, 11160, 11161, 11162, 11163, 11164, 11165, 11166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2779.11-2779.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11167, 11168, 11169, 11170, 11171, 11172, 11173, 11174 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2780.11-2780.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 11175, 11176, 11177, 11178, 11179, 11180, 11181, 11182, 11183, 11184, 11185, 11186 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2782.12-2782.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11187, 11188, 11189, 11190, 11191, 11192, 11193, 11194, 11195, 11196, 11197, 11198, 11199, 11200, 11201, 11202 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2781.12-2781.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11203, 11204, 11205, 11206, 11207, 11208, 11209, 11210, 11211, 11212, 11213, 11214, 11215, 11216, 11217, 11218, 11219, 11220, 11221, 11222, 11223, 11224, 11225, 11226, 11227, 11228, 11229, 11230, 11231, 11232, 11233, 11234 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1159.29-1159.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10981, 10982, 10983, 10984, 10985, 10986, 10987, 10988, 10989, 10990, 10991, 10992, 10993, 10994, 10995, 10996, 10997, 10998, 10999, 11000 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1319.29-1319.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 11001, 11002, 11003, 11004 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2773.11-2773.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 11013, 11014, 11015, 11016, 11017, 11018, 11019, 11020 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2774.11-2774.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11005, 11006, 11007, 11008, 11009, 11010, 11011, 11012 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2775.11-2775.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 11021, 11022, 11023, 11024, 11025, 11026, 11027, 11028, 11029, 11030, 11031, 11032, 11033, 11034, 11035, 11036 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2776.12-2776.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11037, 11038, 11039, 11040, 11041, 11042, 11043, 11044, 11045, 11046, 11047, 11048, 11049, 11050, 11051, 11052 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2777.12-2777.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 11307, 11308, 11309, 11310 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2783.11-2783.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 11311, 11312, 11313, 11314, 11315, 11316, 11317, 11318 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2784.11-2784.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11319, 11320, 11321, 11322, 11323, 11324, 11325, 11326 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2785.11-2785.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 11327, 11328, 11329, 11330, 11331, 11332, 11333, 11334, 11335, 11336, 11337, 11338, 11339, 11340, 11341, 11342 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2786.12-2786.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11343, 11344, 11345, 11346, 11347, 11348, 11349, 11350, 11351, 11352, 11353, 11354, 11355, 11356, 11357, 11358 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2787.12-2787.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11105 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:971.6-971.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 7657, 7658, 7659, 7660 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2788.11-2788.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2789.11-2789.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7661, 7662, 7663, 7664, 7665, 7666, 7667, 7668 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2790.11-2790.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 7677, 7678, 7679, 7680, 7681, 7682, 7683, 7684, 7685, 7686, 7687, 7688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2792.12-2792.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7689, 7690, 7691, 7692, 7693, 7694, 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2791.12-2791.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_Co": {
          "hide_name": 0,
          "bits": [ 11154 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2978.11-2978.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 11408, 11409, 11410, 11411 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2963.11-2963.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 11412, 11413, 11414, 11415, 11416, 11417, 11418, 11419 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2964.11-2964.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11420, 11421, 11422, 11423, 11424, 11425, 11426, 11427 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2965.11-2965.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 11428, 11429, 11430, 11431, 11432, 11433, 11434, 11435, 11436, 11437, 11438, 11439 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2967.12-2967.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11440, 11441, 11442, 11443, 11444, 11445, 11446, 11447, 11448, 11449, 11450, 11451, 11452, 11453, 11454, 11455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2966.12-2966.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11456, 11457, 11458, 11459, 11460, 11461, 11462, 11463, 11464, 11465, 11466, 11467, 11468, 11469, 11470, 11471, 11472, 11473, 11474, 11475, 11476, 11477, 11478, 11479, 11480, 11481, 11482, 11483, 11484, 11485, 11486, 11487 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1169.29-1169.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11235, 11236, 11237, 11238, 11239, 11240, 11241, 11242, 11243, 11244, 11245, 11246, 11247, 11248, 11249, 11250, 11251, 11252, 11253, 11254 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1329.29-1329.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 11255, 11256, 11257, 11258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2958.11-2958.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 11267, 11268, 11269, 11270, 11271, 11272, 11273, 11274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2959.11-2959.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11259, 11260, 11261, 11262, 11263, 11264, 11265, 11266 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2960.11-2960.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 11275, 11276, 11277, 11278, 11279, 11280, 11281, 11282, 11283, 11284, 11285, 11286, 11287, 11288, 11289, 11290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2961.12-2961.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11291, 11292, 11293, 11294, 11295, 11296, 11297, 11298, 11299, 11300, 11301, 11302, 11303, 11304, 11305, 11306 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2962.12-2962.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 8210, 8211, 8212, 8213 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2968.11-2968.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 8238, 8239, 8240, 8241, 8242, 8243, 8244, 8245 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2969.11-2969.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8230, 8231, 8232, 8233, 8234, 8235, 8236, 8237 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2970.11-2970.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271, 8272, 8273, 8274, 8275, 8276, 8277 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2971.12-2971.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307, 8308, 8309 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2972.12-2972.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:981.6-981.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 7785, 7786, 7787, 7788 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2973.11-2973.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2974.11-2974.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7789, 7790, 7791, 7792, 7793, 7794, 7795, 7796 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2975.11-2975.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 7805, 7806, 7807, 7808, 7809, 7810, 7811, 7812, 7813, 7814, 7815, 7816 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2977.12-2977.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7817, 7818, 7819, 7820, 7821, 7822, 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830, 7831, 7832 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2976.12-2976.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X2_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X2_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1069.29-1069.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11556, 11557, 11558, 11559, 11560, 11561, 11562, 11563, 11564, 11565, 11566, 11567, 11568, 11569, 11570, 11571, 11572, 11573, 11574, 11575 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1240.29-1240.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 11628, 11629, 11630, 11631 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1418.11-1418.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 11632, 11633, 11634, 11635, 11636, 11637, 11638, 11639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1419.11-1419.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11640, 11641, 11642, 11643, 11644, 11645, 11646, 11647 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1420.11-1420.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 11648, 11649, 11650, 11651, 11652, 11653, 11654, 11655, 11656, 11657, 11658, 11659, 11660, 11661, 11662, 11663 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1421.12-1421.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11664, 11665, 11666, 11667, 11668, 11669, 11670, 11671, 11672, 11673, 11674, 11675, 11676, 11677, 11678, 11679 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1422.12-1422.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:892.6-892.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 11682, 11683, 11684, 11685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3169.11-3169.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 11686, 11687, 11688, 11689, 11690, 11691, 11692, 11693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3170.11-3170.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11694, 11695, 11696, 11697, 11698, 11699, 11700, 11701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3171.11-3171.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 11702, 11703, 11704, 11705, 11706, 11707, 11708, 11709, 11710, 11711, 11712, 11713 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3173.12-3173.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11714, 11715, 11716, 11717, 11718, 11719, 11720, 11721, 11722, 11723, 11724, 11725, 11726, 11727, 11728, 11729 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3172.12-3172.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11730, 11731, 11732, 11733, 11734, 11735, 11736, 11737, 11738, 11739, 11740, 11741, 11742, 11743, 11744, 11745, 11746, 11747, 11748, 11749, 11750, 11751, 11752, 11753, 11754, 11755, 11756, 11757, 11758, 11759, 11760, 11761 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1180.29-1180.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11782, 11783, 11784, 11785, 11786, 11787, 11788, 11789, 11790, 11791, 11792, 11793, 11794, 11795, 11796, 11797, 11798, 11799, 11800, 11801 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1340.29-1340.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 11802, 11803, 11804, 11805 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3164.11-3164.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 11810, 11811, 11812, 11813, 11814, 11815, 11816, 11817 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3165.11-3165.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11818, 11819, 11820, 11821, 11822, 11823, 11824, 11825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3166.11-3166.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 11842, 11843, 11844, 11845, 11846, 11847, 11848, 11849, 11850, 11851, 11852, 11853, 11854, 11855, 11856, 11857 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3167.12-3167.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11874, 11875, 11876, 11877, 11878, 11879, 11880, 11881, 11882, 11883, 11884, 11885, 11886, 11887, 11888, 11889 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3168.12-3168.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 11906, 11907, 11908, 11909 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3174.11-3174.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 11914, 11915, 11916, 11917, 11918, 11919, 11920, 11921 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3175.11-3175.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11922, 11923, 11924, 11925, 11926, 11927, 11928, 11929 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3176.11-3176.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 11946, 11947, 11948, 11949, 11950, 11951, 11952, 11953, 11954, 11955, 11956, 11957, 11958, 11959, 11960, 11961 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3177.12-3177.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11978, 11979, 11980, 11981, 11982, 11983, 11984, 11985, 11986, 11987, 11988, 11989, 11990, 11991, 11992, 11993 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3178.12-3178.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12011 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:992.6-992.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 8312, 8313, 8314, 8315 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3179.11-3179.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 8324, 8325, 8326, 8327, 8328, 8329, 8330, 8331 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3180.11-3180.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8316, 8317, 8318, 8319, 8320, 8321, 8322, 8323 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3181.11-3181.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 8332, 8333, 8334, 8335, 8336, 8337, 8338, 8339, 8340, 8341, 8342, 8343 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3183.12-3183.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8344, 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356, 8357, 8358, 8359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3182.12-3182.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 12060, 12061, 12062, 12063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3354.11-3354.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 12064, 12065, 12066, 12067, 12068, 12069, 12070, 12071 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3355.11-3355.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 12072, 12073, 12074, 12075, 12076, 12077, 12078, 12079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3356.11-3356.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 12080, 12081, 12082, 12083, 12084, 12085, 12086, 12087, 12088, 12089, 12090, 12091 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3358.12-3358.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 12092, 12093, 12094, 12095, 12096, 12097, 12098, 12099, 12100, 12101, 12102, 12103, 12104, 12105, 12106, 12107 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3357.12-3357.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12108, 12109, 12110, 12111, 12112, 12113, 12114, 12115, 12116, 12117, 12118, 12119, 12120, 12121, 12122, 12123, 12124, 12125, 12126, 12127, 12128, 12129, 12130, 12131, 12132, 12133, 12134, 12135, 12136, 12137, 12138, 12139 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1190.29-1190.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11762, 11763, 11764, 11765, 11766, 11767, 11768, 11769, 11770, 11771, 11772, 11773, 11774, 11775, 11776, 11777, 11778, 11779, 11780, 11781 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1350.29-1350.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 11806, 11807, 11808, 11809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3349.11-3349.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 11834, 11835, 11836, 11837, 11838, 11839, 11840, 11841 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3350.11-3350.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11826, 11827, 11828, 11829, 11830, 11831, 11832, 11833 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3351.11-3351.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 11858, 11859, 11860, 11861, 11862, 11863, 11864, 11865, 11866, 11867, 11868, 11869, 11870, 11871, 11872, 11873 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3352.12-3352.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11890, 11891, 11892, 11893, 11894, 11895, 11896, 11897, 11898, 11899, 11900, 11901, 11902, 11903, 11904, 11905 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3353.12-3353.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 12212, 12213, 12214, 12215 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3359.11-3359.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 12216, 12217, 12218, 12219, 12220, 12221, 12222, 12223 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3360.11-3360.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12224, 12225, 12226, 12227, 12228, 12229, 12230, 12231 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3361.11-3361.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 12232, 12233, 12234, 12235, 12236, 12237, 12238, 12239, 12240, 12241, 12242, 12243, 12244, 12245, 12246, 12247 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3362.12-3362.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 12248, 12249, 12250, 12251, 12252, 12253, 12254, 12255, 12256, 12257, 12258, 12259, 12260, 12261, 12262, 12263 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3363.12-3363.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12010 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1002.6-1002.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 8566, 8567, 8568, 8569 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3364.11-3364.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 8578, 8579, 8580, 8581, 8582, 8583, 8584, 8585 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3365.11-3365.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3366.11-3366.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 8586, 8587, 8588, 8589, 8590, 8591, 8592, 8593, 8594, 8595, 8596, 8597 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3368.12-3368.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8598, 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610, 8611, 8612, 8613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3367.12-3367.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 12313, 12314, 12315, 12316 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3539.11-3539.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 12317, 12318, 12319, 12320, 12321, 12322, 12323, 12324 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3540.11-3540.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 12325, 12326, 12327, 12328, 12329, 12330, 12331, 12332 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3541.11-3541.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 12333, 12334, 12335, 12336, 12337, 12338, 12339, 12340, 12341, 12342, 12343, 12344 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3543.12-3543.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 12345, 12346, 12347, 12348, 12349, 12350, 12351, 12352, 12353, 12354, 12355, 12356, 12357, 12358, 12359, 12360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3542.12-3542.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12361, 12362, 12363, 12364, 12365, 12366, 12367, 12368, 12369, 12370, 12371, 12372, 12373, 12374, 12375, 12376, 12377, 12378, 12379, 12380, 12381, 12382, 12383, 12384, 12385, 12386, 12387, 12388, 12389, 12390, 12391, 12392 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1200.29-1200.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12140, 12141, 12142, 12143, 12144, 12145, 12146, 12147, 12148, 12149, 12150, 12151, 12152, 12153, 12154, 12155, 12156, 12157, 12158, 12159 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1360.29-1360.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 12160, 12161, 12162, 12163 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3534.11-3534.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 12172, 12173, 12174, 12175, 12176, 12177, 12178, 12179 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3535.11-3535.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12164, 12165, 12166, 12167, 12168, 12169, 12170, 12171 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3536.11-3536.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 12180, 12181, 12182, 12183, 12184, 12185, 12186, 12187, 12188, 12189, 12190, 12191, 12192, 12193, 12194, 12195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3537.12-3537.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 12196, 12197, 12198, 12199, 12200, 12201, 12202, 12203, 12204, 12205, 12206, 12207, 12208, 12209, 12210, 12211 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3538.12-3538.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 12465, 12466, 12467, 12468 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3544.11-3544.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 12469, 12470, 12471, 12472, 12473, 12474, 12475, 12476 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3545.11-3545.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12477, 12478, 12479, 12480, 12481, 12482, 12483, 12484 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3546.11-3546.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 12485, 12486, 12487, 12488, 12489, 12490, 12491, 12492, 12493, 12494, 12495, 12496, 12497, 12498, 12499, 12500 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3547.12-3547.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 12501, 12502, 12503, 12504, 12505, 12506, 12507, 12508, 12509, 12510, 12511, 12512, 12513, 12514, 12515, 12516 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3548.12-3548.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12264 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1012.6-1012.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 8820, 8821, 8822, 8823 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3549.11-3549.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 8832, 8833, 8834, 8835, 8836, 8837, 8838, 8839 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3550.11-3550.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8824, 8825, 8826, 8827, 8828, 8829, 8830, 8831 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3551.11-3551.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 8840, 8841, 8842, 8843, 8844, 8845, 8846, 8847, 8848, 8849, 8850, 8851 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3553.12-3553.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8852, 8853, 8854, 8855, 8856, 8857, 8858, 8859, 8860, 8861, 8862, 8863, 8864, 8865, 8866, 8867 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3552.12-3552.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 12566, 12567, 12568, 12569 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3724.11-3724.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 12570, 12571, 12572, 12573, 12574, 12575, 12576, 12577 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3725.11-3725.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 12578, 12579, 12580, 12581, 12582, 12583, 12584, 12585 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3726.11-3726.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 12586, 12587, 12588, 12589, 12590, 12591, 12592, 12593, 12594, 12595, 12596, 12597 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3728.12-3728.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 12598, 12599, 12600, 12601, 12602, 12603, 12604, 12605, 12606, 12607, 12608, 12609, 12610, 12611, 12612, 12613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3727.12-3727.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12614, 12615, 12616, 12617, 12618, 12619, 12620, 12621, 12622, 12623, 12624, 12625, 12626, 12627, 12628, 12629, 12630, 12631, 12632, 12633, 12634, 12635, 12636, 12637, 12638, 12639, 12640, 12641, 12642, 12643, 12644, 12645 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1210.29-1210.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12393, 12394, 12395, 12396, 12397, 12398, 12399, 12400, 12401, 12402, 12403, 12404, 12405, 12406, 12407, 12408, 12409, 12410, 12411, 12412 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1370.29-1370.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 12413, 12414, 12415, 12416 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3719.11-3719.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 12425, 12426, 12427, 12428, 12429, 12430, 12431, 12432 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3720.11-3720.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12417, 12418, 12419, 12420, 12421, 12422, 12423, 12424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3721.11-3721.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 12433, 12434, 12435, 12436, 12437, 12438, 12439, 12440, 12441, 12442, 12443, 12444, 12445, 12446, 12447, 12448 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3722.12-3722.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 12449, 12450, 12451, 12452, 12453, 12454, 12455, 12456, 12457, 12458, 12459, 12460, 12461, 12462, 12463, 12464 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3723.12-3723.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 12718, 12719, 12720, 12721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3729.11-3729.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 12722, 12723, 12724, 12725, 12726, 12727, 12728, 12729 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3730.11-3730.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12730, 12731, 12732, 12733, 12734, 12735, 12736, 12737 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3731.11-3731.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 12738, 12739, 12740, 12741, 12742, 12743, 12744, 12745, 12746, 12747, 12748, 12749, 12750, 12751, 12752, 12753 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3732.12-3732.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 12754, 12755, 12756, 12757, 12758, 12759, 12760, 12761, 12762, 12763, 12764, 12765, 12766, 12767, 12768, 12769 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3733.12-3733.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12517 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1022.6-1022.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 9074, 9075, 9076, 9077 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3734.11-3734.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 9086, 9087, 9088, 9089, 9090, 9091, 9092, 9093 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3735.11-3735.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9078, 9079, 9080, 9081, 9082, 9083, 9084, 9085 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3736.11-3736.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 9094, 9095, 9096, 9097, 9098, 9099, 9100, 9101, 9102, 9103, 9104, 9105 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3738.12-3738.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9106, 9107, 9108, 9109, 9110, 9111, 9112, 9113, 9114, 9115, 9116, 9117, 9118, 9119, 9120, 9121 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3737.12-3737.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 12819, 12820, 12821, 12822 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3909.11-3909.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 12823, 12824, 12825, 12826, 12827, 12828, 12829, 12830 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3910.11-3910.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 12831, 12832, 12833, 12834, 12835, 12836, 12837, 12838 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3911.11-3911.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 12839, 12840, 12841, 12842, 12843, 12844, 12845, 12846, 12847, 12848, 12849, 12850 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3913.12-3913.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 12851, 12852, 12853, 12854, 12855, 12856, 12857, 12858, 12859, 12860, 12861, 12862, 12863, 12864, 12865, 12866 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3912.12-3912.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12867, 12868, 12869, 12870, 12871, 12872, 12873, 12874, 12875, 12876, 12877, 12878, 12879, 12880, 12881, 12882, 12883, 12884, 12885, 12886, 12887, 12888, 12889, 12890, 12891, 12892, 12893, 12894, 12895, 12896, 12897, 12898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1220.29-1220.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12646, 12647, 12648, 12649, 12650, 12651, 12652, 12653, 12654, 12655, 12656, 12657, 12658, 12659, 12660, 12661, 12662, 12663, 12664, 12665 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1380.29-1380.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 12666, 12667, 12668, 12669 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3904.11-3904.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 12678, 12679, 12680, 12681, 12682, 12683, 12684, 12685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3905.11-3905.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12670, 12671, 12672, 12673, 12674, 12675, 12676, 12677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3906.11-3906.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 12686, 12687, 12688, 12689, 12690, 12691, 12692, 12693, 12694, 12695, 12696, 12697, 12698, 12699, 12700, 12701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3907.12-3907.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 12702, 12703, 12704, 12705, 12706, 12707, 12708, 12709, 12710, 12711, 12712, 12713, 12714, 12715, 12716, 12717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3908.12-3908.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 12971, 12972, 12973, 12974 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3914.11-3914.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 12975, 12976, 12977, 12978, 12979, 12980, 12981, 12982 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3915.11-3915.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12983, 12984, 12985, 12986, 12987, 12988, 12989, 12990 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3916.11-3916.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 12991, 12992, 12993, 12994, 12995, 12996, 12997, 12998, 12999, 13000, 13001, 13002, 13003, 13004, 13005, 13006 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3917.12-3917.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 13007, 13008, 13009, 13010, 13011, 13012, 13013, 13014, 13015, 13016, 13017, 13018, 13019, 13020, 13021, 13022 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3918.12-3918.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12770 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1032.6-1032.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 9328, 9329, 9330, 9331 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3919.11-3919.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 9340, 9341, 9342, 9343, 9344, 9345, 9346, 9347 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3920.11-3920.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9332, 9333, 9334, 9335, 9336, 9337, 9338, 9339 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3921.11-3921.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 9348, 9349, 9350, 9351, 9352, 9353, 9354, 9355, 9356, 9357, 9358, 9359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3923.12-3923.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9360, 9361, 9362, 9363, 9364, 9365, 9366, 9367, 9368, 9369, 9370, 9371, 9372, 9373, 9374, 9375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3922.12-3922.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12899, 12900, 12901, 12902, 12903, 12904, 12905, 12906, 12907, 12908, 12909, 12910, 12911, 12912, 12913, 12914, 12915, 12916, 12917, 12918 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1390.29-1390.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 12919, 12920, 12921, 12922 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4054.11-4054.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 12931, 12932, 12933, 12934, 12935, 12936, 12937, 12938 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4055.11-4055.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12923, 12924, 12925, 12926, 12927, 12928, 12929, 12930 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4056.11-4056.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 12939, 12940, 12941, 12942, 12943, 12944, 12945, 12946, 12947, 12948, 12949, 12950, 12951, 12952, 12953, 12954 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4057.12-4057.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 12955, 12956, 12957, 12958, 12959, 12960, 12961, 12962, 12963, 12964, 12965, 12966, 12967, 12968, 12969, 12970 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4058.12-4058.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 13023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1042.6-1042.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 13072, 13073, 13074, 13075 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1504.11-1504.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 13076, 13077, 13078, 13079, 13080, 13081, 13082, 13083 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1505.11-1505.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 13084, 13085, 13086, 13087, 13088, 13089, 13090, 13091 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1506.11-1506.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 13092, 13093, 13094, 13095, 13096, 13097, 13098, 13099, 13100, 13101, 13102, 13103 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1508.12-1508.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 13104, 13105, 13106, 13107, 13108, 13109, 13110, 13111, 13112, 13113, 13114, 13115, 13116, 13117, 13118, 13119 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1507.12-1507.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 13120, 13121, 13122, 13123, 13124, 13125, 13126, 13127, 13128, 13129, 13130, 13131, 13132, 13133, 13134, 13135, 13136, 13137, 13138, 13139, 13140, 13141, 13142, 13143, 13144, 13145, 13146, 13147, 13148, 13149, 13150, 13151 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1090.29-1090.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11536, 11537, 11538, 11539, 11540, 11541, 11542, 11543, 11544, 11545, 11546, 11547, 11548, 11549, 11550, 11551, 11552, 11553, 11554, 11555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1250.29-1250.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 11576, 11577, 11578, 11579 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1499.11-1499.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 11588, 11589, 11590, 11591, 11592, 11593, 11594, 11595 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1500.11-1500.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11580, 11581, 11582, 11583, 11584, 11585, 11586, 11587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1501.11-1501.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 11596, 11597, 11598, 11599, 11600, 11601, 11602, 11603, 11604, 11605, 11606, 11607, 11608, 11609, 11610, 11611 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1502.12-1502.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11612, 11613, 11614, 11615, 11616, 11617, 11618, 11619, 11620, 11621, 11622, 11623, 11624, 11625, 11626, 11627 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1503.12-1503.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 13224, 13225, 13226, 13227 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1509.11-1509.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 13228, 13229, 13230, 13231, 13232, 13233, 13234, 13235 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1510.11-1510.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 13236, 13237, 13238, 13239, 13240, 13241, 13242, 13243 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1511.11-1511.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 13244, 13245, 13246, 13247, 13248, 13249, 13250, 13251, 13252, 13253, 13254, 13255, 13256, 13257, 13258, 13259 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1512.12-1512.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 13260, 13261, 13262, 13263, 13264, 13265, 13266, 13267, 13268, 13269, 13270, 13271, 13272, 13273, 13274, 13275 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1513.12-1513.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11680 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:902.6-902.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 9582, 9583, 9584, 9585 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1514.11-1514.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 9594, 9595, 9596, 9597, 9598, 9599, 9600, 9601 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1515.11-1515.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9586, 9587, 9588, 9589, 9590, 9591, 9592, 9593 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1516.11-1516.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 9602, 9603, 9604, 9605, 9606, 9607, 9608, 9609, 9610, 9611, 9612, 9613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1518.12-1518.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9614, 9615, 9616, 9617, 9618, 9619, 9620, 9621, 9622, 9623, 9624, 9625, 9626, 9627, 9628, 9629 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1517.12-1517.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 13325, 13326, 13327, 13328 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1689.11-1689.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 13329, 13330, 13331, 13332, 13333, 13334, 13335, 13336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1690.11-1690.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 13337, 13338, 13339, 13340, 13341, 13342, 13343, 13344 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1691.11-1691.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 13345, 13346, 13347, 13348, 13349, 13350, 13351, 13352, 13353, 13354, 13355, 13356 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1693.12-1693.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 13357, 13358, 13359, 13360, 13361, 13362, 13363, 13364, 13365, 13366, 13367, 13368, 13369, 13370, 13371, 13372 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1692.12-1692.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 13373, 13374, 13375, 13376, 13377, 13378, 13379, 13380, 13381, 13382, 13383, 13384, 13385, 13386, 13387, 13388, 13389, 13390, 13391, 13392, 13393, 13394, 13395, 13396, 13397, 13398, 13399, 13400, 13401, 13402, 13403, 13404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1100.29-1100.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 13152, 13153, 13154, 13155, 13156, 13157, 13158, 13159, 13160, 13161, 13162, 13163, 13164, 13165, 13166, 13167, 13168, 13169, 13170, 13171 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1260.29-1260.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 13172, 13173, 13174, 13175 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1684.11-1684.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 13184, 13185, 13186, 13187, 13188, 13189, 13190, 13191 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1685.11-1685.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 13176, 13177, 13178, 13179, 13180, 13181, 13182, 13183 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1686.11-1686.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 13192, 13193, 13194, 13195, 13196, 13197, 13198, 13199, 13200, 13201, 13202, 13203, 13204, 13205, 13206, 13207 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1687.12-1687.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 13208, 13209, 13210, 13211, 13212, 13213, 13214, 13215, 13216, 13217, 13218, 13219, 13220, 13221, 13222, 13223 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1688.12-1688.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 13477, 13478, 13479, 13480 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1694.11-1694.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 13481, 13482, 13483, 13484, 13485, 13486, 13487, 13488 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1695.11-1695.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 13489, 13490, 13491, 13492, 13493, 13494, 13495, 13496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1696.11-1696.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 13497, 13498, 13499, 13500, 13501, 13502, 13503, 13504, 13505, 13506, 13507, 13508, 13509, 13510, 13511, 13512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1697.12-1697.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 13513, 13514, 13515, 13516, 13517, 13518, 13519, 13520, 13521, 13522, 13523, 13524, 13525, 13526, 13527, 13528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1698.12-1698.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 13276 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:912.6-912.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 9836, 9837, 9838, 9839 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1699.11-1699.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 9848, 9849, 9850, 9851, 9852, 9853, 9854, 9855 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1700.11-1700.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9840, 9841, 9842, 9843, 9844, 9845, 9846, 9847 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1701.11-1701.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 9856, 9857, 9858, 9859, 9860, 9861, 9862, 9863, 9864, 9865, 9866, 9867 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1703.12-1703.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9868, 9869, 9870, 9871, 9872, 9873, 9874, 9875, 9876, 9877, 9878, 9879, 9880, 9881, 9882, 9883 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1702.12-1702.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 13578, 13579, 13580, 13581 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1874.11-1874.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 13582, 13583, 13584, 13585, 13586, 13587, 13588, 13589 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1875.11-1875.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 13590, 13591, 13592, 13593, 13594, 13595, 13596, 13597 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1876.11-1876.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 13598, 13599, 13600, 13601, 13602, 13603, 13604, 13605, 13606, 13607, 13608, 13609 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1878.12-1878.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 13610, 13611, 13612, 13613, 13614, 13615, 13616, 13617, 13618, 13619, 13620, 13621, 13622, 13623, 13624, 13625 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1877.12-1877.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 13626, 13627, 13628, 13629, 13630, 13631, 13632, 13633, 13634, 13635, 13636, 13637, 13638, 13639, 13640, 13641, 13642, 13643, 13644, 13645, 13646, 13647, 13648, 13649, 13650, 13651, 13652, 13653, 13654, 13655, 13656, 13657 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1110.29-1110.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 13405, 13406, 13407, 13408, 13409, 13410, 13411, 13412, 13413, 13414, 13415, 13416, 13417, 13418, 13419, 13420, 13421, 13422, 13423, 13424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1270.29-1270.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 13425, 13426, 13427, 13428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1869.11-1869.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 13437, 13438, 13439, 13440, 13441, 13442, 13443, 13444 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1870.11-1870.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 13429, 13430, 13431, 13432, 13433, 13434, 13435, 13436 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1871.11-1871.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 13445, 13446, 13447, 13448, 13449, 13450, 13451, 13452, 13453, 13454, 13455, 13456, 13457, 13458, 13459, 13460 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1872.12-1872.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 13461, 13462, 13463, 13464, 13465, 13466, 13467, 13468, 13469, 13470, 13471, 13472, 13473, 13474, 13475, 13476 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1873.12-1873.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 13730, 13731, 13732, 13733 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1879.11-1879.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 13734, 13735, 13736, 13737, 13738, 13739, 13740, 13741 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1880.11-1880.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 13742, 13743, 13744, 13745, 13746, 13747, 13748, 13749 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1881.11-1881.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 13750, 13751, 13752, 13753, 13754, 13755, 13756, 13757, 13758, 13759, 13760, 13761, 13762, 13763, 13764, 13765 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1882.12-1882.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 13766, 13767, 13768, 13769, 13770, 13771, 13772, 13773, 13774, 13775, 13776, 13777, 13778, 13779, 13780, 13781 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1883.12-1883.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 13529 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:922.6-922.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 10090, 10091, 10092, 10093 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1884.11-1884.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 10102, 10103, 10104, 10105, 10106, 10107, 10108, 10109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1885.11-1885.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10094, 10095, 10096, 10097, 10098, 10099, 10100, 10101 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1886.11-1886.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 10110, 10111, 10112, 10113, 10114, 10115, 10116, 10117, 10118, 10119, 10120, 10121 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1888.12-1888.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10122, 10123, 10124, 10125, 10126, 10127, 10128, 10129, 10130, 10131, 10132, 10133, 10134, 10135, 10136, 10137 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1887.12-1887.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 13831, 13832, 13833, 13834 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2059.11-2059.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 13835, 13836, 13837, 13838, 13839, 13840, 13841, 13842 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2060.11-2060.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 13843, 13844, 13845, 13846, 13847, 13848, 13849, 13850 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2061.11-2061.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 13851, 13852, 13853, 13854, 13855, 13856, 13857, 13858, 13859, 13860, 13861, 13862 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2063.12-2063.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 13863, 13864, 13865, 13866, 13867, 13868, 13869, 13870, 13871, 13872, 13873, 13874, 13875, 13876, 13877, 13878 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2062.12-2062.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 13879, 13880, 13881, 13882, 13883, 13884, 13885, 13886, 13887, 13888, 13889, 13890, 13891, 13892, 13893, 13894, 13895, 13896, 13897, 13898, 13899, 13900, 13901, 13902, 13903, 13904, 13905, 13906, 13907, 13908, 13909, 13910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1120.29-1120.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 13658, 13659, 13660, 13661, 13662, 13663, 13664, 13665, 13666, 13667, 13668, 13669, 13670, 13671, 13672, 13673, 13674, 13675, 13676, 13677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1280.29-1280.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 13678, 13679, 13680, 13681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2054.11-2054.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 13690, 13691, 13692, 13693, 13694, 13695, 13696, 13697 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2055.11-2055.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 13682, 13683, 13684, 13685, 13686, 13687, 13688, 13689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2056.11-2056.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 13698, 13699, 13700, 13701, 13702, 13703, 13704, 13705, 13706, 13707, 13708, 13709, 13710, 13711, 13712, 13713 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2057.12-2057.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 13714, 13715, 13716, 13717, 13718, 13719, 13720, 13721, 13722, 13723, 13724, 13725, 13726, 13727, 13728, 13729 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2058.12-2058.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 13983, 13984, 13985, 13986 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2064.11-2064.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 13987, 13988, 13989, 13990, 13991, 13992, 13993, 13994 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2065.11-2065.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 13995, 13996, 13997, 13998, 13999, 14000, 14001, 14002 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2066.11-2066.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 14003, 14004, 14005, 14006, 14007, 14008, 14009, 14010, 14011, 14012, 14013, 14014, 14015, 14016, 14017, 14018 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2067.12-2067.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 14019, 14020, 14021, 14022, 14023, 14024, 14025, 14026, 14027, 14028, 14029, 14030, 14031, 14032, 14033, 14034 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2068.12-2068.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 13782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:932.6-932.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 10344, 10345, 10346, 10347 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2069.11-2069.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 10356, 10357, 10358, 10359, 10360, 10361, 10362, 10363 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2070.11-2070.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10348, 10349, 10350, 10351, 10352, 10353, 10354, 10355 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2071.11-2071.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 10364, 10365, 10366, 10367, 10368, 10369, 10370, 10371, 10372, 10373, 10374, 10375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2073.12-2073.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10376, 10377, 10378, 10379, 10380, 10381, 10382, 10383, 10384, 10385, 10386, 10387, 10388, 10389, 10390, 10391 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2072.12-2072.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 14084, 14085, 14086, 14087 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2244.11-2244.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 14088, 14089, 14090, 14091, 14092, 14093, 14094, 14095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2245.11-2245.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 14096, 14097, 14098, 14099, 14100, 14101, 14102, 14103 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2246.11-2246.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 14104, 14105, 14106, 14107, 14108, 14109, 14110, 14111, 14112, 14113, 14114, 14115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2248.12-2248.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 14116, 14117, 14118, 14119, 14120, 14121, 14122, 14123, 14124, 14125, 14126, 14127, 14128, 14129, 14130, 14131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2247.12-2247.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 14132, 14133, 14134, 14135, 14136, 14137, 14138, 14139, 14140, 14141, 14142, 14143, 14144, 14145, 14146, 14147, 14148, 14149, 14150, 14151, 14152, 14153, 14154, 14155, 14156, 14157, 14158, 14159, 14160, 14161, 14162, 14163 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1130.29-1130.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 13911, 13912, 13913, 13914, 13915, 13916, 13917, 13918, 13919, 13920, 13921, 13922, 13923, 13924, 13925, 13926, 13927, 13928, 13929, 13930 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1290.29-1290.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 13931, 13932, 13933, 13934 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2239.11-2239.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 13943, 13944, 13945, 13946, 13947, 13948, 13949, 13950 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2240.11-2240.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 13935, 13936, 13937, 13938, 13939, 13940, 13941, 13942 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2241.11-2241.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 13951, 13952, 13953, 13954, 13955, 13956, 13957, 13958, 13959, 13960, 13961, 13962, 13963, 13964, 13965, 13966 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2242.12-2242.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 13967, 13968, 13969, 13970, 13971, 13972, 13973, 13974, 13975, 13976, 13977, 13978, 13979, 13980, 13981, 13982 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2243.12-2243.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 14236, 14237, 14238, 14239 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2249.11-2249.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 14240, 14241, 14242, 14243, 14244, 14245, 14246, 14247 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2250.11-2250.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 14248, 14249, 14250, 14251, 14252, 14253, 14254, 14255 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2251.11-2251.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 14256, 14257, 14258, 14259, 14260, 14261, 14262, 14263, 14264, 14265, 14266, 14267, 14268, 14269, 14270, 14271 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2252.12-2252.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 14272, 14273, 14274, 14275, 14276, 14277, 14278, 14279, 14280, 14281, 14282, 14283, 14284, 14285, 14286, 14287 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2253.12-2253.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 14035 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:942.6-942.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 10598, 10599, 10600, 10601 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2254.11-2254.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 10610, 10611, 10612, 10613, 10614, 10615, 10616, 10617 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2255.11-2255.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10602, 10603, 10604, 10605, 10606, 10607, 10608, 10609 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2256.11-2256.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 10618, 10619, 10620, 10621, 10622, 10623, 10624, 10625, 10626, 10627, 10628, 10629 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2258.12-2258.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10630, 10631, 10632, 10633, 10634, 10635, 10636, 10637, 10638, 10639, 10640, 10641, 10642, 10643, 10644, 10645 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2257.12-2257.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 14337, 14338, 14339, 14340 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2429.11-2429.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 14341, 14342, 14343, 14344, 14345, 14346, 14347, 14348 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2430.11-2430.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 14349, 14350, 14351, 14352, 14353, 14354, 14355, 14356 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2431.11-2431.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 14357, 14358, 14359, 14360, 14361, 14362, 14363, 14364, 14365, 14366, 14367, 14368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2433.12-2433.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 14369, 14370, 14371, 14372, 14373, 14374, 14375, 14376, 14377, 14378, 14379, 14380, 14381, 14382, 14383, 14384 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2432.12-2432.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 14385, 14386, 14387, 14388, 14389, 14390, 14391, 14392, 14393, 14394, 14395, 14396, 14397, 14398, 14399, 14400, 14401, 14402, 14403, 14404, 14405, 14406, 14407, 14408, 14409, 14410, 14411, 14412, 14413, 14414, 14415, 14416 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1140.29-1140.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 14164, 14165, 14166, 14167, 14168, 14169, 14170, 14171, 14172, 14173, 14174, 14175, 14176, 14177, 14178, 14179, 14180, 14181, 14182, 14183 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1300.29-1300.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 14184, 14185, 14186, 14187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2424.11-2424.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 14196, 14197, 14198, 14199, 14200, 14201, 14202, 14203 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2425.11-2425.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 14188, 14189, 14190, 14191, 14192, 14193, 14194, 14195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2426.11-2426.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 14204, 14205, 14206, 14207, 14208, 14209, 14210, 14211, 14212, 14213, 14214, 14215, 14216, 14217, 14218, 14219 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2427.12-2427.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 14220, 14221, 14222, 14223, 14224, 14225, 14226, 14227, 14228, 14229, 14230, 14231, 14232, 14233, 14234, 14235 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2428.12-2428.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 14489, 14490, 14491, 14492 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2434.11-2434.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 14493, 14494, 14495, 14496, 14497, 14498, 14499, 14500 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2435.11-2435.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 14501, 14502, 14503, 14504, 14505, 14506, 14507, 14508 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2436.11-2436.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 14509, 14510, 14511, 14512, 14513, 14514, 14515, 14516, 14517, 14518, 14519, 14520, 14521, 14522, 14523, 14524 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2437.12-2437.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 14525, 14526, 14527, 14528, 14529, 14530, 14531, 14532, 14533, 14534, 14535, 14536, 14537, 14538, 14539, 14540 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2438.12-2438.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 14288 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:952.6-952.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 10852, 10853, 10854, 10855 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2439.11-2439.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 10864, 10865, 10866, 10867, 10868, 10869, 10870, 10871 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2440.11-2440.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10856, 10857, 10858, 10859, 10860, 10861, 10862, 10863 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2441.11-2441.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 10872, 10873, 10874, 10875, 10876, 10877, 10878, 10879, 10880, 10881, 10882, 10883 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2443.12-2443.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10884, 10885, 10886, 10887, 10888, 10889, 10890, 10891, 10892, 10893, 10894, 10895, 10896, 10897, 10898, 10899 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2442.12-2442.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 14590, 14591, 14592, 14593 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2614.11-2614.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 14594, 14595, 14596, 14597, 14598, 14599, 14600, 14601 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2615.11-2615.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 14602, 14603, 14604, 14605, 14606, 14607, 14608, 14609 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2616.11-2616.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 14610, 14611, 14612, 14613, 14614, 14615, 14616, 14617, 14618, 14619, 14620, 14621 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2618.12-2618.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 14622, 14623, 14624, 14625, 14626, 14627, 14628, 14629, 14630, 14631, 14632, 14633, 14634, 14635, 14636, 14637 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2617.12-2617.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 14638, 14639, 14640, 14641, 14642, 14643, 14644, 14645, 14646, 14647, 14648, 14649, 14650, 14651, 14652, 14653, 14654, 14655, 14656, 14657, 14658, 14659, 14660, 14661, 14662, 14663, 14664, 14665, 14666, 14667, 14668, 14669 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1150.29-1150.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 14417, 14418, 14419, 14420, 14421, 14422, 14423, 14424, 14425, 14426, 14427, 14428, 14429, 14430, 14431, 14432, 14433, 14434, 14435, 14436 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1310.29-1310.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 14437, 14438, 14439, 14440 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2609.11-2609.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 14449, 14450, 14451, 14452, 14453, 14454, 14455, 14456 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2610.11-2610.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 14441, 14442, 14443, 14444, 14445, 14446, 14447, 14448 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2611.11-2611.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 14457, 14458, 14459, 14460, 14461, 14462, 14463, 14464, 14465, 14466, 14467, 14468, 14469, 14470, 14471, 14472 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2612.12-2612.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 14473, 14474, 14475, 14476, 14477, 14478, 14479, 14480, 14481, 14482, 14483, 14484, 14485, 14486, 14487, 14488 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2613.12-2613.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 14742, 14743, 14744, 14745 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2619.11-2619.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 14746, 14747, 14748, 14749, 14750, 14751, 14752, 14753 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2620.11-2620.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 14754, 14755, 14756, 14757, 14758, 14759, 14760, 14761 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2621.11-2621.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 14762, 14763, 14764, 14765, 14766, 14767, 14768, 14769, 14770, 14771, 14772, 14773, 14774, 14775, 14776, 14777 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2622.12-2622.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 14778, 14779, 14780, 14781, 14782, 14783, 14784, 14785, 14786, 14787, 14788, 14789, 14790, 14791, 14792, 14793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2623.12-2623.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 14541 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:962.6-962.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 11106, 11107, 11108, 11109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2624.11-2624.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 11118, 11119, 11120, 11121, 11122, 11123, 11124, 11125 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2625.11-2625.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11110, 11111, 11112, 11113, 11114, 11115, 11116, 11117 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2626.11-2626.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 11126, 11127, 11128, 11129, 11130, 11131, 11132, 11133, 11134, 11135, 11136, 11137 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2628.12-2628.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11138, 11139, 11140, 11141, 11142, 11143, 11144, 11145, 11146, 11147, 11148, 11149, 11150, 11151, 11152, 11153 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2627.12-2627.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 14843, 14844, 14845, 14846 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2799.11-2799.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 14847, 14848, 14849, 14850, 14851, 14852, 14853, 14854 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2800.11-2800.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 14855, 14856, 14857, 14858, 14859, 14860, 14861, 14862 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2801.11-2801.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 14863, 14864, 14865, 14866, 14867, 14868, 14869, 14870, 14871, 14872, 14873, 14874 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2803.12-2803.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 14875, 14876, 14877, 14878, 14879, 14880, 14881, 14882, 14883, 14884, 14885, 14886, 14887, 14888, 14889, 14890 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2802.12-2802.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 14891, 14892, 14893, 14894, 14895, 14896, 14897, 14898, 14899, 14900, 14901, 14902, 14903, 14904, 14905, 14906, 14907, 14908, 14909, 14910, 14911, 14912, 14913, 14914, 14915, 14916, 14917, 14918, 14919, 14920, 14921, 14922 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1160.29-1160.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 14670, 14671, 14672, 14673, 14674, 14675, 14676, 14677, 14678, 14679, 14680, 14681, 14682, 14683, 14684, 14685, 14686, 14687, 14688, 14689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1320.29-1320.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 14690, 14691, 14692, 14693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2794.11-2794.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 14702, 14703, 14704, 14705, 14706, 14707, 14708, 14709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2795.11-2795.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 14694, 14695, 14696, 14697, 14698, 14699, 14700, 14701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2796.11-2796.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 14710, 14711, 14712, 14713, 14714, 14715, 14716, 14717, 14718, 14719, 14720, 14721, 14722, 14723, 14724, 14725 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2797.12-2797.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 14726, 14727, 14728, 14729, 14730, 14731, 14732, 14733, 14734, 14735, 14736, 14737, 14738, 14739, 14740, 14741 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2798.12-2798.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 14995, 14996, 14997, 14998 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2804.11-2804.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 14999, 15000, 15001, 15002, 15003, 15004, 15005, 15006 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2805.11-2805.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 15007, 15008, 15009, 15010, 15011, 15012, 15013, 15014 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2806.11-2806.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 15015, 15016, 15017, 15018, 15019, 15020, 15021, 15022, 15023, 15024, 15025, 15026, 15027, 15028, 15029, 15030 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2807.12-2807.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 15031, 15032, 15033, 15034, 15035, 15036, 15037, 15038, 15039, 15040, 15041, 15042, 15043, 15044, 15045, 15046 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2808.12-2808.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 14794 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:972.6-972.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 11360, 11361, 11362, 11363 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2809.11-2809.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 11372, 11373, 11374, 11375, 11376, 11377, 11378, 11379 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2810.11-2810.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11364, 11365, 11366, 11367, 11368, 11369, 11370, 11371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2811.11-2811.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 11380, 11381, 11382, 11383, 11384, 11385, 11386, 11387, 11388, 11389, 11390, 11391 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2813.12-2813.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11392, 11393, 11394, 11395, 11396, 11397, 11398, 11399, 11400, 11401, 11402, 11403, 11404, 11405, 11406, 11407 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2812.12-2812.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 15096, 15097, 15098, 15099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2984.11-2984.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 15100, 15101, 15102, 15103, 15104, 15105, 15106, 15107 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2985.11-2985.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 15108, 15109, 15110, 15111, 15112, 15113, 15114, 15115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2986.11-2986.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 15116, 15117, 15118, 15119, 15120, 15121, 15122, 15123, 15124, 15125, 15126, 15127 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2988.12-2988.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 15128, 15129, 15130, 15131, 15132, 15133, 15134, 15135, 15136, 15137, 15138, 15139, 15140, 15141, 15142, 15143 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2987.12-2987.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 15144, 15145, 15146, 15147, 15148, 15149, 15150, 15151, 15152, 15153, 15154, 15155, 15156, 15157, 15158, 15159, 15160, 15161, 15162, 15163, 15164, 15165, 15166, 15167, 15168, 15169, 15170, 15171, 15172, 15173, 15174, 15175 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1170.29-1170.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 14923, 14924, 14925, 14926, 14927, 14928, 14929, 14930, 14931, 14932, 14933, 14934, 14935, 14936, 14937, 14938, 14939, 14940, 14941, 14942 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1330.29-1330.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 14943, 14944, 14945, 14946 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2979.11-2979.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 14955, 14956, 14957, 14958, 14959, 14960, 14961, 14962 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2980.11-2980.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 14947, 14948, 14949, 14950, 14951, 14952, 14953, 14954 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2981.11-2981.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 14963, 14964, 14965, 14966, 14967, 14968, 14969, 14970, 14971, 14972, 14973, 14974, 14975, 14976, 14977, 14978 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2982.12-2982.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 14979, 14980, 14981, 14982, 14983, 14984, 14985, 14986, 14987, 14988, 14989, 14990, 14991, 14992, 14993, 14994 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2983.12-2983.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 11910, 11911, 11912, 11913 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2989.11-2989.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 11938, 11939, 11940, 11941, 11942, 11943, 11944, 11945 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2990.11-2990.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11930, 11931, 11932, 11933, 11934, 11935, 11936, 11937 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2991.11-2991.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 11962, 11963, 11964, 11965, 11966, 11967, 11968, 11969, 11970, 11971, 11972, 11973, 11974, 11975, 11976, 11977 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2992.12-2992.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11994, 11995, 11996, 11997, 11998, 11999, 12000, 12001, 12002, 12003, 12004, 12005, 12006, 12007, 12008, 12009 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2993.12-2993.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 15047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:982.6-982.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 11488, 11489, 11490, 11491 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2994.11-2994.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 11500, 11501, 11502, 11503, 11504, 11505, 11506, 11507 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2995.11-2995.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11492, 11493, 11494, 11495, 11496, 11497, 11498, 11499 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2996.11-2996.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 11508, 11509, 11510, 11511, 11512, 11513, 11514, 11515, 11516, 11517, 11518, 11519 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2998.12-2998.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11520, 11521, 11522, 11523, 11524, 11525, 11526, 11527, 11528, 11529, 11530, 11531, 11532, 11533, 11534, 11535 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2997.12-2997.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X3_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X3_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1070.29-1070.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 15245, 15246, 15247, 15248, 15249, 15250, 15251, 15252, 15253, 15254, 15255, 15256, 15257, 15258, 15259, 15260, 15261, 15262, 15263, 15264 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1241.29-1241.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 15317, 15318, 15319, 15320 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1423.11-1423.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 15321, 15322, 15323, 15324, 15325, 15326, 15327, 15328 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1424.11-1424.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 15329, 15330, 15331, 15332, 15333, 15334, 15335, 15336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1425.11-1425.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 15337, 15338, 15339, 15340, 15341, 15342, 15343, 15344, 15345, 15346, 15347, 15348, 15349, 15350, 15351, 15352 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1426.12-1426.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 15353, 15354, 15355, 15356, 15357, 15358, 15359, 15360, 15361, 15362, 15363, 15364, 15365, 15366, 15367, 15368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1427.12-1427.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 15370 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:893.6-893.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_Co": {
          "hide_name": 0,
          "bits": [ 15372 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3204.11-3204.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 15373, 15374, 15375, 15376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3189.11-3189.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 15377, 15378, 15379, 15380, 15381, 15382, 15383, 15384 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3190.11-3190.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 15385, 15386, 15387, 15388, 15389, 15390, 15391, 15392 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3191.11-3191.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 15393, 15394, 15395, 15396, 15397, 15398, 15399, 15400, 15401, 15402, 15403, 15404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3193.12-3193.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 15405, 15406, 15407, 15408, 15409, 15410, 15411, 15412, 15413, 15414, 15415, 15416, 15417, 15418, 15419, 15420 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3192.12-3192.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 15421, 15422, 15423, 15424, 15425, 15426, 15427, 15428, 15429, 15430, 15431, 15432, 15433, 15434, 15435, 15436, 15437, 15438, 15439, 15440, 15441, 15442, 15443, 15444, 15445, 15446, 15447, 15448, 15449, 15450, 15451, 15452 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1181.29-1181.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 15473, 15474, 15475, 15476, 15477, 15478, 15479, 15480, 15481, 15482, 15483, 15484, 15485, 15486, 15487, 15488, 15489, 15490, 15491, 15492 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1341.29-1341.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 15493, 15494, 15495, 15496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3184.11-3184.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 15501, 15502, 15503, 15504, 15505, 15506, 15507, 15508 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3185.11-3185.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 15509, 15510, 15511, 15512, 15513, 15514, 15515, 15516 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3186.11-3186.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 15533, 15534, 15535, 15536, 15537, 15538, 15539, 15540, 15541, 15542, 15543, 15544, 15545, 15546, 15547, 15548 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3187.12-3187.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 15565, 15566, 15567, 15568, 15569, 15570, 15571, 15572, 15573, 15574, 15575, 15576, 15577, 15578, 15579, 15580 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3188.12-3188.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 15597, 15598, 15599, 15600 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3194.11-3194.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 15605, 15606, 15607, 15608, 15609, 15610, 15611, 15612 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3195.11-3195.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 15613, 15614, 15615, 15616, 15617, 15618, 15619, 15620 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3196.11-3196.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 15637, 15638, 15639, 15640, 15641, 15642, 15643, 15644, 15645, 15646, 15647, 15648, 15649, 15650, 15651, 15652 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3197.12-3197.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 15669, 15670, 15671, 15672, 15673, 15674, 15675, 15676, 15677, 15678, 15679, 15680, 15681, 15682, 15683, 15684 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3198.12-3198.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 15702 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:993.6-993.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 12012, 12013, 12014, 12015 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3199.11-3199.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 12024, 12025, 12026, 12027, 12028, 12029, 12030, 12031 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3200.11-3200.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 12016, 12017, 12018, 12019, 12020, 12021, 12022, 12023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3201.11-3201.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 12032, 12033, 12034, 12035, 12036, 12037, 12038, 12039, 12040, 12041, 12042, 12043 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3203.12-3203.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 12044, 12045, 12046, 12047, 12048, 12049, 12050, 12051, 12052, 12053, 12054, 12055, 12056, 12057, 12058, 12059 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3202.12-3202.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_Co": {
          "hide_name": 0,
          "bits": [ 15371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3389.11-3389.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 15752, 15753, 15754, 15755 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3374.11-3374.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 15756, 15757, 15758, 15759, 15760, 15761, 15762, 15763 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3375.11-3375.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 15764, 15765, 15766, 15767, 15768, 15769, 15770, 15771 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3376.11-3376.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 15772, 15773, 15774, 15775, 15776, 15777, 15778, 15779, 15780, 15781, 15782, 15783 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3378.12-3378.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 15784, 15785, 15786, 15787, 15788, 15789, 15790, 15791, 15792, 15793, 15794, 15795, 15796, 15797, 15798, 15799 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3377.12-3377.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 15800, 15801, 15802, 15803, 15804, 15805, 15806, 15807, 15808, 15809, 15810, 15811, 15812, 15813, 15814, 15815, 15816, 15817, 15818, 15819, 15820, 15821, 15822, 15823, 15824, 15825, 15826, 15827, 15828, 15829, 15830, 15831 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1191.29-1191.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 15453, 15454, 15455, 15456, 15457, 15458, 15459, 15460, 15461, 15462, 15463, 15464, 15465, 15466, 15467, 15468, 15469, 15470, 15471, 15472 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1351.29-1351.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 15497, 15498, 15499, 15500 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3369.11-3369.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 15525, 15526, 15527, 15528, 15529, 15530, 15531, 15532 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3370.11-3370.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 15517, 15518, 15519, 15520, 15521, 15522, 15523, 15524 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3371.11-3371.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 15549, 15550, 15551, 15552, 15553, 15554, 15555, 15556, 15557, 15558, 15559, 15560, 15561, 15562, 15563, 15564 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3372.12-3372.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 15581, 15582, 15583, 15584, 15585, 15586, 15587, 15588, 15589, 15590, 15591, 15592, 15593, 15594, 15595, 15596 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3373.12-3373.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 15904, 15905, 15906, 15907 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3379.11-3379.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 15908, 15909, 15910, 15911, 15912, 15913, 15914, 15915 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3380.11-3380.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 15916, 15917, 15918, 15919, 15920, 15921, 15922, 15923 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3381.11-3381.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 15924, 15925, 15926, 15927, 15928, 15929, 15930, 15931, 15932, 15933, 15934, 15935, 15936, 15937, 15938, 15939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3382.12-3382.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 15940, 15941, 15942, 15943, 15944, 15945, 15946, 15947, 15948, 15949, 15950, 15951, 15952, 15953, 15954, 15955 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3383.12-3383.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 15701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1003.6-1003.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 12265, 12266, 12267, 12268 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3384.11-3384.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 12277, 12278, 12279, 12280, 12281, 12282, 12283, 12284 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3385.11-3385.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 12269, 12270, 12271, 12272, 12273, 12274, 12275, 12276 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3386.11-3386.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 12285, 12286, 12287, 12288, 12289, 12290, 12291, 12292, 12293, 12294, 12295, 12296 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3388.12-3388.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 12297, 12298, 12299, 12300, 12301, 12302, 12303, 12304, 12305, 12306, 12307, 12308, 12309, 12310, 12311, 12312 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3387.12-3387.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_Co": {
          "hide_name": 0,
          "bits": [ 15751 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3574.11-3574.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 16006, 16007, 16008, 16009 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3559.11-3559.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 16010, 16011, 16012, 16013, 16014, 16015, 16016, 16017 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3560.11-3560.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 16018, 16019, 16020, 16021, 16022, 16023, 16024, 16025 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3561.11-3561.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 16026, 16027, 16028, 16029, 16030, 16031, 16032, 16033, 16034, 16035, 16036, 16037 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3563.12-3563.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 16038, 16039, 16040, 16041, 16042, 16043, 16044, 16045, 16046, 16047, 16048, 16049, 16050, 16051, 16052, 16053 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3562.12-3562.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 16054, 16055, 16056, 16057, 16058, 16059, 16060, 16061, 16062, 16063, 16064, 16065, 16066, 16067, 16068, 16069, 16070, 16071, 16072, 16073, 16074, 16075, 16076, 16077, 16078, 16079, 16080, 16081, 16082, 16083, 16084, 16085 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1201.29-1201.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 15832, 15833, 15834, 15835, 15836, 15837, 15838, 15839, 15840, 15841, 15842, 15843, 15844, 15845, 15846, 15847, 15848, 15849, 15850, 15851 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1361.29-1361.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 15852, 15853, 15854, 15855 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3554.11-3554.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 15864, 15865, 15866, 15867, 15868, 15869, 15870, 15871 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3555.11-3555.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 15856, 15857, 15858, 15859, 15860, 15861, 15862, 15863 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3556.11-3556.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 15872, 15873, 15874, 15875, 15876, 15877, 15878, 15879, 15880, 15881, 15882, 15883, 15884, 15885, 15886, 15887 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3557.12-3557.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 15888, 15889, 15890, 15891, 15892, 15893, 15894, 15895, 15896, 15897, 15898, 15899, 15900, 15901, 15902, 15903 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3558.12-3558.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 16158, 16159, 16160, 16161 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3564.11-3564.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 16162, 16163, 16164, 16165, 16166, 16167, 16168, 16169 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3565.11-3565.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 16170, 16171, 16172, 16173, 16174, 16175, 16176, 16177 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3566.11-3566.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 16178, 16179, 16180, 16181, 16182, 16183, 16184, 16185, 16186, 16187, 16188, 16189, 16190, 16191, 16192, 16193 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3567.12-3567.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 16194, 16195, 16196, 16197, 16198, 16199, 16200, 16201, 16202, 16203, 16204, 16205, 16206, 16207, 16208, 16209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3568.12-3568.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 15956 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1013.6-1013.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 12518, 12519, 12520, 12521 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3569.11-3569.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 12530, 12531, 12532, 12533, 12534, 12535, 12536, 12537 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3570.11-3570.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 12522, 12523, 12524, 12525, 12526, 12527, 12528, 12529 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3571.11-3571.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 12538, 12539, 12540, 12541, 12542, 12543, 12544, 12545, 12546, 12547, 12548, 12549 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3573.12-3573.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 12550, 12551, 12552, 12553, 12554, 12555, 12556, 12557, 12558, 12559, 12560, 12561, 12562, 12563, 12564, 12565 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3572.12-3572.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_Co": {
          "hide_name": 0,
          "bits": [ 16005 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3759.11-3759.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 16260, 16261, 16262, 16263 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3744.11-3744.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 16264, 16265, 16266, 16267, 16268, 16269, 16270, 16271 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3745.11-3745.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 16272, 16273, 16274, 16275, 16276, 16277, 16278, 16279 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3746.11-3746.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 16280, 16281, 16282, 16283, 16284, 16285, 16286, 16287, 16288, 16289, 16290, 16291 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3748.12-3748.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 16292, 16293, 16294, 16295, 16296, 16297, 16298, 16299, 16300, 16301, 16302, 16303, 16304, 16305, 16306, 16307 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3747.12-3747.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 16308, 16309, 16310, 16311, 16312, 16313, 16314, 16315, 16316, 16317, 16318, 16319, 16320, 16321, 16322, 16323, 16324, 16325, 16326, 16327, 16328, 16329, 16330, 16331, 16332, 16333, 16334, 16335, 16336, 16337, 16338, 16339 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1211.29-1211.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 16086, 16087, 16088, 16089, 16090, 16091, 16092, 16093, 16094, 16095, 16096, 16097, 16098, 16099, 16100, 16101, 16102, 16103, 16104, 16105 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1371.29-1371.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 16106, 16107, 16108, 16109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3739.11-3739.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 16118, 16119, 16120, 16121, 16122, 16123, 16124, 16125 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3740.11-3740.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 16110, 16111, 16112, 16113, 16114, 16115, 16116, 16117 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3741.11-3741.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 16126, 16127, 16128, 16129, 16130, 16131, 16132, 16133, 16134, 16135, 16136, 16137, 16138, 16139, 16140, 16141 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3742.12-3742.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 16142, 16143, 16144, 16145, 16146, 16147, 16148, 16149, 16150, 16151, 16152, 16153, 16154, 16155, 16156, 16157 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3743.12-3743.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 16412, 16413, 16414, 16415 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3749.11-3749.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 16416, 16417, 16418, 16419, 16420, 16421, 16422, 16423 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3750.11-3750.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 16424, 16425, 16426, 16427, 16428, 16429, 16430, 16431 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3751.11-3751.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 16432, 16433, 16434, 16435, 16436, 16437, 16438, 16439, 16440, 16441, 16442, 16443, 16444, 16445, 16446, 16447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3752.12-3752.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 16448, 16449, 16450, 16451, 16452, 16453, 16454, 16455, 16456, 16457, 16458, 16459, 16460, 16461, 16462, 16463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3753.12-3753.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 16210 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1023.6-1023.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 12771, 12772, 12773, 12774 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3754.11-3754.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 12783, 12784, 12785, 12786, 12787, 12788, 12789, 12790 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3755.11-3755.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 12775, 12776, 12777, 12778, 12779, 12780, 12781, 12782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3756.11-3756.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 12791, 12792, 12793, 12794, 12795, 12796, 12797, 12798, 12799, 12800, 12801, 12802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3758.12-3758.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 12803, 12804, 12805, 12806, 12807, 12808, 12809, 12810, 12811, 12812, 12813, 12814, 12815, 12816, 12817, 12818 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3757.12-3757.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_Co": {
          "hide_name": 0,
          "bits": [ 16259 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3944.11-3944.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 16514, 16515, 16516, 16517 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3929.11-3929.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 16518, 16519, 16520, 16521, 16522, 16523, 16524, 16525 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3930.11-3930.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 16526, 16527, 16528, 16529, 16530, 16531, 16532, 16533 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3931.11-3931.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 16534, 16535, 16536, 16537, 16538, 16539, 16540, 16541, 16542, 16543, 16544, 16545 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3933.12-3933.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 16546, 16547, 16548, 16549, 16550, 16551, 16552, 16553, 16554, 16555, 16556, 16557, 16558, 16559, 16560, 16561 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3932.12-3932.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 16562, 16563, 16564, 16565, 16566, 16567, 16568, 16569, 16570, 16571, 16572, 16573, 16574, 16575, 16576, 16577, 16578, 16579, 16580, 16581, 16582, 16583, 16584, 16585, 16586, 16587, 16588, 16589, 16590, 16591, 16592, 16593 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1221.29-1221.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 16340, 16341, 16342, 16343, 16344, 16345, 16346, 16347, 16348, 16349, 16350, 16351, 16352, 16353, 16354, 16355, 16356, 16357, 16358, 16359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1381.29-1381.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 16360, 16361, 16362, 16363 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3924.11-3924.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 16372, 16373, 16374, 16375, 16376, 16377, 16378, 16379 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3925.11-3925.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 16364, 16365, 16366, 16367, 16368, 16369, 16370, 16371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3926.11-3926.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 16380, 16381, 16382, 16383, 16384, 16385, 16386, 16387, 16388, 16389, 16390, 16391, 16392, 16393, 16394, 16395 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3927.12-3927.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 16396, 16397, 16398, 16399, 16400, 16401, 16402, 16403, 16404, 16405, 16406, 16407, 16408, 16409, 16410, 16411 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3928.12-3928.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 16666, 16667, 16668, 16669 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3934.11-3934.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 16670, 16671, 16672, 16673, 16674, 16675, 16676, 16677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3935.11-3935.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 16678, 16679, 16680, 16681, 16682, 16683, 16684, 16685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3936.11-3936.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 16686, 16687, 16688, 16689, 16690, 16691, 16692, 16693, 16694, 16695, 16696, 16697, 16698, 16699, 16700, 16701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3937.12-3937.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 16702, 16703, 16704, 16705, 16706, 16707, 16708, 16709, 16710, 16711, 16712, 16713, 16714, 16715, 16716, 16717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3938.12-3938.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 16464 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1033.6-1033.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 13024, 13025, 13026, 13027 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3939.11-3939.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 13036, 13037, 13038, 13039, 13040, 13041, 13042, 13043 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3940.11-3940.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 13028, 13029, 13030, 13031, 13032, 13033, 13034, 13035 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3941.11-3941.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 13044, 13045, 13046, 13047, 13048, 13049, 13050, 13051, 13052, 13053, 13054, 13055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3943.12-3943.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 13056, 13057, 13058, 13059, 13060, 13061, 13062, 13063, 13064, 13065, 13066, 13067, 13068, 13069, 13070, 13071 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3942.12-3942.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_Co": {
          "hide_name": 0,
          "bits": [ 16513 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4064.11-4064.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 16594, 16595, 16596, 16597, 16598, 16599, 16600, 16601, 16602, 16603, 16604, 16605, 16606, 16607, 16608, 16609, 16610, 16611, 16612, 16613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1391.29-1391.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 16614, 16615, 16616, 16617 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4059.11-4059.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 16626, 16627, 16628, 16629, 16630, 16631, 16632, 16633 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4060.11-4060.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 16618, 16619, 16620, 16621, 16622, 16623, 16624, 16625 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4061.11-4061.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 16634, 16635, 16636, 16637, 16638, 16639, 16640, 16641, 16642, 16643, 16644, 16645, 16646, 16647, 16648, 16649 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4062.12-4062.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 16650, 16651, 16652, 16653, 16654, 16655, 16656, 16657, 16658, 16659, 16660, 16661, 16662, 16663, 16664, 16665 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4063.12-4063.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 16718 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1043.6-1043.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_Co": {
          "hide_name": 0,
          "bits": [ 15224 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1539.11-1539.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 16768, 16769, 16770, 16771 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1524.11-1524.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 16772, 16773, 16774, 16775, 16776, 16777, 16778, 16779 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1525.11-1525.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 16780, 16781, 16782, 16783, 16784, 16785, 16786, 16787 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1526.11-1526.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 16788, 16789, 16790, 16791, 16792, 16793, 16794, 16795, 16796, 16797, 16798, 16799 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1528.12-1528.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 16800, 16801, 16802, 16803, 16804, 16805, 16806, 16807, 16808, 16809, 16810, 16811, 16812, 16813, 16814, 16815 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1527.12-1527.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 16816, 16817, 16818, 16819, 16820, 16821, 16822, 16823, 16824, 16825, 16826, 16827, 16828, 16829, 16830, 16831, 16832, 16833, 16834, 16835, 16836, 16837, 16838, 16839, 16840, 16841, 16842, 16843, 16844, 16845, 16846, 16847 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1091.29-1091.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 15225, 15226, 15227, 15228, 15229, 15230, 15231, 15232, 15233, 15234, 15235, 15236, 15237, 15238, 15239, 15240, 15241, 15242, 15243, 15244 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1251.29-1251.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 15265, 15266, 15267, 15268 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1519.11-1519.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 15277, 15278, 15279, 15280, 15281, 15282, 15283, 15284 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1520.11-1520.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 15269, 15270, 15271, 15272, 15273, 15274, 15275, 15276 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1521.11-1521.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 15285, 15286, 15287, 15288, 15289, 15290, 15291, 15292, 15293, 15294, 15295, 15296, 15297, 15298, 15299, 15300 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1522.12-1522.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 15301, 15302, 15303, 15304, 15305, 15306, 15307, 15308, 15309, 15310, 15311, 15312, 15313, 15314, 15315, 15316 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1523.12-1523.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 16920, 16921, 16922, 16923 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1529.11-1529.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 16924, 16925, 16926, 16927, 16928, 16929, 16930, 16931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1530.11-1530.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 16932, 16933, 16934, 16935, 16936, 16937, 16938, 16939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1531.11-1531.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 16940, 16941, 16942, 16943, 16944, 16945, 16946, 16947, 16948, 16949, 16950, 16951, 16952, 16953, 16954, 16955 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1532.12-1532.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 16956, 16957, 16958, 16959, 16960, 16961, 16962, 16963, 16964, 16965, 16966, 16967, 16968, 16969, 16970, 16971 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1533.12-1533.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 15369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:903.6-903.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 13277, 13278, 13279, 13280 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1534.11-1534.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 13289, 13290, 13291, 13292, 13293, 13294, 13295, 13296 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1535.11-1535.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 13281, 13282, 13283, 13284, 13285, 13286, 13287, 13288 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1536.11-1536.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 13297, 13298, 13299, 13300, 13301, 13302, 13303, 13304, 13305, 13306, 13307, 13308 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1538.12-1538.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 13309, 13310, 13311, 13312, 13313, 13314, 13315, 13316, 13317, 13318, 13319, 13320, 13321, 13322, 13323, 13324 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1537.12-1537.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_Co": {
          "hide_name": 0,
          "bits": [ 16767 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1724.11-1724.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 17022, 17023, 17024, 17025 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1709.11-1709.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 17026, 17027, 17028, 17029, 17030, 17031, 17032, 17033 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1710.11-1710.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 17034, 17035, 17036, 17037, 17038, 17039, 17040, 17041 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1711.11-1711.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 17042, 17043, 17044, 17045, 17046, 17047, 17048, 17049, 17050, 17051, 17052, 17053 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1713.12-1713.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 17054, 17055, 17056, 17057, 17058, 17059, 17060, 17061, 17062, 17063, 17064, 17065, 17066, 17067, 17068, 17069 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1712.12-1712.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 17070, 17071, 17072, 17073, 17074, 17075, 17076, 17077, 17078, 17079, 17080, 17081, 17082, 17083, 17084, 17085, 17086, 17087, 17088, 17089, 17090, 17091, 17092, 17093, 17094, 17095, 17096, 17097, 17098, 17099, 17100, 17101 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1101.29-1101.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 16848, 16849, 16850, 16851, 16852, 16853, 16854, 16855, 16856, 16857, 16858, 16859, 16860, 16861, 16862, 16863, 16864, 16865, 16866, 16867 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1261.29-1261.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 16868, 16869, 16870, 16871 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1704.11-1704.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 16880, 16881, 16882, 16883, 16884, 16885, 16886, 16887 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1705.11-1705.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 16872, 16873, 16874, 16875, 16876, 16877, 16878, 16879 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1706.11-1706.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 16888, 16889, 16890, 16891, 16892, 16893, 16894, 16895, 16896, 16897, 16898, 16899, 16900, 16901, 16902, 16903 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1707.12-1707.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 16904, 16905, 16906, 16907, 16908, 16909, 16910, 16911, 16912, 16913, 16914, 16915, 16916, 16917, 16918, 16919 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1708.12-1708.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 17174, 17175, 17176, 17177 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1714.11-1714.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 17178, 17179, 17180, 17181, 17182, 17183, 17184, 17185 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1715.11-1715.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 17186, 17187, 17188, 17189, 17190, 17191, 17192, 17193 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1716.11-1716.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 17194, 17195, 17196, 17197, 17198, 17199, 17200, 17201, 17202, 17203, 17204, 17205, 17206, 17207, 17208, 17209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1717.12-1717.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 17210, 17211, 17212, 17213, 17214, 17215, 17216, 17217, 17218, 17219, 17220, 17221, 17222, 17223, 17224, 17225 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1718.12-1718.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 16972 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:913.6-913.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 13530, 13531, 13532, 13533 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1719.11-1719.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 13542, 13543, 13544, 13545, 13546, 13547, 13548, 13549 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1720.11-1720.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 13534, 13535, 13536, 13537, 13538, 13539, 13540, 13541 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1721.11-1721.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 13550, 13551, 13552, 13553, 13554, 13555, 13556, 13557, 13558, 13559, 13560, 13561 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1723.12-1723.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 13562, 13563, 13564, 13565, 13566, 13567, 13568, 13569, 13570, 13571, 13572, 13573, 13574, 13575, 13576, 13577 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1722.12-1722.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_Co": {
          "hide_name": 0,
          "bits": [ 17021 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1909.11-1909.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 17276, 17277, 17278, 17279 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1894.11-1894.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 17280, 17281, 17282, 17283, 17284, 17285, 17286, 17287 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1895.11-1895.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 17288, 17289, 17290, 17291, 17292, 17293, 17294, 17295 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1896.11-1896.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 17296, 17297, 17298, 17299, 17300, 17301, 17302, 17303, 17304, 17305, 17306, 17307 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1898.12-1898.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 17308, 17309, 17310, 17311, 17312, 17313, 17314, 17315, 17316, 17317, 17318, 17319, 17320, 17321, 17322, 17323 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1897.12-1897.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 17324, 17325, 17326, 17327, 17328, 17329, 17330, 17331, 17332, 17333, 17334, 17335, 17336, 17337, 17338, 17339, 17340, 17341, 17342, 17343, 17344, 17345, 17346, 17347, 17348, 17349, 17350, 17351, 17352, 17353, 17354, 17355 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1111.29-1111.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 17102, 17103, 17104, 17105, 17106, 17107, 17108, 17109, 17110, 17111, 17112, 17113, 17114, 17115, 17116, 17117, 17118, 17119, 17120, 17121 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1271.29-1271.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 17122, 17123, 17124, 17125 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1889.11-1889.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 17134, 17135, 17136, 17137, 17138, 17139, 17140, 17141 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1890.11-1890.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 17126, 17127, 17128, 17129, 17130, 17131, 17132, 17133 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1891.11-1891.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 17142, 17143, 17144, 17145, 17146, 17147, 17148, 17149, 17150, 17151, 17152, 17153, 17154, 17155, 17156, 17157 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1892.12-1892.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 17158, 17159, 17160, 17161, 17162, 17163, 17164, 17165, 17166, 17167, 17168, 17169, 17170, 17171, 17172, 17173 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1893.12-1893.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 17428, 17429, 17430, 17431 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1899.11-1899.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 17432, 17433, 17434, 17435, 17436, 17437, 17438, 17439 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1900.11-1900.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 17440, 17441, 17442, 17443, 17444, 17445, 17446, 17447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1901.11-1901.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 17448, 17449, 17450, 17451, 17452, 17453, 17454, 17455, 17456, 17457, 17458, 17459, 17460, 17461, 17462, 17463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1902.12-1902.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 17464, 17465, 17466, 17467, 17468, 17469, 17470, 17471, 17472, 17473, 17474, 17475, 17476, 17477, 17478, 17479 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1903.12-1903.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 17226 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:923.6-923.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 13783, 13784, 13785, 13786 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1904.11-1904.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 13795, 13796, 13797, 13798, 13799, 13800, 13801, 13802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1905.11-1905.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 13787, 13788, 13789, 13790, 13791, 13792, 13793, 13794 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1906.11-1906.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 13803, 13804, 13805, 13806, 13807, 13808, 13809, 13810, 13811, 13812, 13813, 13814 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1908.12-1908.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 13815, 13816, 13817, 13818, 13819, 13820, 13821, 13822, 13823, 13824, 13825, 13826, 13827, 13828, 13829, 13830 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1907.12-1907.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_Co": {
          "hide_name": 0,
          "bits": [ 17275 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2094.11-2094.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 17530, 17531, 17532, 17533 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2079.11-2079.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 17534, 17535, 17536, 17537, 17538, 17539, 17540, 17541 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2080.11-2080.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 17542, 17543, 17544, 17545, 17546, 17547, 17548, 17549 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2081.11-2081.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 17550, 17551, 17552, 17553, 17554, 17555, 17556, 17557, 17558, 17559, 17560, 17561 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2083.12-2083.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 17562, 17563, 17564, 17565, 17566, 17567, 17568, 17569, 17570, 17571, 17572, 17573, 17574, 17575, 17576, 17577 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2082.12-2082.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 17578, 17579, 17580, 17581, 17582, 17583, 17584, 17585, 17586, 17587, 17588, 17589, 17590, 17591, 17592, 17593, 17594, 17595, 17596, 17597, 17598, 17599, 17600, 17601, 17602, 17603, 17604, 17605, 17606, 17607, 17608, 17609 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1121.29-1121.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 17356, 17357, 17358, 17359, 17360, 17361, 17362, 17363, 17364, 17365, 17366, 17367, 17368, 17369, 17370, 17371, 17372, 17373, 17374, 17375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1281.29-1281.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 17376, 17377, 17378, 17379 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2074.11-2074.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 17388, 17389, 17390, 17391, 17392, 17393, 17394, 17395 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2075.11-2075.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 17380, 17381, 17382, 17383, 17384, 17385, 17386, 17387 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2076.11-2076.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 17396, 17397, 17398, 17399, 17400, 17401, 17402, 17403, 17404, 17405, 17406, 17407, 17408, 17409, 17410, 17411 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2077.12-2077.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 17412, 17413, 17414, 17415, 17416, 17417, 17418, 17419, 17420, 17421, 17422, 17423, 17424, 17425, 17426, 17427 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2078.12-2078.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 17682, 17683, 17684, 17685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2084.11-2084.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 17686, 17687, 17688, 17689, 17690, 17691, 17692, 17693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2085.11-2085.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 17694, 17695, 17696, 17697, 17698, 17699, 17700, 17701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2086.11-2086.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 17702, 17703, 17704, 17705, 17706, 17707, 17708, 17709, 17710, 17711, 17712, 17713, 17714, 17715, 17716, 17717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2087.12-2087.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 17718, 17719, 17720, 17721, 17722, 17723, 17724, 17725, 17726, 17727, 17728, 17729, 17730, 17731, 17732, 17733 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2088.12-2088.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 17480 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:933.6-933.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 14036, 14037, 14038, 14039 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2089.11-2089.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 14048, 14049, 14050, 14051, 14052, 14053, 14054, 14055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2090.11-2090.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 14040, 14041, 14042, 14043, 14044, 14045, 14046, 14047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2091.11-2091.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 14056, 14057, 14058, 14059, 14060, 14061, 14062, 14063, 14064, 14065, 14066, 14067 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2093.12-2093.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 14068, 14069, 14070, 14071, 14072, 14073, 14074, 14075, 14076, 14077, 14078, 14079, 14080, 14081, 14082, 14083 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2092.12-2092.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_Co": {
          "hide_name": 0,
          "bits": [ 17529 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2279.11-2279.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 17784, 17785, 17786, 17787 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2264.11-2264.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 17788, 17789, 17790, 17791, 17792, 17793, 17794, 17795 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2265.11-2265.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 17796, 17797, 17798, 17799, 17800, 17801, 17802, 17803 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2266.11-2266.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 17804, 17805, 17806, 17807, 17808, 17809, 17810, 17811, 17812, 17813, 17814, 17815 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2268.12-2268.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 17816, 17817, 17818, 17819, 17820, 17821, 17822, 17823, 17824, 17825, 17826, 17827, 17828, 17829, 17830, 17831 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2267.12-2267.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 17832, 17833, 17834, 17835, 17836, 17837, 17838, 17839, 17840, 17841, 17842, 17843, 17844, 17845, 17846, 17847, 17848, 17849, 17850, 17851, 17852, 17853, 17854, 17855, 17856, 17857, 17858, 17859, 17860, 17861, 17862, 17863 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1131.29-1131.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 17610, 17611, 17612, 17613, 17614, 17615, 17616, 17617, 17618, 17619, 17620, 17621, 17622, 17623, 17624, 17625, 17626, 17627, 17628, 17629 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1291.29-1291.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 17630, 17631, 17632, 17633 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2259.11-2259.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 17642, 17643, 17644, 17645, 17646, 17647, 17648, 17649 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2260.11-2260.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 17634, 17635, 17636, 17637, 17638, 17639, 17640, 17641 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2261.11-2261.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 17650, 17651, 17652, 17653, 17654, 17655, 17656, 17657, 17658, 17659, 17660, 17661, 17662, 17663, 17664, 17665 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2262.12-2262.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 17666, 17667, 17668, 17669, 17670, 17671, 17672, 17673, 17674, 17675, 17676, 17677, 17678, 17679, 17680, 17681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2263.12-2263.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 17936, 17937, 17938, 17939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2269.11-2269.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 17940, 17941, 17942, 17943, 17944, 17945, 17946, 17947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2270.11-2270.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 17948, 17949, 17950, 17951, 17952, 17953, 17954, 17955 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2271.11-2271.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 17956, 17957, 17958, 17959, 17960, 17961, 17962, 17963, 17964, 17965, 17966, 17967, 17968, 17969, 17970, 17971 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2272.12-2272.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 17972, 17973, 17974, 17975, 17976, 17977, 17978, 17979, 17980, 17981, 17982, 17983, 17984, 17985, 17986, 17987 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2273.12-2273.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 17734 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:943.6-943.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 14289, 14290, 14291, 14292 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2274.11-2274.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 14301, 14302, 14303, 14304, 14305, 14306, 14307, 14308 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2275.11-2275.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 14293, 14294, 14295, 14296, 14297, 14298, 14299, 14300 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2276.11-2276.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 14309, 14310, 14311, 14312, 14313, 14314, 14315, 14316, 14317, 14318, 14319, 14320 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2278.12-2278.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 14321, 14322, 14323, 14324, 14325, 14326, 14327, 14328, 14329, 14330, 14331, 14332, 14333, 14334, 14335, 14336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2277.12-2277.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_Co": {
          "hide_name": 0,
          "bits": [ 17783 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2464.11-2464.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 18038, 18039, 18040, 18041 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2449.11-2449.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 18042, 18043, 18044, 18045, 18046, 18047, 18048, 18049 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2450.11-2450.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 18050, 18051, 18052, 18053, 18054, 18055, 18056, 18057 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2451.11-2451.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 18058, 18059, 18060, 18061, 18062, 18063, 18064, 18065, 18066, 18067, 18068, 18069 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2453.12-2453.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 18070, 18071, 18072, 18073, 18074, 18075, 18076, 18077, 18078, 18079, 18080, 18081, 18082, 18083, 18084, 18085 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2452.12-2452.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 18086, 18087, 18088, 18089, 18090, 18091, 18092, 18093, 18094, 18095, 18096, 18097, 18098, 18099, 18100, 18101, 18102, 18103, 18104, 18105, 18106, 18107, 18108, 18109, 18110, 18111, 18112, 18113, 18114, 18115, 18116, 18117 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1141.29-1141.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 17864, 17865, 17866, 17867, 17868, 17869, 17870, 17871, 17872, 17873, 17874, 17875, 17876, 17877, 17878, 17879, 17880, 17881, 17882, 17883 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1301.29-1301.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 17884, 17885, 17886, 17887 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2444.11-2444.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 17896, 17897, 17898, 17899, 17900, 17901, 17902, 17903 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2445.11-2445.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 17888, 17889, 17890, 17891, 17892, 17893, 17894, 17895 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2446.11-2446.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 17904, 17905, 17906, 17907, 17908, 17909, 17910, 17911, 17912, 17913, 17914, 17915, 17916, 17917, 17918, 17919 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2447.12-2447.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 17920, 17921, 17922, 17923, 17924, 17925, 17926, 17927, 17928, 17929, 17930, 17931, 17932, 17933, 17934, 17935 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2448.12-2448.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 18190, 18191, 18192, 18193 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2454.11-2454.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 18194, 18195, 18196, 18197, 18198, 18199, 18200, 18201 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2455.11-2455.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 18202, 18203, 18204, 18205, 18206, 18207, 18208, 18209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2456.11-2456.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 18210, 18211, 18212, 18213, 18214, 18215, 18216, 18217, 18218, 18219, 18220, 18221, 18222, 18223, 18224, 18225 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2457.12-2457.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 18226, 18227, 18228, 18229, 18230, 18231, 18232, 18233, 18234, 18235, 18236, 18237, 18238, 18239, 18240, 18241 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2458.12-2458.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 17988 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:953.6-953.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 14542, 14543, 14544, 14545 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2459.11-2459.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 14554, 14555, 14556, 14557, 14558, 14559, 14560, 14561 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2460.11-2460.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 14546, 14547, 14548, 14549, 14550, 14551, 14552, 14553 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2461.11-2461.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 14562, 14563, 14564, 14565, 14566, 14567, 14568, 14569, 14570, 14571, 14572, 14573 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2463.12-2463.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 14574, 14575, 14576, 14577, 14578, 14579, 14580, 14581, 14582, 14583, 14584, 14585, 14586, 14587, 14588, 14589 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2462.12-2462.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_Co": {
          "hide_name": 0,
          "bits": [ 18037 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2649.11-2649.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 18292, 18293, 18294, 18295 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2634.11-2634.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 18296, 18297, 18298, 18299, 18300, 18301, 18302, 18303 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2635.11-2635.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 18304, 18305, 18306, 18307, 18308, 18309, 18310, 18311 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2636.11-2636.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 18312, 18313, 18314, 18315, 18316, 18317, 18318, 18319, 18320, 18321, 18322, 18323 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2638.12-2638.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 18324, 18325, 18326, 18327, 18328, 18329, 18330, 18331, 18332, 18333, 18334, 18335, 18336, 18337, 18338, 18339 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2637.12-2637.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 18340, 18341, 18342, 18343, 18344, 18345, 18346, 18347, 18348, 18349, 18350, 18351, 18352, 18353, 18354, 18355, 18356, 18357, 18358, 18359, 18360, 18361, 18362, 18363, 18364, 18365, 18366, 18367, 18368, 18369, 18370, 18371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1151.29-1151.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 18118, 18119, 18120, 18121, 18122, 18123, 18124, 18125, 18126, 18127, 18128, 18129, 18130, 18131, 18132, 18133, 18134, 18135, 18136, 18137 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1311.29-1311.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 18138, 18139, 18140, 18141 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2629.11-2629.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 18150, 18151, 18152, 18153, 18154, 18155, 18156, 18157 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2630.11-2630.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 18142, 18143, 18144, 18145, 18146, 18147, 18148, 18149 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2631.11-2631.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 18158, 18159, 18160, 18161, 18162, 18163, 18164, 18165, 18166, 18167, 18168, 18169, 18170, 18171, 18172, 18173 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2632.12-2632.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 18174, 18175, 18176, 18177, 18178, 18179, 18180, 18181, 18182, 18183, 18184, 18185, 18186, 18187, 18188, 18189 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2633.12-2633.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 18444, 18445, 18446, 18447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2639.11-2639.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 18448, 18449, 18450, 18451, 18452, 18453, 18454, 18455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2640.11-2640.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 18456, 18457, 18458, 18459, 18460, 18461, 18462, 18463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2641.11-2641.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 18464, 18465, 18466, 18467, 18468, 18469, 18470, 18471, 18472, 18473, 18474, 18475, 18476, 18477, 18478, 18479 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2642.12-2642.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 18480, 18481, 18482, 18483, 18484, 18485, 18486, 18487, 18488, 18489, 18490, 18491, 18492, 18493, 18494, 18495 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2643.12-2643.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 18242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:963.6-963.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 14795, 14796, 14797, 14798 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2644.11-2644.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 14807, 14808, 14809, 14810, 14811, 14812, 14813, 14814 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2645.11-2645.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 14799, 14800, 14801, 14802, 14803, 14804, 14805, 14806 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2646.11-2646.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 14815, 14816, 14817, 14818, 14819, 14820, 14821, 14822, 14823, 14824, 14825, 14826 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2648.12-2648.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 14827, 14828, 14829, 14830, 14831, 14832, 14833, 14834, 14835, 14836, 14837, 14838, 14839, 14840, 14841, 14842 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2647.12-2647.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_Co": {
          "hide_name": 0,
          "bits": [ 18291 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2834.11-2834.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 18546, 18547, 18548, 18549 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2819.11-2819.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 18550, 18551, 18552, 18553, 18554, 18555, 18556, 18557 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2820.11-2820.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 18558, 18559, 18560, 18561, 18562, 18563, 18564, 18565 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2821.11-2821.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 18566, 18567, 18568, 18569, 18570, 18571, 18572, 18573, 18574, 18575, 18576, 18577 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2823.12-2823.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 18578, 18579, 18580, 18581, 18582, 18583, 18584, 18585, 18586, 18587, 18588, 18589, 18590, 18591, 18592, 18593 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2822.12-2822.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 18594, 18595, 18596, 18597, 18598, 18599, 18600, 18601, 18602, 18603, 18604, 18605, 18606, 18607, 18608, 18609, 18610, 18611, 18612, 18613, 18614, 18615, 18616, 18617, 18618, 18619, 18620, 18621, 18622, 18623, 18624, 18625 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1161.29-1161.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 18372, 18373, 18374, 18375, 18376, 18377, 18378, 18379, 18380, 18381, 18382, 18383, 18384, 18385, 18386, 18387, 18388, 18389, 18390, 18391 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1321.29-1321.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 18392, 18393, 18394, 18395 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2814.11-2814.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 18404, 18405, 18406, 18407, 18408, 18409, 18410, 18411 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2815.11-2815.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 18396, 18397, 18398, 18399, 18400, 18401, 18402, 18403 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2816.11-2816.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 18412, 18413, 18414, 18415, 18416, 18417, 18418, 18419, 18420, 18421, 18422, 18423, 18424, 18425, 18426, 18427 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2817.12-2817.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 18428, 18429, 18430, 18431, 18432, 18433, 18434, 18435, 18436, 18437, 18438, 18439, 18440, 18441, 18442, 18443 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2818.12-2818.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 18698, 18699, 18700, 18701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2824.11-2824.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 18702, 18703, 18704, 18705, 18706, 18707, 18708, 18709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2825.11-2825.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 18710, 18711, 18712, 18713, 18714, 18715, 18716, 18717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2826.11-2826.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 18718, 18719, 18720, 18721, 18722, 18723, 18724, 18725, 18726, 18727, 18728, 18729, 18730, 18731, 18732, 18733 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2827.12-2827.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 18734, 18735, 18736, 18737, 18738, 18739, 18740, 18741, 18742, 18743, 18744, 18745, 18746, 18747, 18748, 18749 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2828.12-2828.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 18496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:973.6-973.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 15048, 15049, 15050, 15051 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2829.11-2829.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 15060, 15061, 15062, 15063, 15064, 15065, 15066, 15067 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2830.11-2830.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 15052, 15053, 15054, 15055, 15056, 15057, 15058, 15059 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2831.11-2831.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 15068, 15069, 15070, 15071, 15072, 15073, 15074, 15075, 15076, 15077, 15078, 15079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2833.12-2833.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 15080, 15081, 15082, 15083, 15084, 15085, 15086, 15087, 15088, 15089, 15090, 15091, 15092, 15093, 15094, 15095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2832.12-2832.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_Co": {
          "hide_name": 0,
          "bits": [ 18545 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3019.11-3019.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 18799, 18800, 18801, 18802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3004.11-3004.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 18803, 18804, 18805, 18806, 18807, 18808, 18809, 18810 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3005.11-3005.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 18811, 18812, 18813, 18814, 18815, 18816, 18817, 18818 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3006.11-3006.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 18819, 18820, 18821, 18822, 18823, 18824, 18825, 18826, 18827, 18828, 18829, 18830 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3008.12-3008.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 18831, 18832, 18833, 18834, 18835, 18836, 18837, 18838, 18839, 18840, 18841, 18842, 18843, 18844, 18845, 18846 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3007.12-3007.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 18847, 18848, 18849, 18850, 18851, 18852, 18853, 18854, 18855, 18856, 18857, 18858, 18859, 18860, 18861, 18862, 18863, 18864, 18865, 18866, 18867, 18868, 18869, 18870, 18871, 18872, 18873, 18874, 18875, 18876, 18877, 18878 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1171.29-1171.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 18626, 18627, 18628, 18629, 18630, 18631, 18632, 18633, 18634, 18635, 18636, 18637, 18638, 18639, 18640, 18641, 18642, 18643, 18644, 18645 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1331.29-1331.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 18646, 18647, 18648, 18649 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2999.11-2999.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 18658, 18659, 18660, 18661, 18662, 18663, 18664, 18665 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3000.11-3000.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 18650, 18651, 18652, 18653, 18654, 18655, 18656, 18657 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3001.11-3001.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 18666, 18667, 18668, 18669, 18670, 18671, 18672, 18673, 18674, 18675, 18676, 18677, 18678, 18679, 18680, 18681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3002.12-3002.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 18682, 18683, 18684, 18685, 18686, 18687, 18688, 18689, 18690, 18691, 18692, 18693, 18694, 18695, 18696, 18697 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3003.12-3003.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 15601, 15602, 15603, 15604 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3009.11-3009.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 15629, 15630, 15631, 15632, 15633, 15634, 15635, 15636 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3010.11-3010.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 15621, 15622, 15623, 15624, 15625, 15626, 15627, 15628 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3011.11-3011.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 15653, 15654, 15655, 15656, 15657, 15658, 15659, 15660, 15661, 15662, 15663, 15664, 15665, 15666, 15667, 15668 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3012.12-3012.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 15685, 15686, 15687, 15688, 15689, 15690, 15691, 15692, 15693, 15694, 15695, 15696, 15697, 15698, 15699, 15700 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3013.12-3013.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 18750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:983.6-983.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 15176, 15177, 15178, 15179 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3014.11-3014.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 15188, 15189, 15190, 15191, 15192, 15193, 15194, 15195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3015.11-3015.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 15180, 15181, 15182, 15183, 15184, 15185, 15186, 15187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3016.11-3016.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 15196, 15197, 15198, 15199, 15200, 15201, 15202, 15203, 15204, 15205, 15206, 15207 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3018.12-3018.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 15208, 15209, 15210, 15211, 15212, 15213, 15214, 15215, 15216, 15217, 15218, 15219, 15220, 15221, 15222, 15223 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3017.12-3017.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X4_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X4_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1071.29-1071.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 18948, 18949, 18950, 18951, 18952, 18953, 18954, 18955, 18956, 18957, 18958, 18959, 18960, 18961, 18962, 18963, 18964, 18965, 18966, 18967 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1242.29-1242.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 19020, 19021, 19022, 19023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1428.11-1428.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 19024, 19025, 19026, 19027, 19028, 19029, 19030, 19031 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1429.11-1429.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 19032, 19033, 19034, 19035, 19036, 19037, 19038, 19039 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1430.11-1430.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 19040, 19041, 19042, 19043, 19044, 19045, 19046, 19047, 19048, 19049, 19050, 19051, 19052, 19053, 19054, 19055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1431.12-1431.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 19056, 19057, 19058, 19059, 19060, 19061, 19062, 19063, 19064, 19065, 19066, 19067, 19068, 19069, 19070, 19071 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1432.12-1432.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 19073 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:894.6-894.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_Co": {
          "hide_name": 0,
          "bits": [ 19075 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3225.11-3225.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 19076, 19077, 19078, 19079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3210.11-3210.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 19080, 19081, 19082, 19083, 19084, 19085, 19086, 19087 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3211.11-3211.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 19088, 19089, 19090, 19091, 19092, 19093, 19094, 19095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3212.11-3212.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 19096, 19097, 19098, 19099, 19100, 19101, 19102, 19103, 19104, 19105, 19106, 19107 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3214.12-3214.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 19108, 19109, 19110, 19111, 19112, 19113, 19114, 19115, 19116, 19117, 19118, 19119, 19120, 19121, 19122, 19123 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3213.12-3213.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 19124, 19125, 19126, 19127, 19128, 19129, 19130, 19131, 19132, 19133, 19134, 19135, 19136, 19137, 19138, 19139, 19140, 19141, 19142, 19143, 19144, 19145, 19146, 19147, 19148, 19149, 19150, 19151, 19152, 19153, 19154, 19155 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1182.29-1182.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 19176, 19177, 19178, 19179, 19180, 19181, 19182, 19183, 19184, 19185, 19186, 19187, 19188, 19189, 19190, 19191, 19192, 19193, 19194, 19195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1342.29-1342.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 19196, 19197, 19198, 19199 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3205.11-3205.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 19204, 19205, 19206, 19207, 19208, 19209, 19210, 19211 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3206.11-3206.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 19212, 19213, 19214, 19215, 19216, 19217, 19218, 19219 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3207.11-3207.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 19236, 19237, 19238, 19239, 19240, 19241, 19242, 19243, 19244, 19245, 19246, 19247, 19248, 19249, 19250, 19251 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3208.12-3208.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 19268, 19269, 19270, 19271, 19272, 19273, 19274, 19275, 19276, 19277, 19278, 19279, 19280, 19281, 19282, 19283 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3209.12-3209.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 19300, 19301, 19302, 19303 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3215.11-3215.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 19308, 19309, 19310, 19311, 19312, 19313, 19314, 19315 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3216.11-3216.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 19316, 19317, 19318, 19319, 19320, 19321, 19322, 19323 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3217.11-3217.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 19340, 19341, 19342, 19343, 19344, 19345, 19346, 19347, 19348, 19349, 19350, 19351, 19352, 19353, 19354, 19355 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3218.12-3218.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 19372, 19373, 19374, 19375, 19376, 19377, 19378, 19379, 19380, 19381, 19382, 19383, 19384, 19385, 19386, 19387 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3219.12-3219.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 19405 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:994.6-994.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 15703, 15704, 15705, 15706 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3220.11-3220.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 15715, 15716, 15717, 15718, 15719, 15720, 15721, 15722 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3221.11-3221.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 15707, 15708, 15709, 15710, 15711, 15712, 15713, 15714 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3222.11-3222.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 15723, 15724, 15725, 15726, 15727, 15728, 15729, 15730, 15731, 15732, 15733, 15734 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3224.12-3224.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 15735, 15736, 15737, 15738, 15739, 15740, 15741, 15742, 15743, 15744, 15745, 15746, 15747, 15748, 15749, 15750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3223.12-3223.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_Co": {
          "hide_name": 0,
          "bits": [ 19074 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3410.11-3410.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 19455, 19456, 19457, 19458 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3395.11-3395.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 19459, 19460, 19461, 19462, 19463, 19464, 19465, 19466 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3396.11-3396.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 19467, 19468, 19469, 19470, 19471, 19472, 19473, 19474 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3397.11-3397.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 19475, 19476, 19477, 19478, 19479, 19480, 19481, 19482, 19483, 19484, 19485, 19486 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3399.12-3399.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 19487, 19488, 19489, 19490, 19491, 19492, 19493, 19494, 19495, 19496, 19497, 19498, 19499, 19500, 19501, 19502 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3398.12-3398.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 19503, 19504, 19505, 19506, 19507, 19508, 19509, 19510, 19511, 19512, 19513, 19514, 19515, 19516, 19517, 19518, 19519, 19520, 19521, 19522, 19523, 19524, 19525, 19526, 19527, 19528, 19529, 19530, 19531, 19532, 19533, 19534 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1192.29-1192.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 19156, 19157, 19158, 19159, 19160, 19161, 19162, 19163, 19164, 19165, 19166, 19167, 19168, 19169, 19170, 19171, 19172, 19173, 19174, 19175 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1352.29-1352.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 19200, 19201, 19202, 19203 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3390.11-3390.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 19228, 19229, 19230, 19231, 19232, 19233, 19234, 19235 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3391.11-3391.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 19220, 19221, 19222, 19223, 19224, 19225, 19226, 19227 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3392.11-3392.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 19252, 19253, 19254, 19255, 19256, 19257, 19258, 19259, 19260, 19261, 19262, 19263, 19264, 19265, 19266, 19267 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3393.12-3393.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 19284, 19285, 19286, 19287, 19288, 19289, 19290, 19291, 19292, 19293, 19294, 19295, 19296, 19297, 19298, 19299 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3394.12-3394.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 19607, 19608, 19609, 19610 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3400.11-3400.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 19611, 19612, 19613, 19614, 19615, 19616, 19617, 19618 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3401.11-3401.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 19619, 19620, 19621, 19622, 19623, 19624, 19625, 19626 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3402.11-3402.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 19627, 19628, 19629, 19630, 19631, 19632, 19633, 19634, 19635, 19636, 19637, 19638, 19639, 19640, 19641, 19642 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3403.12-3403.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 19643, 19644, 19645, 19646, 19647, 19648, 19649, 19650, 19651, 19652, 19653, 19654, 19655, 19656, 19657, 19658 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3404.12-3404.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 19404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1004.6-1004.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 15957, 15958, 15959, 15960 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3405.11-3405.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 15969, 15970, 15971, 15972, 15973, 15974, 15975, 15976 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3406.11-3406.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 15961, 15962, 15963, 15964, 15965, 15966, 15967, 15968 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3407.11-3407.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 15977, 15978, 15979, 15980, 15981, 15982, 15983, 15984, 15985, 15986, 15987, 15988 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3409.12-3409.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 15989, 15990, 15991, 15992, 15993, 15994, 15995, 15996, 15997, 15998, 15999, 16000, 16001, 16002, 16003, 16004 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3408.12-3408.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_Co": {
          "hide_name": 0,
          "bits": [ 19454 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3595.11-3595.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 19709, 19710, 19711, 19712 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3580.11-3580.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 19713, 19714, 19715, 19716, 19717, 19718, 19719, 19720 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3581.11-3581.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 19721, 19722, 19723, 19724, 19725, 19726, 19727, 19728 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3582.11-3582.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 19729, 19730, 19731, 19732, 19733, 19734, 19735, 19736, 19737, 19738, 19739, 19740 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3584.12-3584.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 19741, 19742, 19743, 19744, 19745, 19746, 19747, 19748, 19749, 19750, 19751, 19752, 19753, 19754, 19755, 19756 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3583.12-3583.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 19757, 19758, 19759, 19760, 19761, 19762, 19763, 19764, 19765, 19766, 19767, 19768, 19769, 19770, 19771, 19772, 19773, 19774, 19775, 19776, 19777, 19778, 19779, 19780, 19781, 19782, 19783, 19784, 19785, 19786, 19787, 19788 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1202.29-1202.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 19535, 19536, 19537, 19538, 19539, 19540, 19541, 19542, 19543, 19544, 19545, 19546, 19547, 19548, 19549, 19550, 19551, 19552, 19553, 19554 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1362.29-1362.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 19555, 19556, 19557, 19558 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3575.11-3575.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 19567, 19568, 19569, 19570, 19571, 19572, 19573, 19574 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3576.11-3576.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 19559, 19560, 19561, 19562, 19563, 19564, 19565, 19566 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3577.11-3577.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 19575, 19576, 19577, 19578, 19579, 19580, 19581, 19582, 19583, 19584, 19585, 19586, 19587, 19588, 19589, 19590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3578.12-3578.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 19591, 19592, 19593, 19594, 19595, 19596, 19597, 19598, 19599, 19600, 19601, 19602, 19603, 19604, 19605, 19606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3579.12-3579.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 19861, 19862, 19863, 19864 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3585.11-3585.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 19865, 19866, 19867, 19868, 19869, 19870, 19871, 19872 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3586.11-3586.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 19873, 19874, 19875, 19876, 19877, 19878, 19879, 19880 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3587.11-3587.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 19881, 19882, 19883, 19884, 19885, 19886, 19887, 19888, 19889, 19890, 19891, 19892, 19893, 19894, 19895, 19896 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3588.12-3588.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 19897, 19898, 19899, 19900, 19901, 19902, 19903, 19904, 19905, 19906, 19907, 19908, 19909, 19910, 19911, 19912 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3589.12-3589.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 19659 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1014.6-1014.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 16211, 16212, 16213, 16214 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3590.11-3590.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 16223, 16224, 16225, 16226, 16227, 16228, 16229, 16230 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3591.11-3591.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 16215, 16216, 16217, 16218, 16219, 16220, 16221, 16222 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3592.11-3592.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 16231, 16232, 16233, 16234, 16235, 16236, 16237, 16238, 16239, 16240, 16241, 16242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3594.12-3594.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 16243, 16244, 16245, 16246, 16247, 16248, 16249, 16250, 16251, 16252, 16253, 16254, 16255, 16256, 16257, 16258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3593.12-3593.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_Co": {
          "hide_name": 0,
          "bits": [ 19708 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3780.11-3780.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 19963, 19964, 19965, 19966 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3765.11-3765.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 19967, 19968, 19969, 19970, 19971, 19972, 19973, 19974 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3766.11-3766.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 19975, 19976, 19977, 19978, 19979, 19980, 19981, 19982 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3767.11-3767.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 19983, 19984, 19985, 19986, 19987, 19988, 19989, 19990, 19991, 19992, 19993, 19994 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3769.12-3769.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 19995, 19996, 19997, 19998, 19999, 20000, 20001, 20002, 20003, 20004, 20005, 20006, 20007, 20008, 20009, 20010 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3768.12-3768.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 20011, 20012, 20013, 20014, 20015, 20016, 20017, 20018, 20019, 20020, 20021, 20022, 20023, 20024, 20025, 20026, 20027, 20028, 20029, 20030, 20031, 20032, 20033, 20034, 20035, 20036, 20037, 20038, 20039, 20040, 20041, 20042 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1212.29-1212.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 19789, 19790, 19791, 19792, 19793, 19794, 19795, 19796, 19797, 19798, 19799, 19800, 19801, 19802, 19803, 19804, 19805, 19806, 19807, 19808 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1372.29-1372.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 19809, 19810, 19811, 19812 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3760.11-3760.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 19821, 19822, 19823, 19824, 19825, 19826, 19827, 19828 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3761.11-3761.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 19813, 19814, 19815, 19816, 19817, 19818, 19819, 19820 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3762.11-3762.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 19829, 19830, 19831, 19832, 19833, 19834, 19835, 19836, 19837, 19838, 19839, 19840, 19841, 19842, 19843, 19844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3763.12-3763.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 19845, 19846, 19847, 19848, 19849, 19850, 19851, 19852, 19853, 19854, 19855, 19856, 19857, 19858, 19859, 19860 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3764.12-3764.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 20115, 20116, 20117, 20118 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3770.11-3770.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 20119, 20120, 20121, 20122, 20123, 20124, 20125, 20126 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3771.11-3771.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 20127, 20128, 20129, 20130, 20131, 20132, 20133, 20134 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3772.11-3772.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 20135, 20136, 20137, 20138, 20139, 20140, 20141, 20142, 20143, 20144, 20145, 20146, 20147, 20148, 20149, 20150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3773.12-3773.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 20151, 20152, 20153, 20154, 20155, 20156, 20157, 20158, 20159, 20160, 20161, 20162, 20163, 20164, 20165, 20166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3774.12-3774.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 19913 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1024.6-1024.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 16465, 16466, 16467, 16468 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3775.11-3775.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 16477, 16478, 16479, 16480, 16481, 16482, 16483, 16484 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3776.11-3776.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 16469, 16470, 16471, 16472, 16473, 16474, 16475, 16476 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3777.11-3777.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 16485, 16486, 16487, 16488, 16489, 16490, 16491, 16492, 16493, 16494, 16495, 16496 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3779.12-3779.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 16497, 16498, 16499, 16500, 16501, 16502, 16503, 16504, 16505, 16506, 16507, 16508, 16509, 16510, 16511, 16512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3778.12-3778.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_Co": {
          "hide_name": 0,
          "bits": [ 19962 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3965.11-3965.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 20217, 20218, 20219, 20220 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3950.11-3950.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 20221, 20222, 20223, 20224, 20225, 20226, 20227, 20228 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3951.11-3951.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 20229, 20230, 20231, 20232, 20233, 20234, 20235, 20236 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3952.11-3952.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 20237, 20238, 20239, 20240, 20241, 20242, 20243, 20244, 20245, 20246, 20247, 20248 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3954.12-3954.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 20249, 20250, 20251, 20252, 20253, 20254, 20255, 20256, 20257, 20258, 20259, 20260, 20261, 20262, 20263, 20264 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3953.12-3953.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 20265, 20266, 20267, 20268, 20269, 20270, 20271, 20272, 20273, 20274, 20275, 20276, 20277, 20278, 20279, 20280, 20281, 20282, 20283, 20284, 20285, 20286, 20287, 20288, 20289, 20290, 20291, 20292, 20293, 20294, 20295, 20296 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1222.29-1222.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 20043, 20044, 20045, 20046, 20047, 20048, 20049, 20050, 20051, 20052, 20053, 20054, 20055, 20056, 20057, 20058, 20059, 20060, 20061, 20062 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1382.29-1382.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 20063, 20064, 20065, 20066 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3945.11-3945.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 20075, 20076, 20077, 20078, 20079, 20080, 20081, 20082 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3946.11-3946.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 20067, 20068, 20069, 20070, 20071, 20072, 20073, 20074 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3947.11-3947.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 20083, 20084, 20085, 20086, 20087, 20088, 20089, 20090, 20091, 20092, 20093, 20094, 20095, 20096, 20097, 20098 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3948.12-3948.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 20099, 20100, 20101, 20102, 20103, 20104, 20105, 20106, 20107, 20108, 20109, 20110, 20111, 20112, 20113, 20114 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3949.12-3949.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 20369, 20370, 20371, 20372 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3955.11-3955.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 20373, 20374, 20375, 20376, 20377, 20378, 20379, 20380 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3956.11-3956.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 20381, 20382, 20383, 20384, 20385, 20386, 20387, 20388 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3957.11-3957.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 20389, 20390, 20391, 20392, 20393, 20394, 20395, 20396, 20397, 20398, 20399, 20400, 20401, 20402, 20403, 20404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3958.12-3958.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 20405, 20406, 20407, 20408, 20409, 20410, 20411, 20412, 20413, 20414, 20415, 20416, 20417, 20418, 20419, 20420 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3959.12-3959.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 20167 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1034.6-1034.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 16719, 16720, 16721, 16722 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3960.11-3960.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 16731, 16732, 16733, 16734, 16735, 16736, 16737, 16738 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3961.11-3961.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 16723, 16724, 16725, 16726, 16727, 16728, 16729, 16730 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3962.11-3962.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 16739, 16740, 16741, 16742, 16743, 16744, 16745, 16746, 16747, 16748, 16749, 16750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3964.12-3964.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 16751, 16752, 16753, 16754, 16755, 16756, 16757, 16758, 16759, 16760, 16761, 16762, 16763, 16764, 16765, 16766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3963.12-3963.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_Co": {
          "hide_name": 0,
          "bits": [ 20216 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4070.11-4070.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 20297, 20298, 20299, 20300, 20301, 20302, 20303, 20304, 20305, 20306, 20307, 20308, 20309, 20310, 20311, 20312, 20313, 20314, 20315, 20316 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1392.29-1392.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 20317, 20318, 20319, 20320 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4065.11-4065.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 20329, 20330, 20331, 20332, 20333, 20334, 20335, 20336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4066.11-4066.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 20321, 20322, 20323, 20324, 20325, 20326, 20327, 20328 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4067.11-4067.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 20337, 20338, 20339, 20340, 20341, 20342, 20343, 20344, 20345, 20346, 20347, 20348, 20349, 20350, 20351, 20352 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4068.12-4068.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 20353, 20354, 20355, 20356, 20357, 20358, 20359, 20360, 20361, 20362, 20363, 20364, 20365, 20366, 20367, 20368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4069.12-4069.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 20421 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1044.6-1044.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_Co": {
          "hide_name": 0,
          "bits": [ 18927 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1560.11-1560.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 20471, 20472, 20473, 20474 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1545.11-1545.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 20475, 20476, 20477, 20478, 20479, 20480, 20481, 20482 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1546.11-1546.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 20483, 20484, 20485, 20486, 20487, 20488, 20489, 20490 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1547.11-1547.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 20491, 20492, 20493, 20494, 20495, 20496, 20497, 20498, 20499, 20500, 20501, 20502 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1549.12-1549.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 20503, 20504, 20505, 20506, 20507, 20508, 20509, 20510, 20511, 20512, 20513, 20514, 20515, 20516, 20517, 20518 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1548.12-1548.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 20519, 20520, 20521, 20522, 20523, 20524, 20525, 20526, 20527, 20528, 20529, 20530, 20531, 20532, 20533, 20534, 20535, 20536, 20537, 20538, 20539, 20540, 20541, 20542, 20543, 20544, 20545, 20546, 20547, 20548, 20549, 20550 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1092.29-1092.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 18928, 18929, 18930, 18931, 18932, 18933, 18934, 18935, 18936, 18937, 18938, 18939, 18940, 18941, 18942, 18943, 18944, 18945, 18946, 18947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1252.29-1252.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 18968, 18969, 18970, 18971 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1540.11-1540.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 18980, 18981, 18982, 18983, 18984, 18985, 18986, 18987 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1541.11-1541.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 18972, 18973, 18974, 18975, 18976, 18977, 18978, 18979 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1542.11-1542.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 18988, 18989, 18990, 18991, 18992, 18993, 18994, 18995, 18996, 18997, 18998, 18999, 19000, 19001, 19002, 19003 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1543.12-1543.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 19004, 19005, 19006, 19007, 19008, 19009, 19010, 19011, 19012, 19013, 19014, 19015, 19016, 19017, 19018, 19019 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1544.12-1544.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 20623, 20624, 20625, 20626 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1550.11-1550.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 20627, 20628, 20629, 20630, 20631, 20632, 20633, 20634 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1551.11-1551.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 20635, 20636, 20637, 20638, 20639, 20640, 20641, 20642 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1552.11-1552.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 20643, 20644, 20645, 20646, 20647, 20648, 20649, 20650, 20651, 20652, 20653, 20654, 20655, 20656, 20657, 20658 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1553.12-1553.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 20659, 20660, 20661, 20662, 20663, 20664, 20665, 20666, 20667, 20668, 20669, 20670, 20671, 20672, 20673, 20674 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1554.12-1554.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 19072 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:904.6-904.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 16973, 16974, 16975, 16976 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1555.11-1555.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 16985, 16986, 16987, 16988, 16989, 16990, 16991, 16992 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1556.11-1556.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 16977, 16978, 16979, 16980, 16981, 16982, 16983, 16984 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1557.11-1557.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 16993, 16994, 16995, 16996, 16997, 16998, 16999, 17000, 17001, 17002, 17003, 17004 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1559.12-1559.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 17005, 17006, 17007, 17008, 17009, 17010, 17011, 17012, 17013, 17014, 17015, 17016, 17017, 17018, 17019, 17020 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1558.12-1558.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_Co": {
          "hide_name": 0,
          "bits": [ 20470 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1745.11-1745.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 20725, 20726, 20727, 20728 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1730.11-1730.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 20729, 20730, 20731, 20732, 20733, 20734, 20735, 20736 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1731.11-1731.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 20737, 20738, 20739, 20740, 20741, 20742, 20743, 20744 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1732.11-1732.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 20745, 20746, 20747, 20748, 20749, 20750, 20751, 20752, 20753, 20754, 20755, 20756 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1734.12-1734.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 20757, 20758, 20759, 20760, 20761, 20762, 20763, 20764, 20765, 20766, 20767, 20768, 20769, 20770, 20771, 20772 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1733.12-1733.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 20773, 20774, 20775, 20776, 20777, 20778, 20779, 20780, 20781, 20782, 20783, 20784, 20785, 20786, 20787, 20788, 20789, 20790, 20791, 20792, 20793, 20794, 20795, 20796, 20797, 20798, 20799, 20800, 20801, 20802, 20803, 20804 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1102.29-1102.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 20551, 20552, 20553, 20554, 20555, 20556, 20557, 20558, 20559, 20560, 20561, 20562, 20563, 20564, 20565, 20566, 20567, 20568, 20569, 20570 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1262.29-1262.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 20571, 20572, 20573, 20574 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1725.11-1725.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 20583, 20584, 20585, 20586, 20587, 20588, 20589, 20590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1726.11-1726.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 20575, 20576, 20577, 20578, 20579, 20580, 20581, 20582 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1727.11-1727.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 20591, 20592, 20593, 20594, 20595, 20596, 20597, 20598, 20599, 20600, 20601, 20602, 20603, 20604, 20605, 20606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1728.12-1728.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 20607, 20608, 20609, 20610, 20611, 20612, 20613, 20614, 20615, 20616, 20617, 20618, 20619, 20620, 20621, 20622 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1729.12-1729.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 20877, 20878, 20879, 20880 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1735.11-1735.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 20881, 20882, 20883, 20884, 20885, 20886, 20887, 20888 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1736.11-1736.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 20889, 20890, 20891, 20892, 20893, 20894, 20895, 20896 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1737.11-1737.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 20897, 20898, 20899, 20900, 20901, 20902, 20903, 20904, 20905, 20906, 20907, 20908, 20909, 20910, 20911, 20912 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1738.12-1738.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 20913, 20914, 20915, 20916, 20917, 20918, 20919, 20920, 20921, 20922, 20923, 20924, 20925, 20926, 20927, 20928 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1739.12-1739.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 20675 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:914.6-914.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 17227, 17228, 17229, 17230 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1740.11-1740.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 17239, 17240, 17241, 17242, 17243, 17244, 17245, 17246 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1741.11-1741.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 17231, 17232, 17233, 17234, 17235, 17236, 17237, 17238 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1742.11-1742.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 17247, 17248, 17249, 17250, 17251, 17252, 17253, 17254, 17255, 17256, 17257, 17258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1744.12-1744.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 17259, 17260, 17261, 17262, 17263, 17264, 17265, 17266, 17267, 17268, 17269, 17270, 17271, 17272, 17273, 17274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1743.12-1743.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_Co": {
          "hide_name": 0,
          "bits": [ 20724 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1930.11-1930.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 20979, 20980, 20981, 20982 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1915.11-1915.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 20983, 20984, 20985, 20986, 20987, 20988, 20989, 20990 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1916.11-1916.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 20991, 20992, 20993, 20994, 20995, 20996, 20997, 20998 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1917.11-1917.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 20999, 21000, 21001, 21002, 21003, 21004, 21005, 21006, 21007, 21008, 21009, 21010 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1919.12-1919.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 21011, 21012, 21013, 21014, 21015, 21016, 21017, 21018, 21019, 21020, 21021, 21022, 21023, 21024, 21025, 21026 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1918.12-1918.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 21027, 21028, 21029, 21030, 21031, 21032, 21033, 21034, 21035, 21036, 21037, 21038, 21039, 21040, 21041, 21042, 21043, 21044, 21045, 21046, 21047, 21048, 21049, 21050, 21051, 21052, 21053, 21054, 21055, 21056, 21057, 21058 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1112.29-1112.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 20805, 20806, 20807, 20808, 20809, 20810, 20811, 20812, 20813, 20814, 20815, 20816, 20817, 20818, 20819, 20820, 20821, 20822, 20823, 20824 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1272.29-1272.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 20825, 20826, 20827, 20828 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1910.11-1910.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 20837, 20838, 20839, 20840, 20841, 20842, 20843, 20844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1911.11-1911.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 20829, 20830, 20831, 20832, 20833, 20834, 20835, 20836 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1912.11-1912.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 20845, 20846, 20847, 20848, 20849, 20850, 20851, 20852, 20853, 20854, 20855, 20856, 20857, 20858, 20859, 20860 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1913.12-1913.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 20861, 20862, 20863, 20864, 20865, 20866, 20867, 20868, 20869, 20870, 20871, 20872, 20873, 20874, 20875, 20876 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1914.12-1914.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 21131, 21132, 21133, 21134 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1920.11-1920.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 21135, 21136, 21137, 21138, 21139, 21140, 21141, 21142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1921.11-1921.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 21143, 21144, 21145, 21146, 21147, 21148, 21149, 21150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1922.11-1922.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 21151, 21152, 21153, 21154, 21155, 21156, 21157, 21158, 21159, 21160, 21161, 21162, 21163, 21164, 21165, 21166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1923.12-1923.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 21167, 21168, 21169, 21170, 21171, 21172, 21173, 21174, 21175, 21176, 21177, 21178, 21179, 21180, 21181, 21182 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1924.12-1924.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 20929 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:924.6-924.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 17481, 17482, 17483, 17484 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1925.11-1925.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 17493, 17494, 17495, 17496, 17497, 17498, 17499, 17500 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1926.11-1926.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 17485, 17486, 17487, 17488, 17489, 17490, 17491, 17492 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1927.11-1927.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 17501, 17502, 17503, 17504, 17505, 17506, 17507, 17508, 17509, 17510, 17511, 17512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1929.12-1929.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 17513, 17514, 17515, 17516, 17517, 17518, 17519, 17520, 17521, 17522, 17523, 17524, 17525, 17526, 17527, 17528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1928.12-1928.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_Co": {
          "hide_name": 0,
          "bits": [ 20978 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2115.11-2115.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 21233, 21234, 21235, 21236 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2100.11-2100.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 21237, 21238, 21239, 21240, 21241, 21242, 21243, 21244 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2101.11-2101.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 21245, 21246, 21247, 21248, 21249, 21250, 21251, 21252 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2102.11-2102.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 21253, 21254, 21255, 21256, 21257, 21258, 21259, 21260, 21261, 21262, 21263, 21264 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2104.12-2104.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 21265, 21266, 21267, 21268, 21269, 21270, 21271, 21272, 21273, 21274, 21275, 21276, 21277, 21278, 21279, 21280 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2103.12-2103.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 21281, 21282, 21283, 21284, 21285, 21286, 21287, 21288, 21289, 21290, 21291, 21292, 21293, 21294, 21295, 21296, 21297, 21298, 21299, 21300, 21301, 21302, 21303, 21304, 21305, 21306, 21307, 21308, 21309, 21310, 21311, 21312 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1122.29-1122.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 21059, 21060, 21061, 21062, 21063, 21064, 21065, 21066, 21067, 21068, 21069, 21070, 21071, 21072, 21073, 21074, 21075, 21076, 21077, 21078 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1282.29-1282.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 21079, 21080, 21081, 21082 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2095.11-2095.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 21091, 21092, 21093, 21094, 21095, 21096, 21097, 21098 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2096.11-2096.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 21083, 21084, 21085, 21086, 21087, 21088, 21089, 21090 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2097.11-2097.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 21099, 21100, 21101, 21102, 21103, 21104, 21105, 21106, 21107, 21108, 21109, 21110, 21111, 21112, 21113, 21114 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2098.12-2098.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 21115, 21116, 21117, 21118, 21119, 21120, 21121, 21122, 21123, 21124, 21125, 21126, 21127, 21128, 21129, 21130 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2099.12-2099.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 21385, 21386, 21387, 21388 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2105.11-2105.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 21389, 21390, 21391, 21392, 21393, 21394, 21395, 21396 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2106.11-2106.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 21397, 21398, 21399, 21400, 21401, 21402, 21403, 21404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2107.11-2107.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 21405, 21406, 21407, 21408, 21409, 21410, 21411, 21412, 21413, 21414, 21415, 21416, 21417, 21418, 21419, 21420 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2108.12-2108.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 21421, 21422, 21423, 21424, 21425, 21426, 21427, 21428, 21429, 21430, 21431, 21432, 21433, 21434, 21435, 21436 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2109.12-2109.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 21183 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:934.6-934.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 17735, 17736, 17737, 17738 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2110.11-2110.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 17747, 17748, 17749, 17750, 17751, 17752, 17753, 17754 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2111.11-2111.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 17739, 17740, 17741, 17742, 17743, 17744, 17745, 17746 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2112.11-2112.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 17755, 17756, 17757, 17758, 17759, 17760, 17761, 17762, 17763, 17764, 17765, 17766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2114.12-2114.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 17767, 17768, 17769, 17770, 17771, 17772, 17773, 17774, 17775, 17776, 17777, 17778, 17779, 17780, 17781, 17782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2113.12-2113.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_Co": {
          "hide_name": 0,
          "bits": [ 21232 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2300.11-2300.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 21487, 21488, 21489, 21490 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2285.11-2285.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 21491, 21492, 21493, 21494, 21495, 21496, 21497, 21498 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2286.11-2286.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 21499, 21500, 21501, 21502, 21503, 21504, 21505, 21506 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2287.11-2287.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 21507, 21508, 21509, 21510, 21511, 21512, 21513, 21514, 21515, 21516, 21517, 21518 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2289.12-2289.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 21519, 21520, 21521, 21522, 21523, 21524, 21525, 21526, 21527, 21528, 21529, 21530, 21531, 21532, 21533, 21534 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2288.12-2288.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 21535, 21536, 21537, 21538, 21539, 21540, 21541, 21542, 21543, 21544, 21545, 21546, 21547, 21548, 21549, 21550, 21551, 21552, 21553, 21554, 21555, 21556, 21557, 21558, 21559, 21560, 21561, 21562, 21563, 21564, 21565, 21566 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1132.29-1132.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 21313, 21314, 21315, 21316, 21317, 21318, 21319, 21320, 21321, 21322, 21323, 21324, 21325, 21326, 21327, 21328, 21329, 21330, 21331, 21332 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1292.29-1292.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 21333, 21334, 21335, 21336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2280.11-2280.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 21345, 21346, 21347, 21348, 21349, 21350, 21351, 21352 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2281.11-2281.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 21337, 21338, 21339, 21340, 21341, 21342, 21343, 21344 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2282.11-2282.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 21353, 21354, 21355, 21356, 21357, 21358, 21359, 21360, 21361, 21362, 21363, 21364, 21365, 21366, 21367, 21368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2283.12-2283.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 21369, 21370, 21371, 21372, 21373, 21374, 21375, 21376, 21377, 21378, 21379, 21380, 21381, 21382, 21383, 21384 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2284.12-2284.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 21639, 21640, 21641, 21642 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2290.11-2290.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 21643, 21644, 21645, 21646, 21647, 21648, 21649, 21650 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2291.11-2291.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 21651, 21652, 21653, 21654, 21655, 21656, 21657, 21658 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2292.11-2292.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 21659, 21660, 21661, 21662, 21663, 21664, 21665, 21666, 21667, 21668, 21669, 21670, 21671, 21672, 21673, 21674 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2293.12-2293.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 21675, 21676, 21677, 21678, 21679, 21680, 21681, 21682, 21683, 21684, 21685, 21686, 21687, 21688, 21689, 21690 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2294.12-2294.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 21437 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:944.6-944.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 17989, 17990, 17991, 17992 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2295.11-2295.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 18001, 18002, 18003, 18004, 18005, 18006, 18007, 18008 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2296.11-2296.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 17993, 17994, 17995, 17996, 17997, 17998, 17999, 18000 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2297.11-2297.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 18009, 18010, 18011, 18012, 18013, 18014, 18015, 18016, 18017, 18018, 18019, 18020 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2299.12-2299.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 18021, 18022, 18023, 18024, 18025, 18026, 18027, 18028, 18029, 18030, 18031, 18032, 18033, 18034, 18035, 18036 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2298.12-2298.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_Co": {
          "hide_name": 0,
          "bits": [ 21486 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2485.11-2485.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 21741, 21742, 21743, 21744 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2470.11-2470.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 21745, 21746, 21747, 21748, 21749, 21750, 21751, 21752 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2471.11-2471.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 21753, 21754, 21755, 21756, 21757, 21758, 21759, 21760 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2472.11-2472.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 21761, 21762, 21763, 21764, 21765, 21766, 21767, 21768, 21769, 21770, 21771, 21772 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2474.12-2474.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 21773, 21774, 21775, 21776, 21777, 21778, 21779, 21780, 21781, 21782, 21783, 21784, 21785, 21786, 21787, 21788 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2473.12-2473.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 21789, 21790, 21791, 21792, 21793, 21794, 21795, 21796, 21797, 21798, 21799, 21800, 21801, 21802, 21803, 21804, 21805, 21806, 21807, 21808, 21809, 21810, 21811, 21812, 21813, 21814, 21815, 21816, 21817, 21818, 21819, 21820 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1142.29-1142.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 21567, 21568, 21569, 21570, 21571, 21572, 21573, 21574, 21575, 21576, 21577, 21578, 21579, 21580, 21581, 21582, 21583, 21584, 21585, 21586 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1302.29-1302.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 21587, 21588, 21589, 21590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2465.11-2465.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 21599, 21600, 21601, 21602, 21603, 21604, 21605, 21606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2466.11-2466.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 21591, 21592, 21593, 21594, 21595, 21596, 21597, 21598 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2467.11-2467.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 21607, 21608, 21609, 21610, 21611, 21612, 21613, 21614, 21615, 21616, 21617, 21618, 21619, 21620, 21621, 21622 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2468.12-2468.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 21623, 21624, 21625, 21626, 21627, 21628, 21629, 21630, 21631, 21632, 21633, 21634, 21635, 21636, 21637, 21638 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2469.12-2469.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 21893, 21894, 21895, 21896 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2475.11-2475.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 21897, 21898, 21899, 21900, 21901, 21902, 21903, 21904 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2476.11-2476.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 21905, 21906, 21907, 21908, 21909, 21910, 21911, 21912 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2477.11-2477.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 21913, 21914, 21915, 21916, 21917, 21918, 21919, 21920, 21921, 21922, 21923, 21924, 21925, 21926, 21927, 21928 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2478.12-2478.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 21929, 21930, 21931, 21932, 21933, 21934, 21935, 21936, 21937, 21938, 21939, 21940, 21941, 21942, 21943, 21944 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2479.12-2479.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 21691 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:954.6-954.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 18243, 18244, 18245, 18246 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2480.11-2480.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 18255, 18256, 18257, 18258, 18259, 18260, 18261, 18262 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2481.11-2481.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 18247, 18248, 18249, 18250, 18251, 18252, 18253, 18254 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2482.11-2482.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 18263, 18264, 18265, 18266, 18267, 18268, 18269, 18270, 18271, 18272, 18273, 18274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2484.12-2484.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 18275, 18276, 18277, 18278, 18279, 18280, 18281, 18282, 18283, 18284, 18285, 18286, 18287, 18288, 18289, 18290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2483.12-2483.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_Co": {
          "hide_name": 0,
          "bits": [ 21740 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2670.11-2670.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 21995, 21996, 21997, 21998 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2655.11-2655.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 21999, 22000, 22001, 22002, 22003, 22004, 22005, 22006 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2656.11-2656.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 22007, 22008, 22009, 22010, 22011, 22012, 22013, 22014 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2657.11-2657.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 22015, 22016, 22017, 22018, 22019, 22020, 22021, 22022, 22023, 22024, 22025, 22026 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2659.12-2659.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 22027, 22028, 22029, 22030, 22031, 22032, 22033, 22034, 22035, 22036, 22037, 22038, 22039, 22040, 22041, 22042 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2658.12-2658.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 22043, 22044, 22045, 22046, 22047, 22048, 22049, 22050, 22051, 22052, 22053, 22054, 22055, 22056, 22057, 22058, 22059, 22060, 22061, 22062, 22063, 22064, 22065, 22066, 22067, 22068, 22069, 22070, 22071, 22072, 22073, 22074 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1152.29-1152.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 21821, 21822, 21823, 21824, 21825, 21826, 21827, 21828, 21829, 21830, 21831, 21832, 21833, 21834, 21835, 21836, 21837, 21838, 21839, 21840 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1312.29-1312.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 21841, 21842, 21843, 21844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2650.11-2650.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 21853, 21854, 21855, 21856, 21857, 21858, 21859, 21860 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2651.11-2651.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 21845, 21846, 21847, 21848, 21849, 21850, 21851, 21852 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2652.11-2652.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 21861, 21862, 21863, 21864, 21865, 21866, 21867, 21868, 21869, 21870, 21871, 21872, 21873, 21874, 21875, 21876 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2653.12-2653.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 21877, 21878, 21879, 21880, 21881, 21882, 21883, 21884, 21885, 21886, 21887, 21888, 21889, 21890, 21891, 21892 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2654.12-2654.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 22147, 22148, 22149, 22150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2660.11-2660.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 22151, 22152, 22153, 22154, 22155, 22156, 22157, 22158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2661.11-2661.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 22159, 22160, 22161, 22162, 22163, 22164, 22165, 22166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2662.11-2662.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 22167, 22168, 22169, 22170, 22171, 22172, 22173, 22174, 22175, 22176, 22177, 22178, 22179, 22180, 22181, 22182 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2663.12-2663.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 22183, 22184, 22185, 22186, 22187, 22188, 22189, 22190, 22191, 22192, 22193, 22194, 22195, 22196, 22197, 22198 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2664.12-2664.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 21945 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:964.6-964.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 18497, 18498, 18499, 18500 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2665.11-2665.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 18509, 18510, 18511, 18512, 18513, 18514, 18515, 18516 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2666.11-2666.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 18501, 18502, 18503, 18504, 18505, 18506, 18507, 18508 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2667.11-2667.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 18517, 18518, 18519, 18520, 18521, 18522, 18523, 18524, 18525, 18526, 18527, 18528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2669.12-2669.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 18529, 18530, 18531, 18532, 18533, 18534, 18535, 18536, 18537, 18538, 18539, 18540, 18541, 18542, 18543, 18544 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2668.12-2668.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_Co": {
          "hide_name": 0,
          "bits": [ 21994 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2855.11-2855.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 22249, 22250, 22251, 22252 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2840.11-2840.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 22253, 22254, 22255, 22256, 22257, 22258, 22259, 22260 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2841.11-2841.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 22261, 22262, 22263, 22264, 22265, 22266, 22267, 22268 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2842.11-2842.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 22269, 22270, 22271, 22272, 22273, 22274, 22275, 22276, 22277, 22278, 22279, 22280 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2844.12-2844.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 22281, 22282, 22283, 22284, 22285, 22286, 22287, 22288, 22289, 22290, 22291, 22292, 22293, 22294, 22295, 22296 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2843.12-2843.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 22297, 22298, 22299, 22300, 22301, 22302, 22303, 22304, 22305, 22306, 22307, 22308, 22309, 22310, 22311, 22312, 22313, 22314, 22315, 22316, 22317, 22318, 22319, 22320, 22321, 22322, 22323, 22324, 22325, 22326, 22327, 22328 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1162.29-1162.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 22075, 22076, 22077, 22078, 22079, 22080, 22081, 22082, 22083, 22084, 22085, 22086, 22087, 22088, 22089, 22090, 22091, 22092, 22093, 22094 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1322.29-1322.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 22095, 22096, 22097, 22098 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2835.11-2835.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 22107, 22108, 22109, 22110, 22111, 22112, 22113, 22114 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2836.11-2836.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 22099, 22100, 22101, 22102, 22103, 22104, 22105, 22106 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2837.11-2837.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 22115, 22116, 22117, 22118, 22119, 22120, 22121, 22122, 22123, 22124, 22125, 22126, 22127, 22128, 22129, 22130 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2838.12-2838.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 22131, 22132, 22133, 22134, 22135, 22136, 22137, 22138, 22139, 22140, 22141, 22142, 22143, 22144, 22145, 22146 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2839.12-2839.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 22401, 22402, 22403, 22404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2845.11-2845.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 22405, 22406, 22407, 22408, 22409, 22410, 22411, 22412 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2846.11-2846.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 22413, 22414, 22415, 22416, 22417, 22418, 22419, 22420 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2847.11-2847.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 22421, 22422, 22423, 22424, 22425, 22426, 22427, 22428, 22429, 22430, 22431, 22432, 22433, 22434, 22435, 22436 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2848.12-2848.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 22437, 22438, 22439, 22440, 22441, 22442, 22443, 22444, 22445, 22446, 22447, 22448, 22449, 22450, 22451, 22452 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2849.12-2849.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 22199 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:974.6-974.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 18751, 18752, 18753, 18754 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2850.11-2850.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 18763, 18764, 18765, 18766, 18767, 18768, 18769, 18770 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2851.11-2851.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 18755, 18756, 18757, 18758, 18759, 18760, 18761, 18762 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2852.11-2852.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 18771, 18772, 18773, 18774, 18775, 18776, 18777, 18778, 18779, 18780, 18781, 18782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2854.12-2854.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 18783, 18784, 18785, 18786, 18787, 18788, 18789, 18790, 18791, 18792, 18793, 18794, 18795, 18796, 18797, 18798 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2853.12-2853.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_Co": {
          "hide_name": 0,
          "bits": [ 22248 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3040.11-3040.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 22502, 22503, 22504, 22505 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3025.11-3025.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 22506, 22507, 22508, 22509, 22510, 22511, 22512, 22513 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3026.11-3026.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 22514, 22515, 22516, 22517, 22518, 22519, 22520, 22521 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3027.11-3027.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 22522, 22523, 22524, 22525, 22526, 22527, 22528, 22529, 22530, 22531, 22532, 22533 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3029.12-3029.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 22534, 22535, 22536, 22537, 22538, 22539, 22540, 22541, 22542, 22543, 22544, 22545, 22546, 22547, 22548, 22549 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3028.12-3028.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 22550, 22551, 22552, 22553, 22554, 22555, 22556, 22557, 22558, 22559, 22560, 22561, 22562, 22563, 22564, 22565, 22566, 22567, 22568, 22569, 22570, 22571, 22572, 22573, 22574, 22575, 22576, 22577, 22578, 22579, 22580, 22581 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1172.29-1172.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 22329, 22330, 22331, 22332, 22333, 22334, 22335, 22336, 22337, 22338, 22339, 22340, 22341, 22342, 22343, 22344, 22345, 22346, 22347, 22348 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1332.29-1332.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 22349, 22350, 22351, 22352 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3020.11-3020.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 22361, 22362, 22363, 22364, 22365, 22366, 22367, 22368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3021.11-3021.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 22353, 22354, 22355, 22356, 22357, 22358, 22359, 22360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3022.11-3022.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 22369, 22370, 22371, 22372, 22373, 22374, 22375, 22376, 22377, 22378, 22379, 22380, 22381, 22382, 22383, 22384 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3023.12-3023.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 22385, 22386, 22387, 22388, 22389, 22390, 22391, 22392, 22393, 22394, 22395, 22396, 22397, 22398, 22399, 22400 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3024.12-3024.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 19304, 19305, 19306, 19307 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3030.11-3030.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 19332, 19333, 19334, 19335, 19336, 19337, 19338, 19339 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3031.11-3031.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 19324, 19325, 19326, 19327, 19328, 19329, 19330, 19331 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3032.11-3032.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 19356, 19357, 19358, 19359, 19360, 19361, 19362, 19363, 19364, 19365, 19366, 19367, 19368, 19369, 19370, 19371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3033.12-3033.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 19388, 19389, 19390, 19391, 19392, 19393, 19394, 19395, 19396, 19397, 19398, 19399, 19400, 19401, 19402, 19403 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3034.12-3034.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 22453 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:984.6-984.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 18879, 18880, 18881, 18882 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3035.11-3035.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 18891, 18892, 18893, 18894, 18895, 18896, 18897, 18898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3036.11-3036.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 18883, 18884, 18885, 18886, 18887, 18888, 18889, 18890 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3037.11-3037.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 18899, 18900, 18901, 18902, 18903, 18904, 18905, 18906, 18907, 18908, 18909, 18910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3039.12-3039.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 18911, 18912, 18913, 18914, 18915, 18916, 18917, 18918, 18919, 18920, 18921, 18922, 18923, 18924, 18925, 18926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3038.12-3038.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X5_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X5_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1072.29-1072.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 22650, 22651, 22652, 22653, 22654, 22655, 22656, 22657, 22658, 22659, 22660, 22661, 22662, 22663, 22664, 22665, 22666, 22667, 22668, 22669 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1243.29-1243.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 22722, 22723, 22724, 22725 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1433.11-1433.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 22726, 22727, 22728, 22729, 22730, 22731, 22732, 22733 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1434.11-1434.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 22734, 22735, 22736, 22737, 22738, 22739, 22740, 22741 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1435.11-1435.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 22742, 22743, 22744, 22745, 22746, 22747, 22748, 22749, 22750, 22751, 22752, 22753, 22754, 22755, 22756, 22757 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1436.12-1436.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 22758, 22759, 22760, 22761, 22762, 22763, 22764, 22765, 22766, 22767, 22768, 22769, 22770, 22771, 22772, 22773 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1437.12-1437.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 22775 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:895.6-895.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 25315, 25316, 25317, 25318 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3231.11-3231.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 25319, 25320, 25321, 25322, 25323, 25324, 25325, 25326 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3232.11-3232.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 25327, 25328, 25329, 25330, 25331, 25332, 25333, 25334 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3233.11-3233.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 25335, 25336, 25337, 25338, 25339, 25340, 25341, 25342, 25343, 25344, 25345, 25346 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3235.12-3235.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 25347, 25348, 25349, 25350, 25351, 25352, 25353, 25354, 25355, 25356, 25357, 25358, 25359, 25360, 25361, 25362 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3234.12-3234.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 25363, 25364, 25365, 25366, 25367, 25368, 25369, 25370, 25371, 25372, 25373, 25374, 25375, 25376, 25377, 25378, 25379, 25380, 25381, 25382, 25383, 25384, 25385, 25386, 25387, 25388, 25389, 25390, 25391, 25392, 25393, 25394 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1183.29-1183.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 22928, 22929, 22930, 22931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3236.11-3236.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 22940, 22941, 22942, 22943, 22944, 22945, 22946, 22947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3237.11-3237.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 22932, 22933, 22934, 22935, 22936, 22937, 22938, 22939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3238.11-3238.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 22948, 22949, 22950, 22951, 22952, 22953, 22954, 22955, 22956, 22957, 22958, 22959, 22960, 22961, 22962, 22963 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3239.12-3239.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 22964, 22965, 22966, 22967, 22968, 22969, 22970, 22971, 22972, 22973, 22974, 22975, 22976, 22977, 22978, 22979 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3240.12-3240.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 19406, 19407, 19408, 19409 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3241.11-3241.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 19418, 19419, 19420, 19421, 19422, 19423, 19424, 19425 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3242.11-3242.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 19410, 19411, 19412, 19413, 19414, 19415, 19416, 19417 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3243.11-3243.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 19426, 19427, 19428, 19429, 19430, 19431, 19432, 19433, 19434, 19435, 19436, 19437 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3245.12-3245.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 19438, 19439, 19440, 19441, 19442, 19443, 19444, 19445, 19446, 19447, 19448, 19449, 19450, 19451, 19452, 19453 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3244.12-3244.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 22776, 22777, 22778, 22779 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3416.11-3416.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 22780, 22781, 22782, 22783, 22784, 22785, 22786, 22787 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3417.11-3417.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 22788, 22789, 22790, 22791, 22792, 22793, 22794, 22795 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3418.11-3418.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 22796, 22797, 22798, 22799, 22800, 22801, 22802, 22803, 22804, 22805, 22806, 22807 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3420.12-3420.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 22808, 22809, 22810, 22811, 22812, 22813, 22814, 22815, 22816, 22817, 22818, 22819, 22820, 22821, 22822, 22823 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3419.12-3419.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 22824, 22825, 22826, 22827, 22828, 22829, 22830, 22831, 22832, 22833, 22834, 22835, 22836, 22837, 22838, 22839, 22840, 22841, 22842, 22843, 22844, 22845, 22846, 22847, 22848, 22849, 22850, 22851, 22852, 22853, 22854, 22855 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1193.29-1193.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 22856, 22857, 22858, 22859, 22860, 22861, 22862, 22863, 22864, 22865, 22866, 22867, 22868, 22869, 22870, 22871, 22872, 22873, 22874, 22875 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1353.29-1353.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 22876, 22877, 22878, 22879 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3411.11-3411.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 22880, 22881, 22882, 22883, 22884, 22885, 22886, 22887 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3412.11-3412.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 22888, 22889, 22890, 22891, 22892, 22893, 22894, 22895 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3413.11-3413.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 22896, 22897, 22898, 22899, 22900, 22901, 22902, 22903, 22904, 22905, 22906, 22907, 22908, 22909, 22910, 22911 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3414.12-3414.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 22912, 22913, 22914, 22915, 22916, 22917, 22918, 22919, 22920, 22921, 22922, 22923, 22924, 22925, 22926, 22927 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3415.12-3415.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 22980 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1005.6-1005.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 19660, 19661, 19662, 19663 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3426.11-3426.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 19672, 19673, 19674, 19675, 19676, 19677, 19678, 19679 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3427.11-3427.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 19664, 19665, 19666, 19667, 19668, 19669, 19670, 19671 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3428.11-3428.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 19680, 19681, 19682, 19683, 19684, 19685, 19686, 19687, 19688, 19689, 19690, 19691 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3430.12-3430.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 19692, 19693, 19694, 19695, 19696, 19697, 19698, 19699, 19700, 19701, 19702, 19703, 19704, 19705, 19706, 19707 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3429.12-3429.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 23029, 23030, 23031, 23032 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3601.11-3601.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 23033, 23034, 23035, 23036, 23037, 23038, 23039, 23040 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3602.11-3602.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 23041, 23042, 23043, 23044, 23045, 23046, 23047, 23048 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3603.11-3603.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 23049, 23050, 23051, 23052, 23053, 23054, 23055, 23056, 23057, 23058, 23059, 23060 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3605.12-3605.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 23061, 23062, 23063, 23064, 23065, 23066, 23067, 23068, 23069, 23070, 23071, 23072, 23073, 23074, 23075, 23076 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3604.12-3604.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 23077, 23078, 23079, 23080, 23081, 23082, 23083, 23084, 23085, 23086, 23087, 23088, 23089, 23090, 23091, 23092, 23093, 23094, 23095, 23096, 23097, 23098, 23099, 23100, 23101, 23102, 23103, 23104, 23105, 23106, 23107, 23108 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1203.29-1203.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 23181, 23182, 23183, 23184 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3606.11-3606.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 23185, 23186, 23187, 23188, 23189, 23190, 23191, 23192 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3607.11-3607.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 23193, 23194, 23195, 23196, 23197, 23198, 23199, 23200 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3608.11-3608.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 23201, 23202, 23203, 23204, 23205, 23206, 23207, 23208, 23209, 23210, 23211, 23212, 23213, 23214, 23215, 23216 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3609.12-3609.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 23217, 23218, 23219, 23220, 23221, 23222, 23223, 23224, 23225, 23226, 23227, 23228, 23229, 23230, 23231, 23232 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3610.12-3610.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 19914, 19915, 19916, 19917 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3611.11-3611.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 19926, 19927, 19928, 19929, 19930, 19931, 19932, 19933 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3612.11-3612.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 19918, 19919, 19920, 19921, 19922, 19923, 19924, 19925 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3613.11-3613.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 19934, 19935, 19936, 19937, 19938, 19939, 19940, 19941, 19942, 19943, 19944, 19945 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3615.12-3615.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 19946, 19947, 19948, 19949, 19950, 19951, 19952, 19953, 19954, 19955, 19956, 19957, 19958, 19959, 19960, 19961 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3614.12-3614.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 23282, 23283, 23284, 23285 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3786.11-3786.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 23286, 23287, 23288, 23289, 23290, 23291, 23292, 23293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3787.11-3787.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 23294, 23295, 23296, 23297, 23298, 23299, 23300, 23301 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3788.11-3788.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 23302, 23303, 23304, 23305, 23306, 23307, 23308, 23309, 23310, 23311, 23312, 23313 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3790.12-3790.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 23314, 23315, 23316, 23317, 23318, 23319, 23320, 23321, 23322, 23323, 23324, 23325, 23326, 23327, 23328, 23329 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3789.12-3789.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 23330, 23331, 23332, 23333, 23334, 23335, 23336, 23337, 23338, 23339, 23340, 23341, 23342, 23343, 23344, 23345, 23346, 23347, 23348, 23349, 23350, 23351, 23352, 23353, 23354, 23355, 23356, 23357, 23358, 23359, 23360, 23361 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1213.29-1213.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 23109, 23110, 23111, 23112, 23113, 23114, 23115, 23116, 23117, 23118, 23119, 23120, 23121, 23122, 23123, 23124, 23125, 23126, 23127, 23128 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1373.29-1373.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 23129, 23130, 23131, 23132 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3781.11-3781.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 23141, 23142, 23143, 23144, 23145, 23146, 23147, 23148 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3782.11-3782.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 23133, 23134, 23135, 23136, 23137, 23138, 23139, 23140 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3783.11-3783.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 23149, 23150, 23151, 23152, 23153, 23154, 23155, 23156, 23157, 23158, 23159, 23160, 23161, 23162, 23163, 23164 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3784.12-3784.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 23165, 23166, 23167, 23168, 23169, 23170, 23171, 23172, 23173, 23174, 23175, 23176, 23177, 23178, 23179, 23180 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3785.12-3785.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 23233 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1025.6-1025.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 20168, 20169, 20170, 20171 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3796.11-3796.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 20180, 20181, 20182, 20183, 20184, 20185, 20186, 20187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3797.11-3797.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 20172, 20173, 20174, 20175, 20176, 20177, 20178, 20179 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3798.11-3798.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 20188, 20189, 20190, 20191, 20192, 20193, 20194, 20195, 20196, 20197, 20198, 20199 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3800.12-3800.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 20200, 20201, 20202, 20203, 20204, 20205, 20206, 20207, 20208, 20209, 20210, 20211, 20212, 20213, 20214, 20215 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3799.12-3799.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 23410, 23411, 23412, 23413 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3971.11-3971.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 23414, 23415, 23416, 23417, 23418, 23419, 23420, 23421 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3972.11-3972.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 23422, 23423, 23424, 23425, 23426, 23427, 23428, 23429 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3973.11-3973.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 23430, 23431, 23432, 23433, 23434, 23435, 23436, 23437, 23438, 23439, 23440, 23441 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3975.12-3975.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 23442, 23443, 23444, 23445, 23446, 23447, 23448, 23449, 23450, 23451, 23452, 23453, 23454, 23455, 23456, 23457 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3974.12-3974.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 23458, 23459, 23460, 23461, 23462, 23463, 23464, 23465, 23466, 23467, 23468, 23469, 23470, 23471, 23472, 23473, 23474, 23475, 23476, 23477, 23478, 23479, 23480, 23481, 23482, 23483, 23484, 23485, 23486, 23487, 23488, 23489 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1223.29-1223.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 23562, 23563, 23564, 23565 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3976.11-3976.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 23566, 23567, 23568, 23569, 23570, 23571, 23572, 23573 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3977.11-3977.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 23574, 23575, 23576, 23577, 23578, 23579, 23580, 23581 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3978.11-3978.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 23582, 23583, 23584, 23585, 23586, 23587, 23588, 23589, 23590, 23591, 23592, 23593, 23594, 23595, 23596, 23597 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3979.12-3979.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 23598, 23599, 23600, 23601, 23602, 23603, 23604, 23605, 23606, 23607, 23608, 23609, 23610, 23611, 23612, 23613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3980.12-3980.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 20422, 20423, 20424, 20425 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3981.11-3981.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 20434, 20435, 20436, 20437, 20438, 20439, 20440, 20441 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3982.11-3982.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 20426, 20427, 20428, 20429, 20430, 20431, 20432, 20433 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3983.11-3983.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 20442, 20443, 20444, 20445, 20446, 20447, 20448, 20449, 20450, 20451, 20452, 20453 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3985.12-3985.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 20454, 20455, 20456, 20457, 20458, 20459, 20460, 20461, 20462, 20463, 20464, 20465, 20466, 20467, 20468, 20469 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3984.12-3984.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 23490, 23491, 23492, 23493, 23494, 23495, 23496, 23497, 23498, 23499, 23500, 23501, 23502, 23503, 23504, 23505, 23506, 23507, 23508, 23509 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1393.29-1393.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 23510, 23511, 23512, 23513 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4071.11-4071.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 23522, 23523, 23524, 23525, 23526, 23527, 23528, 23529 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4072.11-4072.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 23514, 23515, 23516, 23517, 23518, 23519, 23520, 23521 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4073.11-4073.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 23530, 23531, 23532, 23533, 23534, 23535, 23536, 23537, 23538, 23539, 23540, 23541, 23542, 23543, 23544, 23545 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4074.12-4074.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 23546, 23547, 23548, 23549, 23550, 23551, 23552, 23553, 23554, 23555, 23556, 23557, 23558, 23559, 23560, 23561 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4075.12-4075.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 23614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1045.6-1045.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 23663, 23664, 23665, 23666 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1566.11-1566.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 23667, 23668, 23669, 23670, 23671, 23672, 23673, 23674 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1567.11-1567.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 23675, 23676, 23677, 23678, 23679, 23680, 23681, 23682 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1568.11-1568.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 23683, 23684, 23685, 23686, 23687, 23688, 23689, 23690, 23691, 23692, 23693, 23694 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1570.12-1570.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 23695, 23696, 23697, 23698, 23699, 23700, 23701, 23702, 23703, 23704, 23705, 23706, 23707, 23708, 23709, 23710 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1569.12-1569.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 23711, 23712, 23713, 23714, 23715, 23716, 23717, 23718, 23719, 23720, 23721, 23722, 23723, 23724, 23725, 23726, 23727, 23728, 23729, 23730, 23731, 23732, 23733, 23734, 23735, 23736, 23737, 23738, 23739, 23740, 23741, 23742 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1093.29-1093.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 22630, 22631, 22632, 22633, 22634, 22635, 22636, 22637, 22638, 22639, 22640, 22641, 22642, 22643, 22644, 22645, 22646, 22647, 22648, 22649 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1253.29-1253.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 22670, 22671, 22672, 22673 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1561.11-1561.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 22682, 22683, 22684, 22685, 22686, 22687, 22688, 22689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1562.11-1562.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 22674, 22675, 22676, 22677, 22678, 22679, 22680, 22681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1563.11-1563.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 22690, 22691, 22692, 22693, 22694, 22695, 22696, 22697, 22698, 22699, 22700, 22701, 22702, 22703, 22704, 22705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1564.12-1564.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 22706, 22707, 22708, 22709, 22710, 22711, 22712, 22713, 22714, 22715, 22716, 22717, 22718, 22719, 22720, 22721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1565.12-1565.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 22774 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:905.6-905.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 20676, 20677, 20678, 20679 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1576.11-1576.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 20688, 20689, 20690, 20691, 20692, 20693, 20694, 20695 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1577.11-1577.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 20680, 20681, 20682, 20683, 20684, 20685, 20686, 20687 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1578.11-1578.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 20696, 20697, 20698, 20699, 20700, 20701, 20702, 20703, 20704, 20705, 20706, 20707 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1580.12-1580.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 20708, 20709, 20710, 20711, 20712, 20713, 20714, 20715, 20716, 20717, 20718, 20719, 20720, 20721, 20722, 20723 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1579.12-1579.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 23791, 23792, 23793, 23794 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1751.11-1751.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 23795, 23796, 23797, 23798, 23799, 23800, 23801, 23802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1752.11-1752.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 23803, 23804, 23805, 23806, 23807, 23808, 23809, 23810 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1753.11-1753.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 23811, 23812, 23813, 23814, 23815, 23816, 23817, 23818, 23819, 23820, 23821, 23822 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1755.12-1755.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 23823, 23824, 23825, 23826, 23827, 23828, 23829, 23830, 23831, 23832, 23833, 23834, 23835, 23836, 23837, 23838 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1754.12-1754.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 23839, 23840, 23841, 23842, 23843, 23844, 23845, 23846, 23847, 23848, 23849, 23850, 23851, 23852, 23853, 23854, 23855, 23856, 23857, 23858, 23859, 23860, 23861, 23862, 23863, 23864, 23865, 23866, 23867, 23868, 23869, 23870 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1103.29-1103.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 23943, 23944, 23945, 23946 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1756.11-1756.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 23947, 23948, 23949, 23950, 23951, 23952, 23953, 23954 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1757.11-1757.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 23955, 23956, 23957, 23958, 23959, 23960, 23961, 23962 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1758.11-1758.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 23963, 23964, 23965, 23966, 23967, 23968, 23969, 23970, 23971, 23972, 23973, 23974, 23975, 23976, 23977, 23978 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1759.12-1759.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 23979, 23980, 23981, 23982, 23983, 23984, 23985, 23986, 23987, 23988, 23989, 23990, 23991, 23992, 23993, 23994 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1760.12-1760.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 20930, 20931, 20932, 20933 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1761.11-1761.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 20942, 20943, 20944, 20945, 20946, 20947, 20948, 20949 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1762.11-1762.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 20934, 20935, 20936, 20937, 20938, 20939, 20940, 20941 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1763.11-1763.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 20950, 20951, 20952, 20953, 20954, 20955, 20956, 20957, 20958, 20959, 20960, 20961 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1765.12-1765.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 20962, 20963, 20964, 20965, 20966, 20967, 20968, 20969, 20970, 20971, 20972, 20973, 20974, 20975, 20976, 20977 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1764.12-1764.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 24044, 24045, 24046, 24047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1936.11-1936.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 24048, 24049, 24050, 24051, 24052, 24053, 24054, 24055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1937.11-1937.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 24056, 24057, 24058, 24059, 24060, 24061, 24062, 24063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1938.11-1938.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 24064, 24065, 24066, 24067, 24068, 24069, 24070, 24071, 24072, 24073, 24074, 24075 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1940.12-1940.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 24076, 24077, 24078, 24079, 24080, 24081, 24082, 24083, 24084, 24085, 24086, 24087, 24088, 24089, 24090, 24091 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1939.12-1939.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 24092, 24093, 24094, 24095, 24096, 24097, 24098, 24099, 24100, 24101, 24102, 24103, 24104, 24105, 24106, 24107, 24108, 24109, 24110, 24111, 24112, 24113, 24114, 24115, 24116, 24117, 24118, 24119, 24120, 24121, 24122, 24123 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1113.29-1113.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 23871, 23872, 23873, 23874, 23875, 23876, 23877, 23878, 23879, 23880, 23881, 23882, 23883, 23884, 23885, 23886, 23887, 23888, 23889, 23890 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1273.29-1273.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 23891, 23892, 23893, 23894 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1931.11-1931.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 23903, 23904, 23905, 23906, 23907, 23908, 23909, 23910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1932.11-1932.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 23895, 23896, 23897, 23898, 23899, 23900, 23901, 23902 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1933.11-1933.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 23911, 23912, 23913, 23914, 23915, 23916, 23917, 23918, 23919, 23920, 23921, 23922, 23923, 23924, 23925, 23926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1934.12-1934.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 23927, 23928, 23929, 23930, 23931, 23932, 23933, 23934, 23935, 23936, 23937, 23938, 23939, 23940, 23941, 23942 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1935.12-1935.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 23995 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:925.6-925.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 21184, 21185, 21186, 21187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1946.11-1946.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 21196, 21197, 21198, 21199, 21200, 21201, 21202, 21203 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1947.11-1947.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 21188, 21189, 21190, 21191, 21192, 21193, 21194, 21195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1948.11-1948.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 21204, 21205, 21206, 21207, 21208, 21209, 21210, 21211, 21212, 21213, 21214, 21215 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1950.12-1950.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 21216, 21217, 21218, 21219, 21220, 21221, 21222, 21223, 21224, 21225, 21226, 21227, 21228, 21229, 21230, 21231 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1949.12-1949.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 24172, 24173, 24174, 24175 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2121.11-2121.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 24176, 24177, 24178, 24179, 24180, 24181, 24182, 24183 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2122.11-2122.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 24184, 24185, 24186, 24187, 24188, 24189, 24190, 24191 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2123.11-2123.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 24192, 24193, 24194, 24195, 24196, 24197, 24198, 24199, 24200, 24201, 24202, 24203 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2125.12-2125.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 24204, 24205, 24206, 24207, 24208, 24209, 24210, 24211, 24212, 24213, 24214, 24215, 24216, 24217, 24218, 24219 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2124.12-2124.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 24220, 24221, 24222, 24223, 24224, 24225, 24226, 24227, 24228, 24229, 24230, 24231, 24232, 24233, 24234, 24235, 24236, 24237, 24238, 24239, 24240, 24241, 24242, 24243, 24244, 24245, 24246, 24247, 24248, 24249, 24250, 24251 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1123.29-1123.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 24324, 24325, 24326, 24327 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2126.11-2126.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 24328, 24329, 24330, 24331, 24332, 24333, 24334, 24335 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2127.11-2127.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 24336, 24337, 24338, 24339, 24340, 24341, 24342, 24343 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2128.11-2128.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 24344, 24345, 24346, 24347, 24348, 24349, 24350, 24351, 24352, 24353, 24354, 24355, 24356, 24357, 24358, 24359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2129.12-2129.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 24360, 24361, 24362, 24363, 24364, 24365, 24366, 24367, 24368, 24369, 24370, 24371, 24372, 24373, 24374, 24375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2130.12-2130.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 21438, 21439, 21440, 21441 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2131.11-2131.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 21450, 21451, 21452, 21453, 21454, 21455, 21456, 21457 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2132.11-2132.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 21442, 21443, 21444, 21445, 21446, 21447, 21448, 21449 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2133.11-2133.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 21458, 21459, 21460, 21461, 21462, 21463, 21464, 21465, 21466, 21467, 21468, 21469 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2135.12-2135.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 21470, 21471, 21472, 21473, 21474, 21475, 21476, 21477, 21478, 21479, 21480, 21481, 21482, 21483, 21484, 21485 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2134.12-2134.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 24425, 24426, 24427, 24428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2306.11-2306.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 24429, 24430, 24431, 24432, 24433, 24434, 24435, 24436 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2307.11-2307.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 24437, 24438, 24439, 24440, 24441, 24442, 24443, 24444 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2308.11-2308.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 24445, 24446, 24447, 24448, 24449, 24450, 24451, 24452, 24453, 24454, 24455, 24456 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2310.12-2310.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 24457, 24458, 24459, 24460, 24461, 24462, 24463, 24464, 24465, 24466, 24467, 24468, 24469, 24470, 24471, 24472 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2309.12-2309.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 24473, 24474, 24475, 24476, 24477, 24478, 24479, 24480, 24481, 24482, 24483, 24484, 24485, 24486, 24487, 24488, 24489, 24490, 24491, 24492, 24493, 24494, 24495, 24496, 24497, 24498, 24499, 24500, 24501, 24502, 24503, 24504 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1133.29-1133.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 24252, 24253, 24254, 24255, 24256, 24257, 24258, 24259, 24260, 24261, 24262, 24263, 24264, 24265, 24266, 24267, 24268, 24269, 24270, 24271 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1293.29-1293.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 24272, 24273, 24274, 24275 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2301.11-2301.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 24284, 24285, 24286, 24287, 24288, 24289, 24290, 24291 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2302.11-2302.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 24276, 24277, 24278, 24279, 24280, 24281, 24282, 24283 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2303.11-2303.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 24292, 24293, 24294, 24295, 24296, 24297, 24298, 24299, 24300, 24301, 24302, 24303, 24304, 24305, 24306, 24307 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2304.12-2304.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 24308, 24309, 24310, 24311, 24312, 24313, 24314, 24315, 24316, 24317, 24318, 24319, 24320, 24321, 24322, 24323 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2305.12-2305.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 24376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:945.6-945.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 21692, 21693, 21694, 21695 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2316.11-2316.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 21704, 21705, 21706, 21707, 21708, 21709, 21710, 21711 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2317.11-2317.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 21696, 21697, 21698, 21699, 21700, 21701, 21702, 21703 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2318.11-2318.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 21712, 21713, 21714, 21715, 21716, 21717, 21718, 21719, 21720, 21721, 21722, 21723 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2320.12-2320.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 21724, 21725, 21726, 21727, 21728, 21729, 21730, 21731, 21732, 21733, 21734, 21735, 21736, 21737, 21738, 21739 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2319.12-2319.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 24553, 24554, 24555, 24556 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2491.11-2491.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 24557, 24558, 24559, 24560, 24561, 24562, 24563, 24564 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2492.11-2492.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 24565, 24566, 24567, 24568, 24569, 24570, 24571, 24572 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2493.11-2493.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 24573, 24574, 24575, 24576, 24577, 24578, 24579, 24580, 24581, 24582, 24583, 24584 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2495.12-2495.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 24585, 24586, 24587, 24588, 24589, 24590, 24591, 24592, 24593, 24594, 24595, 24596, 24597, 24598, 24599, 24600 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2494.12-2494.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 24601, 24602, 24603, 24604, 24605, 24606, 24607, 24608, 24609, 24610, 24611, 24612, 24613, 24614, 24615, 24616, 24617, 24618, 24619, 24620, 24621, 24622, 24623, 24624, 24625, 24626, 24627, 24628, 24629, 24630, 24631, 24632 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1143.29-1143.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 24705, 24706, 24707, 24708 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2496.11-2496.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 24709, 24710, 24711, 24712, 24713, 24714, 24715, 24716 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2497.11-2497.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 24717, 24718, 24719, 24720, 24721, 24722, 24723, 24724 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2498.11-2498.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 24725, 24726, 24727, 24728, 24729, 24730, 24731, 24732, 24733, 24734, 24735, 24736, 24737, 24738, 24739, 24740 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2499.12-2499.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 24741, 24742, 24743, 24744, 24745, 24746, 24747, 24748, 24749, 24750, 24751, 24752, 24753, 24754, 24755, 24756 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2500.12-2500.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 21946, 21947, 21948, 21949 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2501.11-2501.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 21958, 21959, 21960, 21961, 21962, 21963, 21964, 21965 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2502.11-2502.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 21950, 21951, 21952, 21953, 21954, 21955, 21956, 21957 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2503.11-2503.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 21966, 21967, 21968, 21969, 21970, 21971, 21972, 21973, 21974, 21975, 21976, 21977 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2505.12-2505.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 21978, 21979, 21980, 21981, 21982, 21983, 21984, 21985, 21986, 21987, 21988, 21989, 21990, 21991, 21992, 21993 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2504.12-2504.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 24806, 24807, 24808, 24809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2676.11-2676.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 24810, 24811, 24812, 24813, 24814, 24815, 24816, 24817 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2677.11-2677.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 24818, 24819, 24820, 24821, 24822, 24823, 24824, 24825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2678.11-2678.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 24826, 24827, 24828, 24829, 24830, 24831, 24832, 24833, 24834, 24835, 24836, 24837 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2680.12-2680.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 24838, 24839, 24840, 24841, 24842, 24843, 24844, 24845, 24846, 24847, 24848, 24849, 24850, 24851, 24852, 24853 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2679.12-2679.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 24854, 24855, 24856, 24857, 24858, 24859, 24860, 24861, 24862, 24863, 24864, 24865, 24866, 24867, 24868, 24869, 24870, 24871, 24872, 24873, 24874, 24875, 24876, 24877, 24878, 24879, 24880, 24881, 24882, 24883, 24884, 24885 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1153.29-1153.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 24633, 24634, 24635, 24636, 24637, 24638, 24639, 24640, 24641, 24642, 24643, 24644, 24645, 24646, 24647, 24648, 24649, 24650, 24651, 24652 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1313.29-1313.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 24653, 24654, 24655, 24656 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2671.11-2671.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 24665, 24666, 24667, 24668, 24669, 24670, 24671, 24672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2672.11-2672.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 24657, 24658, 24659, 24660, 24661, 24662, 24663, 24664 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2673.11-2673.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 24673, 24674, 24675, 24676, 24677, 24678, 24679, 24680, 24681, 24682, 24683, 24684, 24685, 24686, 24687, 24688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2674.12-2674.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 24689, 24690, 24691, 24692, 24693, 24694, 24695, 24696, 24697, 24698, 24699, 24700, 24701, 24702, 24703, 24704 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2675.12-2675.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 24757 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:965.6-965.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 22200, 22201, 22202, 22203 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2686.11-2686.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 22212, 22213, 22214, 22215, 22216, 22217, 22218, 22219 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2687.11-2687.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 22204, 22205, 22206, 22207, 22208, 22209, 22210, 22211 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2688.11-2688.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 22220, 22221, 22222, 22223, 22224, 22225, 22226, 22227, 22228, 22229, 22230, 22231 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2690.12-2690.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 22232, 22233, 22234, 22235, 22236, 22237, 22238, 22239, 22240, 22241, 22242, 22243, 22244, 22245, 22246, 22247 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2689.12-2689.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 24934, 24935, 24936, 24937 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2861.11-2861.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 24938, 24939, 24940, 24941, 24942, 24943, 24944, 24945 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2862.11-2862.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 24946, 24947, 24948, 24949, 24950, 24951, 24952, 24953 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2863.11-2863.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 24954, 24955, 24956, 24957, 24958, 24959, 24960, 24961, 24962, 24963, 24964, 24965 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2865.12-2865.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 24966, 24967, 24968, 24969, 24970, 24971, 24972, 24973, 24974, 24975, 24976, 24977, 24978, 24979, 24980, 24981 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2864.12-2864.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 24982, 24983, 24984, 24985, 24986, 24987, 24988, 24989, 24990, 24991, 24992, 24993, 24994, 24995, 24996, 24997, 24998, 24999, 25000, 25001, 25002, 25003, 25004, 25005, 25006, 25007, 25008, 25009, 25010, 25011, 25012, 25013 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1163.29-1163.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 25086, 25087, 25088, 25089 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2866.11-2866.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 25090, 25091, 25092, 25093, 25094, 25095, 25096, 25097 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2867.11-2867.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 25098, 25099, 25100, 25101, 25102, 25103, 25104, 25105 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2868.11-2868.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 25106, 25107, 25108, 25109, 25110, 25111, 25112, 25113, 25114, 25115, 25116, 25117, 25118, 25119, 25120, 25121 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2869.12-2869.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 25122, 25123, 25124, 25125, 25126, 25127, 25128, 25129, 25130, 25131, 25132, 25133, 25134, 25135, 25136, 25137 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2870.12-2870.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 22454, 22455, 22456, 22457 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2871.11-2871.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 22466, 22467, 22468, 22469, 22470, 22471, 22472, 22473 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2872.11-2872.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 22458, 22459, 22460, 22461, 22462, 22463, 22464, 22465 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2873.11-2873.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 22474, 22475, 22476, 22477, 22478, 22479, 22480, 22481, 22482, 22483, 22484, 22485 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2875.12-2875.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 22486, 22487, 22488, 22489, 22490, 22491, 22492, 22493, 22494, 22495, 22496, 22497, 22498, 22499, 22500, 22501 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2874.12-2874.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 25187, 25188, 25189, 25190 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3046.11-3046.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 25191, 25192, 25193, 25194, 25195, 25196, 25197, 25198 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3047.11-3047.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 25199, 25200, 25201, 25202, 25203, 25204, 25205, 25206 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3048.11-3048.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 25207, 25208, 25209, 25210, 25211, 25212, 25213, 25214, 25215, 25216, 25217, 25218 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3050.12-3050.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 25219, 25220, 25221, 25222, 25223, 25224, 25225, 25226, 25227, 25228, 25229, 25230, 25231, 25232, 25233, 25234 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3049.12-3049.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 25235, 25236, 25237, 25238, 25239, 25240, 25241, 25242, 25243, 25244, 25245, 25246, 25247, 25248, 25249, 25250, 25251, 25252, 25253, 25254, 25255, 25256, 25257, 25258, 25259, 25260, 25261, 25262, 25263, 25264, 25265, 25266 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1173.29-1173.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 25014, 25015, 25016, 25017, 25018, 25019, 25020, 25021, 25022, 25023, 25024, 25025, 25026, 25027, 25028, 25029, 25030, 25031, 25032, 25033 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1333.29-1333.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 25034, 25035, 25036, 25037 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3041.11-3041.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 25046, 25047, 25048, 25049, 25050, 25051, 25052, 25053 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3042.11-3042.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 25038, 25039, 25040, 25041, 25042, 25043, 25044, 25045 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3043.11-3043.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 25054, 25055, 25056, 25057, 25058, 25059, 25060, 25061, 25062, 25063, 25064, 25065, 25066, 25067, 25068, 25069 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3044.12-3044.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 25070, 25071, 25072, 25073, 25074, 25075, 25076, 25077, 25078, 25079, 25080, 25081, 25082, 25083, 25084, 25085 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3045.12-3045.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 25138 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:985.6-985.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 22582, 22583, 22584, 22585 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3056.11-3056.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 22594, 22595, 22596, 22597, 22598, 22599, 22600, 22601 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3057.11-3057.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 22586, 22587, 22588, 22589, 22590, 22591, 22592, 22593 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3058.11-3058.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 22602, 22603, 22604, 22605, 22606, 22607, 22608, 22609, 22610, 22611, 22612, 22613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3060.12-3060.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 22614, 22615, 22616, 22617, 22618, 22619, 22620, 22621, 22622, 22623, 22624, 22625, 22626, 22627, 22628, 22629 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3059.12-3059.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X6_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X6_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1073.29-1073.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 25464, 25465, 25466, 25467, 25468, 25469, 25470, 25471, 25472, 25473, 25474, 25475, 25476, 25477, 25478, 25479, 25480, 25481, 25482, 25483 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1244.29-1244.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 25536, 25537, 25538, 25539 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1438.11-1438.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 25540, 25541, 25542, 25543, 25544, 25545, 25546, 25547 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1439.11-1439.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 25548, 25549, 25550, 25551, 25552, 25553, 25554, 25555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1440.11-1440.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 25556, 25557, 25558, 25559, 25560, 25561, 25562, 25563, 25564, 25565, 25566, 25567, 25568, 25569, 25570, 25571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1441.12-1441.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 25572, 25573, 25574, 25575, 25576, 25577, 25578, 25579, 25580, 25581, 25582, 25583, 25584, 25585, 25586, 25587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1442.12-1442.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 25589 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:896.6-896.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_Co": {
          "hide_name": 0,
          "bits": [ 25591 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3267.11-3267.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 25592, 25593, 25594, 25595 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3252.11-3252.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 25596, 25597, 25598, 25599, 25600, 25601, 25602, 25603 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3253.11-3253.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 25604, 25605, 25606, 25607, 25608, 25609, 25610, 25611 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3254.11-3254.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 25612, 25613, 25614, 25615, 25616, 25617, 25618, 25619, 25620, 25621, 25622, 25623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3256.12-3256.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 25624, 25625, 25626, 25627, 25628, 25629, 25630, 25631, 25632, 25633, 25634, 25635, 25636, 25637, 25638, 25639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3255.12-3255.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 25640, 25641, 25642, 25643, 25644, 25645, 25646, 25647, 25648, 25649, 25650, 25651, 25652, 25653, 25654, 25655, 25656, 25657, 25658, 25659, 25660, 25661, 25662, 25663, 25664, 25665, 25666, 25667, 25668, 25669, 25670, 25671 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1184.29-1184.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 25692, 25693, 25694, 25695, 25696, 25697, 25698, 25699, 25700, 25701, 25702, 25703, 25704, 25705, 25706, 25707, 25708, 25709, 25710, 25711 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1344.29-1344.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 25712, 25713, 25714, 25715 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3247.11-3247.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 25720, 25721, 25722, 25723, 25724, 25725, 25726, 25727 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3248.11-3248.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 25728, 25729, 25730, 25731, 25732, 25733, 25734, 25735 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3249.11-3249.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 25752, 25753, 25754, 25755, 25756, 25757, 25758, 25759, 25760, 25761, 25762, 25763, 25764, 25765, 25766, 25767 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3250.12-3250.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 25784, 25785, 25786, 25787, 25788, 25789, 25790, 25791, 25792, 25793, 25794, 25795, 25796, 25797, 25798, 25799 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3251.12-3251.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 25816, 25817, 25818, 25819 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3257.11-3257.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 25824, 25825, 25826, 25827, 25828, 25829, 25830, 25831 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3258.11-3258.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 25832, 25833, 25834, 25835, 25836, 25837, 25838, 25839 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3259.11-3259.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 25856, 25857, 25858, 25859, 25860, 25861, 25862, 25863, 25864, 25865, 25866, 25867, 25868, 25869, 25870, 25871 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3260.12-3260.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 25888, 25889, 25890, 25891, 25892, 25893, 25894, 25895, 25896, 25897, 25898, 25899, 25900, 25901, 25902, 25903 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3261.12-3261.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 25921 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:996.6-996.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 25395, 25396, 25397, 25398 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3262.11-3262.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 25407, 25408, 25409, 25410, 25411, 25412, 25413, 25414 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3263.11-3263.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 25399, 25400, 25401, 25402, 25403, 25404, 25405, 25406 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3264.11-3264.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 25415, 25416, 25417, 25418, 25419, 25420, 25421, 25422, 25423, 25424, 25425, 25426 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3266.12-3266.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 25427, 25428, 25429, 25430, 25431, 25432, 25433, 25434, 25435, 25436, 25437, 25438, 25439, 25440, 25441, 25442 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3265.12-3265.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_Co": {
          "hide_name": 0,
          "bits": [ 25590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3452.11-3452.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 25971, 25972, 25973, 25974 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3437.11-3437.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 25975, 25976, 25977, 25978, 25979, 25980, 25981, 25982 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3438.11-3438.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 25983, 25984, 25985, 25986, 25987, 25988, 25989, 25990 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3439.11-3439.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 25991, 25992, 25993, 25994, 25995, 25996, 25997, 25998, 25999, 26000, 26001, 26002 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3441.12-3441.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 26003, 26004, 26005, 26006, 26007, 26008, 26009, 26010, 26011, 26012, 26013, 26014, 26015, 26016, 26017, 26018 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3440.12-3440.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 26019, 26020, 26021, 26022, 26023, 26024, 26025, 26026, 26027, 26028, 26029, 26030, 26031, 26032, 26033, 26034, 26035, 26036, 26037, 26038, 26039, 26040, 26041, 26042, 26043, 26044, 26045, 26046, 26047, 26048, 26049, 26050 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1194.29-1194.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 25672, 25673, 25674, 25675, 25676, 25677, 25678, 25679, 25680, 25681, 25682, 25683, 25684, 25685, 25686, 25687, 25688, 25689, 25690, 25691 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1354.29-1354.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 25716, 25717, 25718, 25719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3432.11-3432.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 25744, 25745, 25746, 25747, 25748, 25749, 25750, 25751 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3433.11-3433.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 25736, 25737, 25738, 25739, 25740, 25741, 25742, 25743 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3434.11-3434.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 25768, 25769, 25770, 25771, 25772, 25773, 25774, 25775, 25776, 25777, 25778, 25779, 25780, 25781, 25782, 25783 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3435.12-3435.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 25800, 25801, 25802, 25803, 25804, 25805, 25806, 25807, 25808, 25809, 25810, 25811, 25812, 25813, 25814, 25815 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3436.12-3436.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 26123, 26124, 26125, 26126 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3442.11-3442.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 26127, 26128, 26129, 26130, 26131, 26132, 26133, 26134 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3443.11-3443.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 26135, 26136, 26137, 26138, 26139, 26140, 26141, 26142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3444.11-3444.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 26143, 26144, 26145, 26146, 26147, 26148, 26149, 26150, 26151, 26152, 26153, 26154, 26155, 26156, 26157, 26158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3445.12-3445.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 26159, 26160, 26161, 26162, 26163, 26164, 26165, 26166, 26167, 26168, 26169, 26170, 26171, 26172, 26173, 26174 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3446.12-3446.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 25920 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1006.6-1006.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 22981, 22982, 22983, 22984 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3447.11-3447.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 22993, 22994, 22995, 22996, 22997, 22998, 22999, 23000 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3448.11-3448.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 22985, 22986, 22987, 22988, 22989, 22990, 22991, 22992 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3449.11-3449.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 23001, 23002, 23003, 23004, 23005, 23006, 23007, 23008, 23009, 23010, 23011, 23012 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3451.12-3451.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 23013, 23014, 23015, 23016, 23017, 23018, 23019, 23020, 23021, 23022, 23023, 23024, 23025, 23026, 23027, 23028 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3450.12-3450.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_Co": {
          "hide_name": 0,
          "bits": [ 25970 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3637.11-3637.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 26225, 26226, 26227, 26228 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3622.11-3622.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 26229, 26230, 26231, 26232, 26233, 26234, 26235, 26236 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3623.11-3623.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 26237, 26238, 26239, 26240, 26241, 26242, 26243, 26244 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3624.11-3624.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 26245, 26246, 26247, 26248, 26249, 26250, 26251, 26252, 26253, 26254, 26255, 26256 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3626.12-3626.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 26257, 26258, 26259, 26260, 26261, 26262, 26263, 26264, 26265, 26266, 26267, 26268, 26269, 26270, 26271, 26272 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3625.12-3625.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 26273, 26274, 26275, 26276, 26277, 26278, 26279, 26280, 26281, 26282, 26283, 26284, 26285, 26286, 26287, 26288, 26289, 26290, 26291, 26292, 26293, 26294, 26295, 26296, 26297, 26298, 26299, 26300, 26301, 26302, 26303, 26304 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1204.29-1204.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 26051, 26052, 26053, 26054, 26055, 26056, 26057, 26058, 26059, 26060, 26061, 26062, 26063, 26064, 26065, 26066, 26067, 26068, 26069, 26070 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1364.29-1364.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 26071, 26072, 26073, 26074 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3617.11-3617.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 26083, 26084, 26085, 26086, 26087, 26088, 26089, 26090 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3618.11-3618.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 26075, 26076, 26077, 26078, 26079, 26080, 26081, 26082 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3619.11-3619.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 26091, 26092, 26093, 26094, 26095, 26096, 26097, 26098, 26099, 26100, 26101, 26102, 26103, 26104, 26105, 26106 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3620.12-3620.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 26107, 26108, 26109, 26110, 26111, 26112, 26113, 26114, 26115, 26116, 26117, 26118, 26119, 26120, 26121, 26122 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3621.12-3621.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 26377, 26378, 26379, 26380 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3627.11-3627.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 26381, 26382, 26383, 26384, 26385, 26386, 26387, 26388 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3628.11-3628.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 26389, 26390, 26391, 26392, 26393, 26394, 26395, 26396 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3629.11-3629.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 26397, 26398, 26399, 26400, 26401, 26402, 26403, 26404, 26405, 26406, 26407, 26408, 26409, 26410, 26411, 26412 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3630.12-3630.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 26413, 26414, 26415, 26416, 26417, 26418, 26419, 26420, 26421, 26422, 26423, 26424, 26425, 26426, 26427, 26428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3631.12-3631.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 26175 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1016.6-1016.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 23234, 23235, 23236, 23237 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3632.11-3632.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 23246, 23247, 23248, 23249, 23250, 23251, 23252, 23253 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3633.11-3633.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 23238, 23239, 23240, 23241, 23242, 23243, 23244, 23245 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3634.11-3634.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 23254, 23255, 23256, 23257, 23258, 23259, 23260, 23261, 23262, 23263, 23264, 23265 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3636.12-3636.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 23266, 23267, 23268, 23269, 23270, 23271, 23272, 23273, 23274, 23275, 23276, 23277, 23278, 23279, 23280, 23281 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3635.12-3635.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_Co": {
          "hide_name": 0,
          "bits": [ 26224 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3822.11-3822.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 26479, 26480, 26481, 26482 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3807.11-3807.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 26483, 26484, 26485, 26486, 26487, 26488, 26489, 26490 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3808.11-3808.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 26491, 26492, 26493, 26494, 26495, 26496, 26497, 26498 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3809.11-3809.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 26499, 26500, 26501, 26502, 26503, 26504, 26505, 26506, 26507, 26508, 26509, 26510 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3811.12-3811.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 26511, 26512, 26513, 26514, 26515, 26516, 26517, 26518, 26519, 26520, 26521, 26522, 26523, 26524, 26525, 26526 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3810.12-3810.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 26527, 26528, 26529, 26530, 26531, 26532, 26533, 26534, 26535, 26536, 26537, 26538, 26539, 26540, 26541, 26542, 26543, 26544, 26545, 26546, 26547, 26548, 26549, 26550, 26551, 26552, 26553, 26554, 26555, 26556, 26557, 26558 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1214.29-1214.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 26305, 26306, 26307, 26308, 26309, 26310, 26311, 26312, 26313, 26314, 26315, 26316, 26317, 26318, 26319, 26320, 26321, 26322, 26323, 26324 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1374.29-1374.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 26325, 26326, 26327, 26328 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3802.11-3802.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 26337, 26338, 26339, 26340, 26341, 26342, 26343, 26344 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3803.11-3803.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 26329, 26330, 26331, 26332, 26333, 26334, 26335, 26336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3804.11-3804.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 26345, 26346, 26347, 26348, 26349, 26350, 26351, 26352, 26353, 26354, 26355, 26356, 26357, 26358, 26359, 26360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3805.12-3805.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 26361, 26362, 26363, 26364, 26365, 26366, 26367, 26368, 26369, 26370, 26371, 26372, 26373, 26374, 26375, 26376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3806.12-3806.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 26631, 26632, 26633, 26634 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3812.11-3812.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 26635, 26636, 26637, 26638, 26639, 26640, 26641, 26642 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3813.11-3813.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 26643, 26644, 26645, 26646, 26647, 26648, 26649, 26650 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3814.11-3814.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 26651, 26652, 26653, 26654, 26655, 26656, 26657, 26658, 26659, 26660, 26661, 26662, 26663, 26664, 26665, 26666 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3815.12-3815.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 26667, 26668, 26669, 26670, 26671, 26672, 26673, 26674, 26675, 26676, 26677, 26678, 26679, 26680, 26681, 26682 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3816.12-3816.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 26429 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1026.6-1026.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 23362, 23363, 23364, 23365 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3817.11-3817.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 23374, 23375, 23376, 23377, 23378, 23379, 23380, 23381 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3818.11-3818.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 23366, 23367, 23368, 23369, 23370, 23371, 23372, 23373 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3819.11-3819.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 23382, 23383, 23384, 23385, 23386, 23387, 23388, 23389, 23390, 23391, 23392, 23393 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3821.12-3821.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 23394, 23395, 23396, 23397, 23398, 23399, 23400, 23401, 23402, 23403, 23404, 23405, 23406, 23407, 23408, 23409 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3820.12-3820.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_Co": {
          "hide_name": 0,
          "bits": [ 26478 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4007.11-4007.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 26733, 26734, 26735, 26736 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3992.11-3992.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 26737, 26738, 26739, 26740, 26741, 26742, 26743, 26744 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3993.11-3993.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 26745, 26746, 26747, 26748, 26749, 26750, 26751, 26752 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3994.11-3994.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 26753, 26754, 26755, 26756, 26757, 26758, 26759, 26760, 26761, 26762, 26763, 26764 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3996.12-3996.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 26765, 26766, 26767, 26768, 26769, 26770, 26771, 26772, 26773, 26774, 26775, 26776, 26777, 26778, 26779, 26780 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3995.12-3995.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 26781, 26782, 26783, 26784, 26785, 26786, 26787, 26788, 26789, 26790, 26791, 26792, 26793, 26794, 26795, 26796, 26797, 26798, 26799, 26800, 26801, 26802, 26803, 26804, 26805, 26806, 26807, 26808, 26809, 26810, 26811, 26812 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1224.29-1224.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 26559, 26560, 26561, 26562, 26563, 26564, 26565, 26566, 26567, 26568, 26569, 26570, 26571, 26572, 26573, 26574, 26575, 26576, 26577, 26578 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1384.29-1384.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 26579, 26580, 26581, 26582 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3987.11-3987.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 26591, 26592, 26593, 26594, 26595, 26596, 26597, 26598 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3988.11-3988.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 26583, 26584, 26585, 26586, 26587, 26588, 26589, 26590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3989.11-3989.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 26599, 26600, 26601, 26602, 26603, 26604, 26605, 26606, 26607, 26608, 26609, 26610, 26611, 26612, 26613, 26614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3990.12-3990.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 26615, 26616, 26617, 26618, 26619, 26620, 26621, 26622, 26623, 26624, 26625, 26626, 26627, 26628, 26629, 26630 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3991.12-3991.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 26885, 26886, 26887, 26888 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3997.11-3997.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 26889, 26890, 26891, 26892, 26893, 26894, 26895, 26896 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3998.11-3998.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 26897, 26898, 26899, 26900, 26901, 26902, 26903, 26904 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3999.11-3999.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 26905, 26906, 26907, 26908, 26909, 26910, 26911, 26912, 26913, 26914, 26915, 26916, 26917, 26918, 26919, 26920 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4000.12-4000.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 26921, 26922, 26923, 26924, 26925, 26926, 26927, 26928, 26929, 26930, 26931, 26932, 26933, 26934, 26935, 26936 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4001.12-4001.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 26683 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1036.6-1036.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 23615, 23616, 23617, 23618 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4002.11-4002.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 23627, 23628, 23629, 23630, 23631, 23632, 23633, 23634 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4003.11-4003.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 23619, 23620, 23621, 23622, 23623, 23624, 23625, 23626 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4004.11-4004.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 23635, 23636, 23637, 23638, 23639, 23640, 23641, 23642, 23643, 23644, 23645, 23646 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4006.12-4006.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 23647, 23648, 23649, 23650, 23651, 23652, 23653, 23654, 23655, 23656, 23657, 23658, 23659, 23660, 23661, 23662 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4005.12-4005.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_Co": {
          "hide_name": 0,
          "bits": [ 26732 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4081.11-4081.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 26813, 26814, 26815, 26816, 26817, 26818, 26819, 26820, 26821, 26822, 26823, 26824, 26825, 26826, 26827, 26828, 26829, 26830, 26831, 26832 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1394.29-1394.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 26833, 26834, 26835, 26836 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4076.11-4076.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 26845, 26846, 26847, 26848, 26849, 26850, 26851, 26852 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4077.11-4077.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 26837, 26838, 26839, 26840, 26841, 26842, 26843, 26844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4078.11-4078.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 26853, 26854, 26855, 26856, 26857, 26858, 26859, 26860, 26861, 26862, 26863, 26864, 26865, 26866, 26867, 26868 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4079.12-4079.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 26869, 26870, 26871, 26872, 26873, 26874, 26875, 26876, 26877, 26878, 26879, 26880, 26881, 26882, 26883, 26884 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4080.12-4080.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 26937 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1046.6-1046.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_Co": {
          "hide_name": 0,
          "bits": [ 25443 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1602.11-1602.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 26987, 26988, 26989, 26990 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1587.11-1587.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 26991, 26992, 26993, 26994, 26995, 26996, 26997, 26998 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1588.11-1588.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 26999, 27000, 27001, 27002, 27003, 27004, 27005, 27006 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1589.11-1589.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 27007, 27008, 27009, 27010, 27011, 27012, 27013, 27014, 27015, 27016, 27017, 27018 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1591.12-1591.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 27019, 27020, 27021, 27022, 27023, 27024, 27025, 27026, 27027, 27028, 27029, 27030, 27031, 27032, 27033, 27034 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1590.12-1590.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 27035, 27036, 27037, 27038, 27039, 27040, 27041, 27042, 27043, 27044, 27045, 27046, 27047, 27048, 27049, 27050, 27051, 27052, 27053, 27054, 27055, 27056, 27057, 27058, 27059, 27060, 27061, 27062, 27063, 27064, 27065, 27066 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1094.29-1094.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 25444, 25445, 25446, 25447, 25448, 25449, 25450, 25451, 25452, 25453, 25454, 25455, 25456, 25457, 25458, 25459, 25460, 25461, 25462, 25463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1254.29-1254.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 25484, 25485, 25486, 25487 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1582.11-1582.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 25496, 25497, 25498, 25499, 25500, 25501, 25502, 25503 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1583.11-1583.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 25488, 25489, 25490, 25491, 25492, 25493, 25494, 25495 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1584.11-1584.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 25504, 25505, 25506, 25507, 25508, 25509, 25510, 25511, 25512, 25513, 25514, 25515, 25516, 25517, 25518, 25519 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1585.12-1585.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 25520, 25521, 25522, 25523, 25524, 25525, 25526, 25527, 25528, 25529, 25530, 25531, 25532, 25533, 25534, 25535 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1586.12-1586.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 27139, 27140, 27141, 27142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1592.11-1592.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 27143, 27144, 27145, 27146, 27147, 27148, 27149, 27150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1593.11-1593.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 27151, 27152, 27153, 27154, 27155, 27156, 27157, 27158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1594.11-1594.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 27159, 27160, 27161, 27162, 27163, 27164, 27165, 27166, 27167, 27168, 27169, 27170, 27171, 27172, 27173, 27174 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1595.12-1595.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 27175, 27176, 27177, 27178, 27179, 27180, 27181, 27182, 27183, 27184, 27185, 27186, 27187, 27188, 27189, 27190 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1596.12-1596.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 25588 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:906.6-906.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 23743, 23744, 23745, 23746 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1597.11-1597.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 23755, 23756, 23757, 23758, 23759, 23760, 23761, 23762 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1598.11-1598.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 23747, 23748, 23749, 23750, 23751, 23752, 23753, 23754 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1599.11-1599.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 23763, 23764, 23765, 23766, 23767, 23768, 23769, 23770, 23771, 23772, 23773, 23774 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1601.12-1601.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 23775, 23776, 23777, 23778, 23779, 23780, 23781, 23782, 23783, 23784, 23785, 23786, 23787, 23788, 23789, 23790 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1600.12-1600.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_Co": {
          "hide_name": 0,
          "bits": [ 26986 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1787.11-1787.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 27241, 27242, 27243, 27244 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1772.11-1772.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 27245, 27246, 27247, 27248, 27249, 27250, 27251, 27252 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1773.11-1773.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 27253, 27254, 27255, 27256, 27257, 27258, 27259, 27260 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1774.11-1774.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 27261, 27262, 27263, 27264, 27265, 27266, 27267, 27268, 27269, 27270, 27271, 27272 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1776.12-1776.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 27273, 27274, 27275, 27276, 27277, 27278, 27279, 27280, 27281, 27282, 27283, 27284, 27285, 27286, 27287, 27288 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1775.12-1775.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 27289, 27290, 27291, 27292, 27293, 27294, 27295, 27296, 27297, 27298, 27299, 27300, 27301, 27302, 27303, 27304, 27305, 27306, 27307, 27308, 27309, 27310, 27311, 27312, 27313, 27314, 27315, 27316, 27317, 27318, 27319, 27320 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1104.29-1104.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 27067, 27068, 27069, 27070, 27071, 27072, 27073, 27074, 27075, 27076, 27077, 27078, 27079, 27080, 27081, 27082, 27083, 27084, 27085, 27086 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1264.29-1264.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 27087, 27088, 27089, 27090 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1767.11-1767.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 27099, 27100, 27101, 27102, 27103, 27104, 27105, 27106 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1768.11-1768.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 27091, 27092, 27093, 27094, 27095, 27096, 27097, 27098 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1769.11-1769.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 27107, 27108, 27109, 27110, 27111, 27112, 27113, 27114, 27115, 27116, 27117, 27118, 27119, 27120, 27121, 27122 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1770.12-1770.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 27123, 27124, 27125, 27126, 27127, 27128, 27129, 27130, 27131, 27132, 27133, 27134, 27135, 27136, 27137, 27138 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1771.12-1771.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 27393, 27394, 27395, 27396 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1777.11-1777.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 27397, 27398, 27399, 27400, 27401, 27402, 27403, 27404 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1778.11-1778.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 27405, 27406, 27407, 27408, 27409, 27410, 27411, 27412 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1779.11-1779.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 27413, 27414, 27415, 27416, 27417, 27418, 27419, 27420, 27421, 27422, 27423, 27424, 27425, 27426, 27427, 27428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1780.12-1780.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 27429, 27430, 27431, 27432, 27433, 27434, 27435, 27436, 27437, 27438, 27439, 27440, 27441, 27442, 27443, 27444 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1781.12-1781.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 27191 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:916.6-916.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 23996, 23997, 23998, 23999 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1782.11-1782.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 24008, 24009, 24010, 24011, 24012, 24013, 24014, 24015 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1783.11-1783.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 24000, 24001, 24002, 24003, 24004, 24005, 24006, 24007 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1784.11-1784.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 24016, 24017, 24018, 24019, 24020, 24021, 24022, 24023, 24024, 24025, 24026, 24027 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1786.12-1786.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 24028, 24029, 24030, 24031, 24032, 24033, 24034, 24035, 24036, 24037, 24038, 24039, 24040, 24041, 24042, 24043 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1785.12-1785.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_Co": {
          "hide_name": 0,
          "bits": [ 27240 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1972.11-1972.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 27495, 27496, 27497, 27498 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1957.11-1957.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 27499, 27500, 27501, 27502, 27503, 27504, 27505, 27506 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1958.11-1958.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 27507, 27508, 27509, 27510, 27511, 27512, 27513, 27514 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1959.11-1959.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 27515, 27516, 27517, 27518, 27519, 27520, 27521, 27522, 27523, 27524, 27525, 27526 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1961.12-1961.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 27527, 27528, 27529, 27530, 27531, 27532, 27533, 27534, 27535, 27536, 27537, 27538, 27539, 27540, 27541, 27542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1960.12-1960.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 27543, 27544, 27545, 27546, 27547, 27548, 27549, 27550, 27551, 27552, 27553, 27554, 27555, 27556, 27557, 27558, 27559, 27560, 27561, 27562, 27563, 27564, 27565, 27566, 27567, 27568, 27569, 27570, 27571, 27572, 27573, 27574 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1114.29-1114.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 27321, 27322, 27323, 27324, 27325, 27326, 27327, 27328, 27329, 27330, 27331, 27332, 27333, 27334, 27335, 27336, 27337, 27338, 27339, 27340 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1274.29-1274.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 27341, 27342, 27343, 27344 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1952.11-1952.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 27353, 27354, 27355, 27356, 27357, 27358, 27359, 27360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1953.11-1953.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 27345, 27346, 27347, 27348, 27349, 27350, 27351, 27352 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1954.11-1954.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 27361, 27362, 27363, 27364, 27365, 27366, 27367, 27368, 27369, 27370, 27371, 27372, 27373, 27374, 27375, 27376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1955.12-1955.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 27377, 27378, 27379, 27380, 27381, 27382, 27383, 27384, 27385, 27386, 27387, 27388, 27389, 27390, 27391, 27392 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1956.12-1956.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 27647, 27648, 27649, 27650 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1962.11-1962.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 27651, 27652, 27653, 27654, 27655, 27656, 27657, 27658 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1963.11-1963.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 27659, 27660, 27661, 27662, 27663, 27664, 27665, 27666 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1964.11-1964.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 27667, 27668, 27669, 27670, 27671, 27672, 27673, 27674, 27675, 27676, 27677, 27678, 27679, 27680, 27681, 27682 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1965.12-1965.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 27683, 27684, 27685, 27686, 27687, 27688, 27689, 27690, 27691, 27692, 27693, 27694, 27695, 27696, 27697, 27698 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1966.12-1966.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 27445 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:926.6-926.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 24124, 24125, 24126, 24127 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1967.11-1967.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 24136, 24137, 24138, 24139, 24140, 24141, 24142, 24143 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1968.11-1968.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 24128, 24129, 24130, 24131, 24132, 24133, 24134, 24135 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1969.11-1969.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 24144, 24145, 24146, 24147, 24148, 24149, 24150, 24151, 24152, 24153, 24154, 24155 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1971.12-1971.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 24156, 24157, 24158, 24159, 24160, 24161, 24162, 24163, 24164, 24165, 24166, 24167, 24168, 24169, 24170, 24171 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1970.12-1970.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_Co": {
          "hide_name": 0,
          "bits": [ 27494 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2157.11-2157.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 27749, 27750, 27751, 27752 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2142.11-2142.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 27753, 27754, 27755, 27756, 27757, 27758, 27759, 27760 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2143.11-2143.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 27761, 27762, 27763, 27764, 27765, 27766, 27767, 27768 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2144.11-2144.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 27769, 27770, 27771, 27772, 27773, 27774, 27775, 27776, 27777, 27778, 27779, 27780 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2146.12-2146.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 27781, 27782, 27783, 27784, 27785, 27786, 27787, 27788, 27789, 27790, 27791, 27792, 27793, 27794, 27795, 27796 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2145.12-2145.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 27797, 27798, 27799, 27800, 27801, 27802, 27803, 27804, 27805, 27806, 27807, 27808, 27809, 27810, 27811, 27812, 27813, 27814, 27815, 27816, 27817, 27818, 27819, 27820, 27821, 27822, 27823, 27824, 27825, 27826, 27827, 27828 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1124.29-1124.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 27575, 27576, 27577, 27578, 27579, 27580, 27581, 27582, 27583, 27584, 27585, 27586, 27587, 27588, 27589, 27590, 27591, 27592, 27593, 27594 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1284.29-1284.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 27595, 27596, 27597, 27598 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2137.11-2137.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 27607, 27608, 27609, 27610, 27611, 27612, 27613, 27614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2138.11-2138.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 27599, 27600, 27601, 27602, 27603, 27604, 27605, 27606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2139.11-2139.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 27615, 27616, 27617, 27618, 27619, 27620, 27621, 27622, 27623, 27624, 27625, 27626, 27627, 27628, 27629, 27630 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2140.12-2140.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 27631, 27632, 27633, 27634, 27635, 27636, 27637, 27638, 27639, 27640, 27641, 27642, 27643, 27644, 27645, 27646 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2141.12-2141.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 27901, 27902, 27903, 27904 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2147.11-2147.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 27905, 27906, 27907, 27908, 27909, 27910, 27911, 27912 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2148.11-2148.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 27913, 27914, 27915, 27916, 27917, 27918, 27919, 27920 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2149.11-2149.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 27921, 27922, 27923, 27924, 27925, 27926, 27927, 27928, 27929, 27930, 27931, 27932, 27933, 27934, 27935, 27936 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2150.12-2150.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 27937, 27938, 27939, 27940, 27941, 27942, 27943, 27944, 27945, 27946, 27947, 27948, 27949, 27950, 27951, 27952 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2151.12-2151.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 27699 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:936.6-936.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 24377, 24378, 24379, 24380 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2152.11-2152.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 24389, 24390, 24391, 24392, 24393, 24394, 24395, 24396 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2153.11-2153.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 24381, 24382, 24383, 24384, 24385, 24386, 24387, 24388 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2154.11-2154.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 24397, 24398, 24399, 24400, 24401, 24402, 24403, 24404, 24405, 24406, 24407, 24408 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2156.12-2156.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 24409, 24410, 24411, 24412, 24413, 24414, 24415, 24416, 24417, 24418, 24419, 24420, 24421, 24422, 24423, 24424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2155.12-2155.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_Co": {
          "hide_name": 0,
          "bits": [ 27748 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2342.11-2342.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 28003, 28004, 28005, 28006 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2327.11-2327.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 28007, 28008, 28009, 28010, 28011, 28012, 28013, 28014 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2328.11-2328.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 28015, 28016, 28017, 28018, 28019, 28020, 28021, 28022 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2329.11-2329.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 28023, 28024, 28025, 28026, 28027, 28028, 28029, 28030, 28031, 28032, 28033, 28034 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2331.12-2331.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 28035, 28036, 28037, 28038, 28039, 28040, 28041, 28042, 28043, 28044, 28045, 28046, 28047, 28048, 28049, 28050 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2330.12-2330.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 28051, 28052, 28053, 28054, 28055, 28056, 28057, 28058, 28059, 28060, 28061, 28062, 28063, 28064, 28065, 28066, 28067, 28068, 28069, 28070, 28071, 28072, 28073, 28074, 28075, 28076, 28077, 28078, 28079, 28080, 28081, 28082 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1134.29-1134.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 27829, 27830, 27831, 27832, 27833, 27834, 27835, 27836, 27837, 27838, 27839, 27840, 27841, 27842, 27843, 27844, 27845, 27846, 27847, 27848 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1294.29-1294.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 27849, 27850, 27851, 27852 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2322.11-2322.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 27861, 27862, 27863, 27864, 27865, 27866, 27867, 27868 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2323.11-2323.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 27853, 27854, 27855, 27856, 27857, 27858, 27859, 27860 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2324.11-2324.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 27869, 27870, 27871, 27872, 27873, 27874, 27875, 27876, 27877, 27878, 27879, 27880, 27881, 27882, 27883, 27884 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2325.12-2325.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 27885, 27886, 27887, 27888, 27889, 27890, 27891, 27892, 27893, 27894, 27895, 27896, 27897, 27898, 27899, 27900 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2326.12-2326.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 28155, 28156, 28157, 28158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2332.11-2332.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 28159, 28160, 28161, 28162, 28163, 28164, 28165, 28166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2333.11-2333.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 28167, 28168, 28169, 28170, 28171, 28172, 28173, 28174 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2334.11-2334.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 28175, 28176, 28177, 28178, 28179, 28180, 28181, 28182, 28183, 28184, 28185, 28186, 28187, 28188, 28189, 28190 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2335.12-2335.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 28191, 28192, 28193, 28194, 28195, 28196, 28197, 28198, 28199, 28200, 28201, 28202, 28203, 28204, 28205, 28206 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2336.12-2336.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 27953 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:946.6-946.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 24505, 24506, 24507, 24508 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2337.11-2337.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 24517, 24518, 24519, 24520, 24521, 24522, 24523, 24524 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2338.11-2338.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 24509, 24510, 24511, 24512, 24513, 24514, 24515, 24516 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2339.11-2339.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 24525, 24526, 24527, 24528, 24529, 24530, 24531, 24532, 24533, 24534, 24535, 24536 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2341.12-2341.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 24537, 24538, 24539, 24540, 24541, 24542, 24543, 24544, 24545, 24546, 24547, 24548, 24549, 24550, 24551, 24552 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2340.12-2340.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_Co": {
          "hide_name": 0,
          "bits": [ 28002 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2527.11-2527.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 28257, 28258, 28259, 28260 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2512.11-2512.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 28261, 28262, 28263, 28264, 28265, 28266, 28267, 28268 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2513.11-2513.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 28269, 28270, 28271, 28272, 28273, 28274, 28275, 28276 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2514.11-2514.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 28277, 28278, 28279, 28280, 28281, 28282, 28283, 28284, 28285, 28286, 28287, 28288 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2516.12-2516.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 28289, 28290, 28291, 28292, 28293, 28294, 28295, 28296, 28297, 28298, 28299, 28300, 28301, 28302, 28303, 28304 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2515.12-2515.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 28305, 28306, 28307, 28308, 28309, 28310, 28311, 28312, 28313, 28314, 28315, 28316, 28317, 28318, 28319, 28320, 28321, 28322, 28323, 28324, 28325, 28326, 28327, 28328, 28329, 28330, 28331, 28332, 28333, 28334, 28335, 28336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1144.29-1144.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 28083, 28084, 28085, 28086, 28087, 28088, 28089, 28090, 28091, 28092, 28093, 28094, 28095, 28096, 28097, 28098, 28099, 28100, 28101, 28102 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1304.29-1304.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 28103, 28104, 28105, 28106 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2507.11-2507.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 28115, 28116, 28117, 28118, 28119, 28120, 28121, 28122 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2508.11-2508.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 28107, 28108, 28109, 28110, 28111, 28112, 28113, 28114 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2509.11-2509.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 28123, 28124, 28125, 28126, 28127, 28128, 28129, 28130, 28131, 28132, 28133, 28134, 28135, 28136, 28137, 28138 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2510.12-2510.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 28139, 28140, 28141, 28142, 28143, 28144, 28145, 28146, 28147, 28148, 28149, 28150, 28151, 28152, 28153, 28154 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2511.12-2511.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 28409, 28410, 28411, 28412 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2517.11-2517.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 28413, 28414, 28415, 28416, 28417, 28418, 28419, 28420 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2518.11-2518.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 28421, 28422, 28423, 28424, 28425, 28426, 28427, 28428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2519.11-2519.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 28429, 28430, 28431, 28432, 28433, 28434, 28435, 28436, 28437, 28438, 28439, 28440, 28441, 28442, 28443, 28444 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2520.12-2520.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 28445, 28446, 28447, 28448, 28449, 28450, 28451, 28452, 28453, 28454, 28455, 28456, 28457, 28458, 28459, 28460 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2521.12-2521.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 28207 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:956.6-956.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 24758, 24759, 24760, 24761 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2522.11-2522.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 24770, 24771, 24772, 24773, 24774, 24775, 24776, 24777 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2523.11-2523.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 24762, 24763, 24764, 24765, 24766, 24767, 24768, 24769 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2524.11-2524.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 24778, 24779, 24780, 24781, 24782, 24783, 24784, 24785, 24786, 24787, 24788, 24789 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2526.12-2526.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 24790, 24791, 24792, 24793, 24794, 24795, 24796, 24797, 24798, 24799, 24800, 24801, 24802, 24803, 24804, 24805 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2525.12-2525.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_Co": {
          "hide_name": 0,
          "bits": [ 28256 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2712.11-2712.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 28511, 28512, 28513, 28514 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2697.11-2697.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 28515, 28516, 28517, 28518, 28519, 28520, 28521, 28522 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2698.11-2698.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 28523, 28524, 28525, 28526, 28527, 28528, 28529, 28530 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2699.11-2699.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 28531, 28532, 28533, 28534, 28535, 28536, 28537, 28538, 28539, 28540, 28541, 28542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2701.12-2701.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 28543, 28544, 28545, 28546, 28547, 28548, 28549, 28550, 28551, 28552, 28553, 28554, 28555, 28556, 28557, 28558 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2700.12-2700.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 28559, 28560, 28561, 28562, 28563, 28564, 28565, 28566, 28567, 28568, 28569, 28570, 28571, 28572, 28573, 28574, 28575, 28576, 28577, 28578, 28579, 28580, 28581, 28582, 28583, 28584, 28585, 28586, 28587, 28588, 28589, 28590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1154.29-1154.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 28337, 28338, 28339, 28340, 28341, 28342, 28343, 28344, 28345, 28346, 28347, 28348, 28349, 28350, 28351, 28352, 28353, 28354, 28355, 28356 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1314.29-1314.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 28357, 28358, 28359, 28360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2692.11-2692.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 28369, 28370, 28371, 28372, 28373, 28374, 28375, 28376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2693.11-2693.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 28361, 28362, 28363, 28364, 28365, 28366, 28367, 28368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2694.11-2694.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 28377, 28378, 28379, 28380, 28381, 28382, 28383, 28384, 28385, 28386, 28387, 28388, 28389, 28390, 28391, 28392 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2695.12-2695.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 28393, 28394, 28395, 28396, 28397, 28398, 28399, 28400, 28401, 28402, 28403, 28404, 28405, 28406, 28407, 28408 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2696.12-2696.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 28663, 28664, 28665, 28666 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2702.11-2702.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 28667, 28668, 28669, 28670, 28671, 28672, 28673, 28674 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2703.11-2703.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 28675, 28676, 28677, 28678, 28679, 28680, 28681, 28682 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2704.11-2704.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 28683, 28684, 28685, 28686, 28687, 28688, 28689, 28690, 28691, 28692, 28693, 28694, 28695, 28696, 28697, 28698 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2705.12-2705.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 28699, 28700, 28701, 28702, 28703, 28704, 28705, 28706, 28707, 28708, 28709, 28710, 28711, 28712, 28713, 28714 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2706.12-2706.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 28461 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:966.6-966.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 24886, 24887, 24888, 24889 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2707.11-2707.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 24898, 24899, 24900, 24901, 24902, 24903, 24904, 24905 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2708.11-2708.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 24890, 24891, 24892, 24893, 24894, 24895, 24896, 24897 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2709.11-2709.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 24906, 24907, 24908, 24909, 24910, 24911, 24912, 24913, 24914, 24915, 24916, 24917 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2711.12-2711.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 24918, 24919, 24920, 24921, 24922, 24923, 24924, 24925, 24926, 24927, 24928, 24929, 24930, 24931, 24932, 24933 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2710.12-2710.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_Co": {
          "hide_name": 0,
          "bits": [ 28510 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2897.11-2897.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 28765, 28766, 28767, 28768 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2882.11-2882.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 28769, 28770, 28771, 28772, 28773, 28774, 28775, 28776 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2883.11-2883.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 28777, 28778, 28779, 28780, 28781, 28782, 28783, 28784 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2884.11-2884.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 28785, 28786, 28787, 28788, 28789, 28790, 28791, 28792, 28793, 28794, 28795, 28796 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2886.12-2886.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 28797, 28798, 28799, 28800, 28801, 28802, 28803, 28804, 28805, 28806, 28807, 28808, 28809, 28810, 28811, 28812 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2885.12-2885.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 28813, 28814, 28815, 28816, 28817, 28818, 28819, 28820, 28821, 28822, 28823, 28824, 28825, 28826, 28827, 28828, 28829, 28830, 28831, 28832, 28833, 28834, 28835, 28836, 28837, 28838, 28839, 28840, 28841, 28842, 28843, 28844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1164.29-1164.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 28591, 28592, 28593, 28594, 28595, 28596, 28597, 28598, 28599, 28600, 28601, 28602, 28603, 28604, 28605, 28606, 28607, 28608, 28609, 28610 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1324.29-1324.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 28611, 28612, 28613, 28614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2877.11-2877.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 28623, 28624, 28625, 28626, 28627, 28628, 28629, 28630 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2878.11-2878.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 28615, 28616, 28617, 28618, 28619, 28620, 28621, 28622 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2879.11-2879.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 28631, 28632, 28633, 28634, 28635, 28636, 28637, 28638, 28639, 28640, 28641, 28642, 28643, 28644, 28645, 28646 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2880.12-2880.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 28647, 28648, 28649, 28650, 28651, 28652, 28653, 28654, 28655, 28656, 28657, 28658, 28659, 28660, 28661, 28662 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2881.12-2881.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 28917, 28918, 28919, 28920 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2887.11-2887.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 28921, 28922, 28923, 28924, 28925, 28926, 28927, 28928 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2888.11-2888.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 28929, 28930, 28931, 28932, 28933, 28934, 28935, 28936 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2889.11-2889.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 28937, 28938, 28939, 28940, 28941, 28942, 28943, 28944, 28945, 28946, 28947, 28948, 28949, 28950, 28951, 28952 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2890.12-2890.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 28953, 28954, 28955, 28956, 28957, 28958, 28959, 28960, 28961, 28962, 28963, 28964, 28965, 28966, 28967, 28968 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2891.12-2891.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 28715 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:976.6-976.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 25139, 25140, 25141, 25142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2892.11-2892.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 25151, 25152, 25153, 25154, 25155, 25156, 25157, 25158 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2893.11-2893.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 25143, 25144, 25145, 25146, 25147, 25148, 25149, 25150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2894.11-2894.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 25159, 25160, 25161, 25162, 25163, 25164, 25165, 25166, 25167, 25168, 25169, 25170 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2896.12-2896.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 25171, 25172, 25173, 25174, 25175, 25176, 25177, 25178, 25179, 25180, 25181, 25182, 25183, 25184, 25185, 25186 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2895.12-2895.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_Co": {
          "hide_name": 0,
          "bits": [ 28764 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3082.11-3082.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 29018, 29019, 29020, 29021 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3067.11-3067.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 29022, 29023, 29024, 29025, 29026, 29027, 29028, 29029 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3068.11-3068.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 29030, 29031, 29032, 29033, 29034, 29035, 29036, 29037 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3069.11-3069.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 29038, 29039, 29040, 29041, 29042, 29043, 29044, 29045, 29046, 29047, 29048, 29049 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3071.12-3071.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 29050, 29051, 29052, 29053, 29054, 29055, 29056, 29057, 29058, 29059, 29060, 29061, 29062, 29063, 29064, 29065 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3070.12-3070.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 29066, 29067, 29068, 29069, 29070, 29071, 29072, 29073, 29074, 29075, 29076, 29077, 29078, 29079, 29080, 29081, 29082, 29083, 29084, 29085, 29086, 29087, 29088, 29089, 29090, 29091, 29092, 29093, 29094, 29095, 29096, 29097 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1174.29-1174.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 28845, 28846, 28847, 28848, 28849, 28850, 28851, 28852, 28853, 28854, 28855, 28856, 28857, 28858, 28859, 28860, 28861, 28862, 28863, 28864 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1334.29-1334.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 28865, 28866, 28867, 28868 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3062.11-3062.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 28877, 28878, 28879, 28880, 28881, 28882, 28883, 28884 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3063.11-3063.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 28869, 28870, 28871, 28872, 28873, 28874, 28875, 28876 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3064.11-3064.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 28885, 28886, 28887, 28888, 28889, 28890, 28891, 28892, 28893, 28894, 28895, 28896, 28897, 28898, 28899, 28900 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3065.12-3065.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 28901, 28902, 28903, 28904, 28905, 28906, 28907, 28908, 28909, 28910, 28911, 28912, 28913, 28914, 28915, 28916 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3066.12-3066.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 25820, 25821, 25822, 25823 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3072.11-3072.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 25848, 25849, 25850, 25851, 25852, 25853, 25854, 25855 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3073.11-3073.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 25840, 25841, 25842, 25843, 25844, 25845, 25846, 25847 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3074.11-3074.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 25872, 25873, 25874, 25875, 25876, 25877, 25878, 25879, 25880, 25881, 25882, 25883, 25884, 25885, 25886, 25887 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3075.12-3075.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 25904, 25905, 25906, 25907, 25908, 25909, 25910, 25911, 25912, 25913, 25914, 25915, 25916, 25917, 25918, 25919 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3076.12-3076.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 28969 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:986.6-986.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 25267, 25268, 25269, 25270 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3077.11-3077.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 25279, 25280, 25281, 25282, 25283, 25284, 25285, 25286 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3078.11-3078.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 25271, 25272, 25273, 25274, 25275, 25276, 25277, 25278 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3079.11-3079.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 25287, 25288, 25289, 25290, 25291, 25292, 25293, 25294, 25295, 25296, 25297, 25298 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3081.12-3081.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 25299, 25300, 25301, 25302, 25303, 25304, 25305, 25306, 25307, 25308, 25309, 25310, 25311, 25312, 25313, 25314 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3080.12-3080.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X7_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X7_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1074.29-1074.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 29167, 29168, 29169, 29170, 29171, 29172, 29173, 29174, 29175, 29176, 29177, 29178, 29179, 29180, 29181, 29182, 29183, 29184, 29185, 29186 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1245.29-1245.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 29239, 29240, 29241, 29242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1443.11-1443.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 29243, 29244, 29245, 29246, 29247, 29248, 29249, 29250 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1444.11-1444.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 29251, 29252, 29253, 29254, 29255, 29256, 29257, 29258 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1445.11-1445.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 29259, 29260, 29261, 29262, 29263, 29264, 29265, 29266, 29267, 29268, 29269, 29270, 29271, 29272, 29273, 29274 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1446.12-1446.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 29275, 29276, 29277, 29278, 29279, 29280, 29281, 29282, 29283, 29284, 29285, 29286, 29287, 29288, 29289, 29290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1447.12-1447.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 29292 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:897.6-897.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_Co": {
          "hide_name": 0,
          "bits": [ 29294 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3288.11-3288.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_E1BEG": {
          "hide_name": 0,
          "bits": [ 29295, 29296, 29297, 29298 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3273.11-3273.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_E2BEG": {
          "hide_name": 0,
          "bits": [ 29299, 29300, 29301, 29302, 29303, 29304, 29305, 29306 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3274.11-3274.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_E2BEGb": {
          "hide_name": 0,
          "bits": [ 29307, 29308, 29309, 29310, 29311, 29312, 29313, 29314 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3275.11-3275.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_E6BEG": {
          "hide_name": 0,
          "bits": [ 29315, 29316, 29317, 29318, 29319, 29320, 29321, 29322, 29323, 29324, 29325, 29326 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3277.12-3277.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_EE4BEG": {
          "hide_name": 0,
          "bits": [ 29327, 29328, 29329, 29330, 29331, 29332, 29333, 29334, 29335, 29336, 29337, 29338, 29339, 29340, 29341, 29342 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3276.12-3276.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 29343, 29344, 29345, 29346, 29347, 29348, 29349, 29350, 29351, 29352, 29353, 29354, 29355, 29356, 29357, 29358, 29359, 29360, 29361, 29362, 29363, 29364, 29365, 29366, 29367, 29368, 29369, 29370, 29371, 29372, 29373, 29374 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1185.29-1185.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 29395, 29396, 29397, 29398, 29399, 29400, 29401, 29402, 29403, 29404, 29405, 29406, 29407, 29408, 29409, 29410, 29411, 29412, 29413, 29414 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1345.29-1345.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 29415, 29416, 29417, 29418 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3268.11-3268.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 29423, 29424, 29425, 29426, 29427, 29428, 29429, 29430 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3269.11-3269.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 29431, 29432, 29433, 29434, 29435, 29436, 29437, 29438 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3270.11-3270.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 29455, 29456, 29457, 29458, 29459, 29460, 29461, 29462, 29463, 29464, 29465, 29466, 29467, 29468, 29469, 29470 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3271.12-3271.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_NN4BEG": {
          "hide_name": 0,
          "bits": [ 29487, 29488, 29489, 29490, 29491, 29492, 29493, 29494, 29495, 29496, 29497, 29498, 29499, 29500, 29501, 29502 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3272.12-3272.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 29519, 29520, 29521, 29522 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3278.11-3278.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 29527, 29528, 29529, 29530, 29531, 29532, 29533, 29534 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3279.11-3279.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 29535, 29536, 29537, 29538, 29539, 29540, 29541, 29542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3280.11-3280.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 29559, 29560, 29561, 29562, 29563, 29564, 29565, 29566, 29567, 29568, 29569, 29570, 29571, 29572, 29573, 29574 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3281.12-3281.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_SS4BEG": {
          "hide_name": 0,
          "bits": [ 29591, 29592, 29593, 29594, 29595, 29596, 29597, 29598, 29599, 29600, 29601, 29602, 29603, 29604, 29605, 29606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3282.12-3282.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 29624 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:997.6-997.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 25922, 25923, 25924, 25925 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3283.11-3283.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 25934, 25935, 25936, 25937, 25938, 25939, 25940, 25941 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3284.11-3284.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 25926, 25927, 25928, 25929, 25930, 25931, 25932, 25933 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3285.11-3285.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 25942, 25943, 25944, 25945, 25946, 25947, 25948, 25949, 25950, 25951, 25952, 25953 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3287.12-3287.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 25954, 25955, 25956, 25957, 25958, 25959, 25960, 25961, 25962, 25963, 25964, 25965, 25966, 25967, 25968, 25969 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3286.12-3286.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_Co": {
          "hide_name": 0,
          "bits": [ 29293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3473.11-3473.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_E1BEG": {
          "hide_name": 0,
          "bits": [ 29674, 29675, 29676, 29677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3458.11-3458.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_E2BEG": {
          "hide_name": 0,
          "bits": [ 29678, 29679, 29680, 29681, 29682, 29683, 29684, 29685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3459.11-3459.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_E2BEGb": {
          "hide_name": 0,
          "bits": [ 29686, 29687, 29688, 29689, 29690, 29691, 29692, 29693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3460.11-3460.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_E6BEG": {
          "hide_name": 0,
          "bits": [ 29694, 29695, 29696, 29697, 29698, 29699, 29700, 29701, 29702, 29703, 29704, 29705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3462.12-3462.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_EE4BEG": {
          "hide_name": 0,
          "bits": [ 29706, 29707, 29708, 29709, 29710, 29711, 29712, 29713, 29714, 29715, 29716, 29717, 29718, 29719, 29720, 29721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3461.12-3461.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 29722, 29723, 29724, 29725, 29726, 29727, 29728, 29729, 29730, 29731, 29732, 29733, 29734, 29735, 29736, 29737, 29738, 29739, 29740, 29741, 29742, 29743, 29744, 29745, 29746, 29747, 29748, 29749, 29750, 29751, 29752, 29753 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1195.29-1195.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 29375, 29376, 29377, 29378, 29379, 29380, 29381, 29382, 29383, 29384, 29385, 29386, 29387, 29388, 29389, 29390, 29391, 29392, 29393, 29394 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1355.29-1355.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 29419, 29420, 29421, 29422 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3453.11-3453.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 29447, 29448, 29449, 29450, 29451, 29452, 29453, 29454 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3454.11-3454.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 29439, 29440, 29441, 29442, 29443, 29444, 29445, 29446 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3455.11-3455.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 29471, 29472, 29473, 29474, 29475, 29476, 29477, 29478, 29479, 29480, 29481, 29482, 29483, 29484, 29485, 29486 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3456.12-3456.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_NN4BEG": {
          "hide_name": 0,
          "bits": [ 29503, 29504, 29505, 29506, 29507, 29508, 29509, 29510, 29511, 29512, 29513, 29514, 29515, 29516, 29517, 29518 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3457.12-3457.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 29826, 29827, 29828, 29829 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3463.11-3463.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 29830, 29831, 29832, 29833, 29834, 29835, 29836, 29837 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3464.11-3464.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 29838, 29839, 29840, 29841, 29842, 29843, 29844, 29845 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3465.11-3465.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 29846, 29847, 29848, 29849, 29850, 29851, 29852, 29853, 29854, 29855, 29856, 29857, 29858, 29859, 29860, 29861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3466.12-3466.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_SS4BEG": {
          "hide_name": 0,
          "bits": [ 29862, 29863, 29864, 29865, 29866, 29867, 29868, 29869, 29870, 29871, 29872, 29873, 29874, 29875, 29876, 29877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3467.12-3467.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 29623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1007.6-1007.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 26176, 26177, 26178, 26179 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3468.11-3468.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 26188, 26189, 26190, 26191, 26192, 26193, 26194, 26195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3469.11-3469.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 26180, 26181, 26182, 26183, 26184, 26185, 26186, 26187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3470.11-3470.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 26196, 26197, 26198, 26199, 26200, 26201, 26202, 26203, 26204, 26205, 26206, 26207 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3472.12-3472.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 26208, 26209, 26210, 26211, 26212, 26213, 26214, 26215, 26216, 26217, 26218, 26219, 26220, 26221, 26222, 26223 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3471.12-3471.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_Co": {
          "hide_name": 0,
          "bits": [ 29673 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3658.11-3658.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_E1BEG": {
          "hide_name": 0,
          "bits": [ 29928, 29929, 29930, 29931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3643.11-3643.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_E2BEG": {
          "hide_name": 0,
          "bits": [ 29932, 29933, 29934, 29935, 29936, 29937, 29938, 29939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3644.11-3644.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_E2BEGb": {
          "hide_name": 0,
          "bits": [ 29940, 29941, 29942, 29943, 29944, 29945, 29946, 29947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3645.11-3645.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_E6BEG": {
          "hide_name": 0,
          "bits": [ 29948, 29949, 29950, 29951, 29952, 29953, 29954, 29955, 29956, 29957, 29958, 29959 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3647.12-3647.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_EE4BEG": {
          "hide_name": 0,
          "bits": [ 29960, 29961, 29962, 29963, 29964, 29965, 29966, 29967, 29968, 29969, 29970, 29971, 29972, 29973, 29974, 29975 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3646.12-3646.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 29976, 29977, 29978, 29979, 29980, 29981, 29982, 29983, 29984, 29985, 29986, 29987, 29988, 29989, 29990, 29991, 29992, 29993, 29994, 29995, 29996, 29997, 29998, 29999, 30000, 30001, 30002, 30003, 30004, 30005, 30006, 30007 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1205.29-1205.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 29754, 29755, 29756, 29757, 29758, 29759, 29760, 29761, 29762, 29763, 29764, 29765, 29766, 29767, 29768, 29769, 29770, 29771, 29772, 29773 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1365.29-1365.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 29774, 29775, 29776, 29777 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3638.11-3638.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 29786, 29787, 29788, 29789, 29790, 29791, 29792, 29793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3639.11-3639.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 29778, 29779, 29780, 29781, 29782, 29783, 29784, 29785 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3640.11-3640.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 29794, 29795, 29796, 29797, 29798, 29799, 29800, 29801, 29802, 29803, 29804, 29805, 29806, 29807, 29808, 29809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3641.12-3641.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_NN4BEG": {
          "hide_name": 0,
          "bits": [ 29810, 29811, 29812, 29813, 29814, 29815, 29816, 29817, 29818, 29819, 29820, 29821, 29822, 29823, 29824, 29825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3642.12-3642.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 30080, 30081, 30082, 30083 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3648.11-3648.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 30084, 30085, 30086, 30087, 30088, 30089, 30090, 30091 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3649.11-3649.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 30092, 30093, 30094, 30095, 30096, 30097, 30098, 30099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3650.11-3650.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 30100, 30101, 30102, 30103, 30104, 30105, 30106, 30107, 30108, 30109, 30110, 30111, 30112, 30113, 30114, 30115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3651.12-3651.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_SS4BEG": {
          "hide_name": 0,
          "bits": [ 30116, 30117, 30118, 30119, 30120, 30121, 30122, 30123, 30124, 30125, 30126, 30127, 30128, 30129, 30130, 30131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3652.12-3652.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 29878 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1017.6-1017.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 26430, 26431, 26432, 26433 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3653.11-3653.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 26442, 26443, 26444, 26445, 26446, 26447, 26448, 26449 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3654.11-3654.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 26434, 26435, 26436, 26437, 26438, 26439, 26440, 26441 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3655.11-3655.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 26450, 26451, 26452, 26453, 26454, 26455, 26456, 26457, 26458, 26459, 26460, 26461 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3657.12-3657.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 26462, 26463, 26464, 26465, 26466, 26467, 26468, 26469, 26470, 26471, 26472, 26473, 26474, 26475, 26476, 26477 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3656.12-3656.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_Co": {
          "hide_name": 0,
          "bits": [ 29927 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3843.11-3843.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_E1BEG": {
          "hide_name": 0,
          "bits": [ 30182, 30183, 30184, 30185 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3828.11-3828.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_E2BEG": {
          "hide_name": 0,
          "bits": [ 30186, 30187, 30188, 30189, 30190, 30191, 30192, 30193 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3829.11-3829.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_E2BEGb": {
          "hide_name": 0,
          "bits": [ 30194, 30195, 30196, 30197, 30198, 30199, 30200, 30201 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3830.11-3830.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_E6BEG": {
          "hide_name": 0,
          "bits": [ 30202, 30203, 30204, 30205, 30206, 30207, 30208, 30209, 30210, 30211, 30212, 30213 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3832.12-3832.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_EE4BEG": {
          "hide_name": 0,
          "bits": [ 30214, 30215, 30216, 30217, 30218, 30219, 30220, 30221, 30222, 30223, 30224, 30225, 30226, 30227, 30228, 30229 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3831.12-3831.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 30230, 30231, 30232, 30233, 30234, 30235, 30236, 30237, 30238, 30239, 30240, 30241, 30242, 30243, 30244, 30245, 30246, 30247, 30248, 30249, 30250, 30251, 30252, 30253, 30254, 30255, 30256, 30257, 30258, 30259, 30260, 30261 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1215.29-1215.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 30008, 30009, 30010, 30011, 30012, 30013, 30014, 30015, 30016, 30017, 30018, 30019, 30020, 30021, 30022, 30023, 30024, 30025, 30026, 30027 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1375.29-1375.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 30028, 30029, 30030, 30031 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3823.11-3823.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 30040, 30041, 30042, 30043, 30044, 30045, 30046, 30047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3824.11-3824.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 30032, 30033, 30034, 30035, 30036, 30037, 30038, 30039 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3825.11-3825.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 30048, 30049, 30050, 30051, 30052, 30053, 30054, 30055, 30056, 30057, 30058, 30059, 30060, 30061, 30062, 30063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3826.12-3826.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_NN4BEG": {
          "hide_name": 0,
          "bits": [ 30064, 30065, 30066, 30067, 30068, 30069, 30070, 30071, 30072, 30073, 30074, 30075, 30076, 30077, 30078, 30079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3827.12-3827.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 30334, 30335, 30336, 30337 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3833.11-3833.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 30338, 30339, 30340, 30341, 30342, 30343, 30344, 30345 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3834.11-3834.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 30346, 30347, 30348, 30349, 30350, 30351, 30352, 30353 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3835.11-3835.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 30354, 30355, 30356, 30357, 30358, 30359, 30360, 30361, 30362, 30363, 30364, 30365, 30366, 30367, 30368, 30369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3836.12-3836.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_SS4BEG": {
          "hide_name": 0,
          "bits": [ 30370, 30371, 30372, 30373, 30374, 30375, 30376, 30377, 30378, 30379, 30380, 30381, 30382, 30383, 30384, 30385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3837.12-3837.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 30132 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1027.6-1027.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 26684, 26685, 26686, 26687 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3838.11-3838.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 26696, 26697, 26698, 26699, 26700, 26701, 26702, 26703 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3839.11-3839.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 26688, 26689, 26690, 26691, 26692, 26693, 26694, 26695 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3840.11-3840.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 26704, 26705, 26706, 26707, 26708, 26709, 26710, 26711, 26712, 26713, 26714, 26715 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3842.12-3842.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 26716, 26717, 26718, 26719, 26720, 26721, 26722, 26723, 26724, 26725, 26726, 26727, 26728, 26729, 26730, 26731 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3841.12-3841.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_Co": {
          "hide_name": 0,
          "bits": [ 30181 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4028.11-4028.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_E1BEG": {
          "hide_name": 0,
          "bits": [ 30436, 30437, 30438, 30439 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4013.11-4013.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_E2BEG": {
          "hide_name": 0,
          "bits": [ 30440, 30441, 30442, 30443, 30444, 30445, 30446, 30447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4014.11-4014.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_E2BEGb": {
          "hide_name": 0,
          "bits": [ 30448, 30449, 30450, 30451, 30452, 30453, 30454, 30455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4015.11-4015.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_E6BEG": {
          "hide_name": 0,
          "bits": [ 30456, 30457, 30458, 30459, 30460, 30461, 30462, 30463, 30464, 30465, 30466, 30467 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4017.12-4017.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_EE4BEG": {
          "hide_name": 0,
          "bits": [ 30468, 30469, 30470, 30471, 30472, 30473, 30474, 30475, 30476, 30477, 30478, 30479, 30480, 30481, 30482, 30483 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4016.12-4016.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 30484, 30485, 30486, 30487, 30488, 30489, 30490, 30491, 30492, 30493, 30494, 30495, 30496, 30497, 30498, 30499, 30500, 30501, 30502, 30503, 30504, 30505, 30506, 30507, 30508, 30509, 30510, 30511, 30512, 30513, 30514, 30515 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1225.29-1225.51"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 30262, 30263, 30264, 30265, 30266, 30267, 30268, 30269, 30270, 30271, 30272, 30273, 30274, 30275, 30276, 30277, 30278, 30279, 30280, 30281 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1385.29-1385.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 30282, 30283, 30284, 30285 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4008.11-4008.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 30294, 30295, 30296, 30297, 30298, 30299, 30300, 30301 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4009.11-4009.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 30286, 30287, 30288, 30289, 30290, 30291, 30292, 30293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4010.11-4010.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 30302, 30303, 30304, 30305, 30306, 30307, 30308, 30309, 30310, 30311, 30312, 30313, 30314, 30315, 30316, 30317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4011.12-4011.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_NN4BEG": {
          "hide_name": 0,
          "bits": [ 30318, 30319, 30320, 30321, 30322, 30323, 30324, 30325, 30326, 30327, 30328, 30329, 30330, 30331, 30332, 30333 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4012.12-4012.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 30588, 30589, 30590, 30591 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4018.11-4018.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 30592, 30593, 30594, 30595, 30596, 30597, 30598, 30599 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4019.11-4019.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 30600, 30601, 30602, 30603, 30604, 30605, 30606, 30607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4020.11-4020.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 30608, 30609, 30610, 30611, 30612, 30613, 30614, 30615, 30616, 30617, 30618, 30619, 30620, 30621, 30622, 30623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4021.12-4021.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_SS4BEG": {
          "hide_name": 0,
          "bits": [ 30624, 30625, 30626, 30627, 30628, 30629, 30630, 30631, 30632, 30633, 30634, 30635, 30636, 30637, 30638, 30639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4022.12-4022.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 30386 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1037.6-1037.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 26938, 26939, 26940, 26941 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4023.11-4023.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 26950, 26951, 26952, 26953, 26954, 26955, 26956, 26957 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4024.11-4024.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 26942, 26943, 26944, 26945, 26946, 26947, 26948, 26949 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4025.11-4025.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 26958, 26959, 26960, 26961, 26962, 26963, 26964, 26965, 26966, 26967, 26968, 26969 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4027.12-4027.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 26970, 26971, 26972, 26973, 26974, 26975, 26976, 26977, 26978, 26979, 26980, 26981, 26982, 26983, 26984, 26985 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4026.12-4026.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_Co": {
          "hide_name": 0,
          "bits": [ 30435 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4087.11-4087.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 30516, 30517, 30518, 30519, 30520, 30521, 30522, 30523, 30524, 30525, 30526, 30527, 30528, 30529, 30530, 30531, 30532, 30533, 30534, 30535 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1395.29-1395.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 30536, 30537, 30538, 30539 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4082.11-4082.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 30548, 30549, 30550, 30551, 30552, 30553, 30554, 30555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4083.11-4083.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 30540, 30541, 30542, 30543, 30544, 30545, 30546, 30547 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4084.11-4084.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 30556, 30557, 30558, 30559, 30560, 30561, 30562, 30563, 30564, 30565, 30566, 30567, 30568, 30569, 30570, 30571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4085.12-4085.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_NN4BEG": {
          "hide_name": 0,
          "bits": [ 30572, 30573, 30574, 30575, 30576, 30577, 30578, 30579, 30580, 30581, 30582, 30583, 30584, 30585, 30586, 30587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4086.12-4086.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 30640 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1047.6-1047.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_Co": {
          "hide_name": 0,
          "bits": [ 29146 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1623.11-1623.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 30690, 30691, 30692, 30693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1608.11-1608.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 30694, 30695, 30696, 30697, 30698, 30699, 30700, 30701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1609.11-1609.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 30702, 30703, 30704, 30705, 30706, 30707, 30708, 30709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1610.11-1610.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 30710, 30711, 30712, 30713, 30714, 30715, 30716, 30717, 30718, 30719, 30720, 30721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1612.12-1612.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 30722, 30723, 30724, 30725, 30726, 30727, 30728, 30729, 30730, 30731, 30732, 30733, 30734, 30735, 30736, 30737 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1611.12-1611.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 30738, 30739, 30740, 30741, 30742, 30743, 30744, 30745, 30746, 30747, 30748, 30749, 30750, 30751, 30752, 30753, 30754, 30755, 30756, 30757, 30758, 30759, 30760, 30761, 30762, 30763, 30764, 30765, 30766, 30767, 30768, 30769 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1095.29-1095.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 29147, 29148, 29149, 29150, 29151, 29152, 29153, 29154, 29155, 29156, 29157, 29158, 29159, 29160, 29161, 29162, 29163, 29164, 29165, 29166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1255.29-1255.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 29187, 29188, 29189, 29190 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1603.11-1603.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 29199, 29200, 29201, 29202, 29203, 29204, 29205, 29206 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1604.11-1604.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 29191, 29192, 29193, 29194, 29195, 29196, 29197, 29198 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1605.11-1605.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 29207, 29208, 29209, 29210, 29211, 29212, 29213, 29214, 29215, 29216, 29217, 29218, 29219, 29220, 29221, 29222 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1606.12-1606.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 29223, 29224, 29225, 29226, 29227, 29228, 29229, 29230, 29231, 29232, 29233, 29234, 29235, 29236, 29237, 29238 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1607.12-1607.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 30842, 30843, 30844, 30845 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1613.11-1613.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 30846, 30847, 30848, 30849, 30850, 30851, 30852, 30853 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1614.11-1614.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 30854, 30855, 30856, 30857, 30858, 30859, 30860, 30861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1615.11-1615.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 30862, 30863, 30864, 30865, 30866, 30867, 30868, 30869, 30870, 30871, 30872, 30873, 30874, 30875, 30876, 30877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1616.12-1616.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 30878, 30879, 30880, 30881, 30882, 30883, 30884, 30885, 30886, 30887, 30888, 30889, 30890, 30891, 30892, 30893 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1617.12-1617.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 29291 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:907.6-907.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 27192, 27193, 27194, 27195 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1618.11-1618.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 27204, 27205, 27206, 27207, 27208, 27209, 27210, 27211 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1619.11-1619.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 27196, 27197, 27198, 27199, 27200, 27201, 27202, 27203 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1620.11-1620.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 27212, 27213, 27214, 27215, 27216, 27217, 27218, 27219, 27220, 27221, 27222, 27223 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1622.12-1622.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 27224, 27225, 27226, 27227, 27228, 27229, 27230, 27231, 27232, 27233, 27234, 27235, 27236, 27237, 27238, 27239 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1621.12-1621.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_Co": {
          "hide_name": 0,
          "bits": [ 30689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1808.11-1808.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 30944, 30945, 30946, 30947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1793.11-1793.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 30948, 30949, 30950, 30951, 30952, 30953, 30954, 30955 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1794.11-1794.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 30956, 30957, 30958, 30959, 30960, 30961, 30962, 30963 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1795.11-1795.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 30964, 30965, 30966, 30967, 30968, 30969, 30970, 30971, 30972, 30973, 30974, 30975 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1797.12-1797.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 30976, 30977, 30978, 30979, 30980, 30981, 30982, 30983, 30984, 30985, 30986, 30987, 30988, 30989, 30990, 30991 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1796.12-1796.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 30992, 30993, 30994, 30995, 30996, 30997, 30998, 30999, 31000, 31001, 31002, 31003, 31004, 31005, 31006, 31007, 31008, 31009, 31010, 31011, 31012, 31013, 31014, 31015, 31016, 31017, 31018, 31019, 31020, 31021, 31022, 31023 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1105.29-1105.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 30770, 30771, 30772, 30773, 30774, 30775, 30776, 30777, 30778, 30779, 30780, 30781, 30782, 30783, 30784, 30785, 30786, 30787, 30788, 30789 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1265.29-1265.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 30790, 30791, 30792, 30793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1788.11-1788.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 30802, 30803, 30804, 30805, 30806, 30807, 30808, 30809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1789.11-1789.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 30794, 30795, 30796, 30797, 30798, 30799, 30800, 30801 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1790.11-1790.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 30810, 30811, 30812, 30813, 30814, 30815, 30816, 30817, 30818, 30819, 30820, 30821, 30822, 30823, 30824, 30825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1791.12-1791.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 30826, 30827, 30828, 30829, 30830, 30831, 30832, 30833, 30834, 30835, 30836, 30837, 30838, 30839, 30840, 30841 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1792.12-1792.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 31096, 31097, 31098, 31099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1798.11-1798.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 31100, 31101, 31102, 31103, 31104, 31105, 31106, 31107 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1799.11-1799.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 31108, 31109, 31110, 31111, 31112, 31113, 31114, 31115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1800.11-1800.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 31116, 31117, 31118, 31119, 31120, 31121, 31122, 31123, 31124, 31125, 31126, 31127, 31128, 31129, 31130, 31131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1801.12-1801.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 31132, 31133, 31134, 31135, 31136, 31137, 31138, 31139, 31140, 31141, 31142, 31143, 31144, 31145, 31146, 31147 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1802.12-1802.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 30894 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:917.6-917.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 27446, 27447, 27448, 27449 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1803.11-1803.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 27458, 27459, 27460, 27461, 27462, 27463, 27464, 27465 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1804.11-1804.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 27450, 27451, 27452, 27453, 27454, 27455, 27456, 27457 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1805.11-1805.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 27466, 27467, 27468, 27469, 27470, 27471, 27472, 27473, 27474, 27475, 27476, 27477 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1807.12-1807.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 27478, 27479, 27480, 27481, 27482, 27483, 27484, 27485, 27486, 27487, 27488, 27489, 27490, 27491, 27492, 27493 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1806.12-1806.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_Co": {
          "hide_name": 0,
          "bits": [ 30943 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1993.11-1993.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 31198, 31199, 31200, 31201 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1978.11-1978.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 31202, 31203, 31204, 31205, 31206, 31207, 31208, 31209 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1979.11-1979.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 31210, 31211, 31212, 31213, 31214, 31215, 31216, 31217 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1980.11-1980.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 31218, 31219, 31220, 31221, 31222, 31223, 31224, 31225, 31226, 31227, 31228, 31229 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1982.12-1982.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 31230, 31231, 31232, 31233, 31234, 31235, 31236, 31237, 31238, 31239, 31240, 31241, 31242, 31243, 31244, 31245 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1981.12-1981.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 31246, 31247, 31248, 31249, 31250, 31251, 31252, 31253, 31254, 31255, 31256, 31257, 31258, 31259, 31260, 31261, 31262, 31263, 31264, 31265, 31266, 31267, 31268, 31269, 31270, 31271, 31272, 31273, 31274, 31275, 31276, 31277 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1115.29-1115.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 31024, 31025, 31026, 31027, 31028, 31029, 31030, 31031, 31032, 31033, 31034, 31035, 31036, 31037, 31038, 31039, 31040, 31041, 31042, 31043 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1275.29-1275.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 31044, 31045, 31046, 31047 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1973.11-1973.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 31056, 31057, 31058, 31059, 31060, 31061, 31062, 31063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1974.11-1974.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 31048, 31049, 31050, 31051, 31052, 31053, 31054, 31055 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1975.11-1975.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 31064, 31065, 31066, 31067, 31068, 31069, 31070, 31071, 31072, 31073, 31074, 31075, 31076, 31077, 31078, 31079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1976.12-1976.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 31080, 31081, 31082, 31083, 31084, 31085, 31086, 31087, 31088, 31089, 31090, 31091, 31092, 31093, 31094, 31095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1977.12-1977.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 31350, 31351, 31352, 31353 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1983.11-1983.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 31354, 31355, 31356, 31357, 31358, 31359, 31360, 31361 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1984.11-1984.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 31362, 31363, 31364, 31365, 31366, 31367, 31368, 31369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1985.11-1985.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 31370, 31371, 31372, 31373, 31374, 31375, 31376, 31377, 31378, 31379, 31380, 31381, 31382, 31383, 31384, 31385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1986.12-1986.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 31386, 31387, 31388, 31389, 31390, 31391, 31392, 31393, 31394, 31395, 31396, 31397, 31398, 31399, 31400, 31401 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1987.12-1987.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 31148 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:927.6-927.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 27700, 27701, 27702, 27703 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1988.11-1988.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 27712, 27713, 27714, 27715, 27716, 27717, 27718, 27719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1989.11-1989.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 27704, 27705, 27706, 27707, 27708, 27709, 27710, 27711 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1990.11-1990.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 27720, 27721, 27722, 27723, 27724, 27725, 27726, 27727, 27728, 27729, 27730, 27731 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1992.12-1992.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 27732, 27733, 27734, 27735, 27736, 27737, 27738, 27739, 27740, 27741, 27742, 27743, 27744, 27745, 27746, 27747 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1991.12-1991.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_Co": {
          "hide_name": 0,
          "bits": [ 31197 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2178.11-2178.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 31452, 31453, 31454, 31455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2163.11-2163.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 31456, 31457, 31458, 31459, 31460, 31461, 31462, 31463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2164.11-2164.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 31464, 31465, 31466, 31467, 31468, 31469, 31470, 31471 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2165.11-2165.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 31472, 31473, 31474, 31475, 31476, 31477, 31478, 31479, 31480, 31481, 31482, 31483 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2167.12-2167.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 31484, 31485, 31486, 31487, 31488, 31489, 31490, 31491, 31492, 31493, 31494, 31495, 31496, 31497, 31498, 31499 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2166.12-2166.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 31500, 31501, 31502, 31503, 31504, 31505, 31506, 31507, 31508, 31509, 31510, 31511, 31512, 31513, 31514, 31515, 31516, 31517, 31518, 31519, 31520, 31521, 31522, 31523, 31524, 31525, 31526, 31527, 31528, 31529, 31530, 31531 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1125.29-1125.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 31278, 31279, 31280, 31281, 31282, 31283, 31284, 31285, 31286, 31287, 31288, 31289, 31290, 31291, 31292, 31293, 31294, 31295, 31296, 31297 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1285.29-1285.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 31298, 31299, 31300, 31301 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2158.11-2158.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 31310, 31311, 31312, 31313, 31314, 31315, 31316, 31317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2159.11-2159.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 31302, 31303, 31304, 31305, 31306, 31307, 31308, 31309 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2160.11-2160.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 31318, 31319, 31320, 31321, 31322, 31323, 31324, 31325, 31326, 31327, 31328, 31329, 31330, 31331, 31332, 31333 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2161.12-2161.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 31334, 31335, 31336, 31337, 31338, 31339, 31340, 31341, 31342, 31343, 31344, 31345, 31346, 31347, 31348, 31349 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2162.12-2162.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 31604, 31605, 31606, 31607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2168.11-2168.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 31608, 31609, 31610, 31611, 31612, 31613, 31614, 31615 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2169.11-2169.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 31616, 31617, 31618, 31619, 31620, 31621, 31622, 31623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2170.11-2170.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 31624, 31625, 31626, 31627, 31628, 31629, 31630, 31631, 31632, 31633, 31634, 31635, 31636, 31637, 31638, 31639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2171.12-2171.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 31640, 31641, 31642, 31643, 31644, 31645, 31646, 31647, 31648, 31649, 31650, 31651, 31652, 31653, 31654, 31655 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2172.12-2172.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 31402 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:937.6-937.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 27954, 27955, 27956, 27957 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2173.11-2173.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 27966, 27967, 27968, 27969, 27970, 27971, 27972, 27973 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2174.11-2174.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 27958, 27959, 27960, 27961, 27962, 27963, 27964, 27965 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2175.11-2175.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 27974, 27975, 27976, 27977, 27978, 27979, 27980, 27981, 27982, 27983, 27984, 27985 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2177.12-2177.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 27986, 27987, 27988, 27989, 27990, 27991, 27992, 27993, 27994, 27995, 27996, 27997, 27998, 27999, 28000, 28001 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2176.12-2176.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_Co": {
          "hide_name": 0,
          "bits": [ 31451 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2363.11-2363.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 31706, 31707, 31708, 31709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2348.11-2348.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 31710, 31711, 31712, 31713, 31714, 31715, 31716, 31717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2349.11-2349.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 31718, 31719, 31720, 31721, 31722, 31723, 31724, 31725 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2350.11-2350.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 31726, 31727, 31728, 31729, 31730, 31731, 31732, 31733, 31734, 31735, 31736, 31737 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2352.12-2352.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 31738, 31739, 31740, 31741, 31742, 31743, 31744, 31745, 31746, 31747, 31748, 31749, 31750, 31751, 31752, 31753 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2351.12-2351.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 31754, 31755, 31756, 31757, 31758, 31759, 31760, 31761, 31762, 31763, 31764, 31765, 31766, 31767, 31768, 31769, 31770, 31771, 31772, 31773, 31774, 31775, 31776, 31777, 31778, 31779, 31780, 31781, 31782, 31783, 31784, 31785 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1135.29-1135.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 31532, 31533, 31534, 31535, 31536, 31537, 31538, 31539, 31540, 31541, 31542, 31543, 31544, 31545, 31546, 31547, 31548, 31549, 31550, 31551 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1295.29-1295.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 31552, 31553, 31554, 31555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2343.11-2343.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 31564, 31565, 31566, 31567, 31568, 31569, 31570, 31571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2344.11-2344.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 31556, 31557, 31558, 31559, 31560, 31561, 31562, 31563 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2345.11-2345.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 31572, 31573, 31574, 31575, 31576, 31577, 31578, 31579, 31580, 31581, 31582, 31583, 31584, 31585, 31586, 31587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2346.12-2346.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 31588, 31589, 31590, 31591, 31592, 31593, 31594, 31595, 31596, 31597, 31598, 31599, 31600, 31601, 31602, 31603 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2347.12-2347.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 31858, 31859, 31860, 31861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2353.11-2353.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 31862, 31863, 31864, 31865, 31866, 31867, 31868, 31869 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2354.11-2354.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 31870, 31871, 31872, 31873, 31874, 31875, 31876, 31877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2355.11-2355.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 31878, 31879, 31880, 31881, 31882, 31883, 31884, 31885, 31886, 31887, 31888, 31889, 31890, 31891, 31892, 31893 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2356.12-2356.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 31894, 31895, 31896, 31897, 31898, 31899, 31900, 31901, 31902, 31903, 31904, 31905, 31906, 31907, 31908, 31909 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2357.12-2357.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 31656 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:947.6-947.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 28208, 28209, 28210, 28211 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2358.11-2358.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 28220, 28221, 28222, 28223, 28224, 28225, 28226, 28227 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2359.11-2359.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 28212, 28213, 28214, 28215, 28216, 28217, 28218, 28219 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2360.11-2360.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 28228, 28229, 28230, 28231, 28232, 28233, 28234, 28235, 28236, 28237, 28238, 28239 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2362.12-2362.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 28240, 28241, 28242, 28243, 28244, 28245, 28246, 28247, 28248, 28249, 28250, 28251, 28252, 28253, 28254, 28255 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2361.12-2361.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_Co": {
          "hide_name": 0,
          "bits": [ 31705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2548.11-2548.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 31960, 31961, 31962, 31963 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2533.11-2533.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 31964, 31965, 31966, 31967, 31968, 31969, 31970, 31971 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2534.11-2534.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 31972, 31973, 31974, 31975, 31976, 31977, 31978, 31979 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2535.11-2535.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 31980, 31981, 31982, 31983, 31984, 31985, 31986, 31987, 31988, 31989, 31990, 31991 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2537.12-2537.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 31992, 31993, 31994, 31995, 31996, 31997, 31998, 31999, 32000, 32001, 32002, 32003, 32004, 32005, 32006, 32007 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2536.12-2536.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 32008, 32009, 32010, 32011, 32012, 32013, 32014, 32015, 32016, 32017, 32018, 32019, 32020, 32021, 32022, 32023, 32024, 32025, 32026, 32027, 32028, 32029, 32030, 32031, 32032, 32033, 32034, 32035, 32036, 32037, 32038, 32039 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1145.29-1145.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 31786, 31787, 31788, 31789, 31790, 31791, 31792, 31793, 31794, 31795, 31796, 31797, 31798, 31799, 31800, 31801, 31802, 31803, 31804, 31805 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1305.29-1305.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 31806, 31807, 31808, 31809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2528.11-2528.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 31818, 31819, 31820, 31821, 31822, 31823, 31824, 31825 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2529.11-2529.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 31810, 31811, 31812, 31813, 31814, 31815, 31816, 31817 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2530.11-2530.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 31826, 31827, 31828, 31829, 31830, 31831, 31832, 31833, 31834, 31835, 31836, 31837, 31838, 31839, 31840, 31841 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2531.12-2531.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 31842, 31843, 31844, 31845, 31846, 31847, 31848, 31849, 31850, 31851, 31852, 31853, 31854, 31855, 31856, 31857 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2532.12-2532.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 32112, 32113, 32114, 32115 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2538.11-2538.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 32116, 32117, 32118, 32119, 32120, 32121, 32122, 32123 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2539.11-2539.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 32124, 32125, 32126, 32127, 32128, 32129, 32130, 32131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2540.11-2540.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 32132, 32133, 32134, 32135, 32136, 32137, 32138, 32139, 32140, 32141, 32142, 32143, 32144, 32145, 32146, 32147 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2541.12-2541.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 32148, 32149, 32150, 32151, 32152, 32153, 32154, 32155, 32156, 32157, 32158, 32159, 32160, 32161, 32162, 32163 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2542.12-2542.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 31910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:957.6-957.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 28462, 28463, 28464, 28465 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2543.11-2543.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 28474, 28475, 28476, 28477, 28478, 28479, 28480, 28481 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2544.11-2544.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 28466, 28467, 28468, 28469, 28470, 28471, 28472, 28473 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2545.11-2545.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 28482, 28483, 28484, 28485, 28486, 28487, 28488, 28489, 28490, 28491, 28492, 28493 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2547.12-2547.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 28494, 28495, 28496, 28497, 28498, 28499, 28500, 28501, 28502, 28503, 28504, 28505, 28506, 28507, 28508, 28509 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2546.12-2546.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_Co": {
          "hide_name": 0,
          "bits": [ 31959 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2733.11-2733.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 32214, 32215, 32216, 32217 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2718.11-2718.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 32218, 32219, 32220, 32221, 32222, 32223, 32224, 32225 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2719.11-2719.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 32226, 32227, 32228, 32229, 32230, 32231, 32232, 32233 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2720.11-2720.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 32234, 32235, 32236, 32237, 32238, 32239, 32240, 32241, 32242, 32243, 32244, 32245 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2722.12-2722.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 32246, 32247, 32248, 32249, 32250, 32251, 32252, 32253, 32254, 32255, 32256, 32257, 32258, 32259, 32260, 32261 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2721.12-2721.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 32262, 32263, 32264, 32265, 32266, 32267, 32268, 32269, 32270, 32271, 32272, 32273, 32274, 32275, 32276, 32277, 32278, 32279, 32280, 32281, 32282, 32283, 32284, 32285, 32286, 32287, 32288, 32289, 32290, 32291, 32292, 32293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1155.29-1155.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 32040, 32041, 32042, 32043, 32044, 32045, 32046, 32047, 32048, 32049, 32050, 32051, 32052, 32053, 32054, 32055, 32056, 32057, 32058, 32059 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1315.29-1315.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 32060, 32061, 32062, 32063 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2713.11-2713.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 32072, 32073, 32074, 32075, 32076, 32077, 32078, 32079 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2714.11-2714.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 32064, 32065, 32066, 32067, 32068, 32069, 32070, 32071 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2715.11-2715.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 32080, 32081, 32082, 32083, 32084, 32085, 32086, 32087, 32088, 32089, 32090, 32091, 32092, 32093, 32094, 32095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2716.12-2716.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 32096, 32097, 32098, 32099, 32100, 32101, 32102, 32103, 32104, 32105, 32106, 32107, 32108, 32109, 32110, 32111 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2717.12-2717.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 32366, 32367, 32368, 32369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2723.11-2723.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 32370, 32371, 32372, 32373, 32374, 32375, 32376, 32377 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2724.11-2724.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 32378, 32379, 32380, 32381, 32382, 32383, 32384, 32385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2725.11-2725.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 32386, 32387, 32388, 32389, 32390, 32391, 32392, 32393, 32394, 32395, 32396, 32397, 32398, 32399, 32400, 32401 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2726.12-2726.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 32402, 32403, 32404, 32405, 32406, 32407, 32408, 32409, 32410, 32411, 32412, 32413, 32414, 32415, 32416, 32417 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2727.12-2727.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 32164 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:967.6-967.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 28716, 28717, 28718, 28719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2728.11-2728.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 28728, 28729, 28730, 28731, 28732, 28733, 28734, 28735 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2729.11-2729.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 28720, 28721, 28722, 28723, 28724, 28725, 28726, 28727 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2730.11-2730.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 28736, 28737, 28738, 28739, 28740, 28741, 28742, 28743, 28744, 28745, 28746, 28747 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2732.12-2732.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 28748, 28749, 28750, 28751, 28752, 28753, 28754, 28755, 28756, 28757, 28758, 28759, 28760, 28761, 28762, 28763 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2731.12-2731.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_Co": {
          "hide_name": 0,
          "bits": [ 32213 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2918.11-2918.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 32468, 32469, 32470, 32471 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2903.11-2903.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 32472, 32473, 32474, 32475, 32476, 32477, 32478, 32479 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2904.11-2904.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 32480, 32481, 32482, 32483, 32484, 32485, 32486, 32487 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2905.11-2905.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 32488, 32489, 32490, 32491, 32492, 32493, 32494, 32495, 32496, 32497, 32498, 32499 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2907.12-2907.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 32500, 32501, 32502, 32503, 32504, 32505, 32506, 32507, 32508, 32509, 32510, 32511, 32512, 32513, 32514, 32515 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2906.12-2906.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 32516, 32517, 32518, 32519, 32520, 32521, 32522, 32523, 32524, 32525, 32526, 32527, 32528, 32529, 32530, 32531, 32532, 32533, 32534, 32535, 32536, 32537, 32538, 32539, 32540, 32541, 32542, 32543, 32544, 32545, 32546, 32547 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1165.29-1165.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 32294, 32295, 32296, 32297, 32298, 32299, 32300, 32301, 32302, 32303, 32304, 32305, 32306, 32307, 32308, 32309, 32310, 32311, 32312, 32313 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1325.29-1325.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 32314, 32315, 32316, 32317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2898.11-2898.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 32326, 32327, 32328, 32329, 32330, 32331, 32332, 32333 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2899.11-2899.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 32318, 32319, 32320, 32321, 32322, 32323, 32324, 32325 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2900.11-2900.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 32334, 32335, 32336, 32337, 32338, 32339, 32340, 32341, 32342, 32343, 32344, 32345, 32346, 32347, 32348, 32349 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2901.12-2901.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 32350, 32351, 32352, 32353, 32354, 32355, 32356, 32357, 32358, 32359, 32360, 32361, 32362, 32363, 32364, 32365 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2902.12-2902.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 32620, 32621, 32622, 32623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2908.11-2908.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 32624, 32625, 32626, 32627, 32628, 32629, 32630, 32631 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2909.11-2909.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 32632, 32633, 32634, 32635, 32636, 32637, 32638, 32639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2910.11-2910.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 32640, 32641, 32642, 32643, 32644, 32645, 32646, 32647, 32648, 32649, 32650, 32651, 32652, 32653, 32654, 32655 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2911.12-2911.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 32656, 32657, 32658, 32659, 32660, 32661, 32662, 32663, 32664, 32665, 32666, 32667, 32668, 32669, 32670, 32671 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2912.12-2912.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 32418 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:977.6-977.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 28970, 28971, 28972, 28973 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2913.11-2913.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 28982, 28983, 28984, 28985, 28986, 28987, 28988, 28989 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2914.11-2914.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 28974, 28975, 28976, 28977, 28978, 28979, 28980, 28981 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2915.11-2915.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 28990, 28991, 28992, 28993, 28994, 28995, 28996, 28997, 28998, 28999, 29000, 29001 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2917.12-2917.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 29002, 29003, 29004, 29005, 29006, 29007, 29008, 29009, 29010, 29011, 29012, 29013, 29014, 29015, 29016, 29017 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2916.12-2916.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_Co": {
          "hide_name": 0,
          "bits": [ 32467 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_Co",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3103.11-3103.23"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_E1BEG": {
          "hide_name": 0,
          "bits": [ 32721, 32722, 32723, 32724 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_E1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3088.11-3088.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_E2BEG": {
          "hide_name": 0,
          "bits": [ 32725, 32726, 32727, 32728, 32729, 32730, 32731, 32732 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_E2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3089.11-3089.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_E2BEGb": {
          "hide_name": 0,
          "bits": [ 32733, 32734, 32735, 32736, 32737, 32738, 32739, 32740 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_E2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3090.11-3090.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_E6BEG": {
          "hide_name": 0,
          "bits": [ 32741, 32742, 32743, 32744, 32745, 32746, 32747, 32748, 32749, 32750, 32751, 32752 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_E6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3092.12-3092.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_EE4BEG": {
          "hide_name": 0,
          "bits": [ 32753, 32754, 32755, 32756, 32757, 32758, 32759, 32760, 32761, 32762, 32763, 32764, 32765, 32766, 32767, 32768 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_EE4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3091.12-3091.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 32769, 32770, 32771, 32772, 32773, 32774, 32775, 32776, 32777, 32778, 32779, 32780, 32781, 32782, 32783, 32784, 32785, 32786, 32787, 32788, 32789, 32790, 32791, 32792, 32793, 32794, 32795, 32796, 32797, 32798, 32799, 32800 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1175.29-1175.50"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 32548, 32549, 32550, 32551, 32552, 32553, 32554, 32555, 32556, 32557, 32558, 32559, 32560, 32561, 32562, 32563, 32564, 32565, 32566, 32567 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1335.29-1335.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 32568, 32569, 32570, 32571 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3083.11-3083.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 32580, 32581, 32582, 32583, 32584, 32585, 32586, 32587 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3084.11-3084.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 32572, 32573, 32574, 32575, 32576, 32577, 32578, 32579 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3085.11-3085.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 32588, 32589, 32590, 32591, 32592, 32593, 32594, 32595, 32596, 32597, 32598, 32599, 32600, 32601, 32602, 32603 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3086.12-3086.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 32604, 32605, 32606, 32607, 32608, 32609, 32610, 32611, 32612, 32613, 32614, 32615, 32616, 32617, 32618, 32619 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_NN4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3087.12-3087.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 29523, 29524, 29525, 29526 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3093.11-3093.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 29551, 29552, 29553, 29554, 29555, 29556, 29557, 29558 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3094.11-3094.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 29543, 29544, 29545, 29546, 29547, 29548, 29549, 29550 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3095.11-3095.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 29575, 29576, 29577, 29578, 29579, 29580, 29581, 29582, 29583, 29584, 29585, 29586, 29587, 29588, 29589, 29590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3096.12-3096.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_SS4BEG": {
          "hide_name": 0,
          "bits": [ 29607, 29608, 29609, 29610, 29611, 29612, 29613, 29614, 29615, 29616, 29617, 29618, 29619, 29620, 29621, 29622 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_SS4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3097.12-3097.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 32672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:987.6-987.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 29098, 29099, 29100, 29101 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3098.11-3098.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 29110, 29111, 29112, 29113, 29114, 29115, 29116, 29117 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3099.11-3099.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 29102, 29103, 29104, 29105, 29106, 29107, 29108, 29109 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3100.11-3100.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 29118, 29119, 29120, 29121, 29122, 29123, 29124, 29125, 29126, 29127, 29128, 29129 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3102.12-3102.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 29130, 29131, 29132, 29133, 29134, 29135, 29136, 29137, 29138, 29139, 29140, 29141, 29142, 29143, 29144, 29145 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3101.12-3101.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X8_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X8_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1075.29-1075.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 32869, 32870, 32871, 32872, 32873, 32874, 32875, 32876, 32877, 32878, 32879, 32880, 32881, 32882, 32883, 32884, 32885, 32886, 32887, 32888 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1246.29-1246.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 32925, 32926, 32927, 32928 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1448.11-1448.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 32929, 32930, 32931, 32932, 32933, 32934, 32935, 32936 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1449.11-1449.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 32937, 32938, 32939, 32940, 32941, 32942, 32943, 32944 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1450.11-1450.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 32945, 32946, 32947, 32948, 32949, 32950, 32951, 32952, 32953, 32954, 32955, 32956, 32957, 32958, 32959, 32960 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1451.12-1451.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 32962 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y0_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:898.6-898.24",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 32963 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:630.16-630.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 32964 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:631.16-631.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 32965 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:632.16-632.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 32966 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:633.16-633.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:618.16-618.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:619.16-619.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:620.16-620.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:621.16-621.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:622.16-622.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:623.16-623.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:624.16-624.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:625.16-625.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:626.16-626.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:627.16-627.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:628.16-628.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:629.16-629.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:602.16-602.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:603.16-603.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:604.16-604.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1515 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:605.16-605.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:606.16-606.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:607.16-607.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:608.16-608.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:609.16-609.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:610.16-610.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:611.16-611.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:612.16-612.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:613.16-613.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:614.16-614.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:615.16-615.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:616.16-616.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:617.16-617.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FrameData_O": {
          "hide_name": 0,
          "bits": [ 32967, 32968, 32969, 32970, 32971, 32972, 32973, 32974, 32975, 32976, 32977, 32978, 32979, 32980, 32981, 32982, 32983, 32984, 32985, 32986, 32987, 32988, 32989, 32990, 32991, 32992, 32993, 32994, 32995, 32996, 32997, 32998 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1186.29-1186.51",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33019, 33020, 33021, 33022, 33023, 33024, 33025, 33026, 33027, 33028, 33029, 33030, 33031, 33032, 33033, 33034, 33035, 33036, 33037, 33038 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1346.29-1346.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_N1BEG": {
          "hide_name": 0,
          "bits": [ 33039, 33040, 33041, 33042 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3289.11-3289.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_N2BEG": {
          "hide_name": 0,
          "bits": [ 33047, 33048, 33049, 33050, 33051, 33052, 33053, 33054 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3290.11-3290.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33055, 33056, 33057, 33058, 33059, 33060, 33061, 33062 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3291.11-3291.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_N4BEG": {
          "hide_name": 0,
          "bits": [ 33079, 33080, 33081, 33082, 33083, 33084, 33085, 33086, 33087, 33088, 33089, 33090, 33091, 33092, 33093, 33094 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3292.12-3292.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_S1BEG": {
          "hide_name": 0,
          "bits": [ 33111, 33112, 33113, 33114 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3293.11-3293.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_S2BEG": {
          "hide_name": 0,
          "bits": [ 33119, 33120, 33121, 33122, 33123, 33124, 33125, 33126 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3294.11-3294.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33127, 33128, 33129, 33130, 33131, 33132, 33133, 33134 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3295.11-3295.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_S4BEG": {
          "hide_name": 0,
          "bits": [ 33151, 33152, 33153, 33154, 33155, 33156, 33157, 33158, 33159, 33160, 33161, 33162, 33163, 33164, 33165, 33166 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3296.12-3296.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33184 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:998.6-998.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_W1BEG": {
          "hide_name": 0,
          "bits": [ 29625, 29626, 29627, 29628 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3297.11-3297.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_W2BEG": {
          "hide_name": 0,
          "bits": [ 29637, 29638, 29639, 29640, 29641, 29642, 29643, 29644 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3298.11-3298.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_W2BEGb": {
          "hide_name": 0,
          "bits": [ 29629, 29630, 29631, 29632, 29633, 29634, 29635, 29636 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3299.11-3299.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_W6BEG": {
          "hide_name": 0,
          "bits": [ 29645, 29646, 29647, 29648, 29649, 29650, 29651, 29652, 29653, 29654, 29655, 29656 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3301.12-3301.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y10_WW4BEG": {
          "hide_name": 0,
          "bits": [ 29657, 29658, 29659, 29660, 29661, 29662, 29663, 29664, 29665, 29666, 29667, 29668, 29669, 29670, 29671, 29672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y10_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3300.12-3300.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33185 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:692.16-692.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33186 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:693.16-693.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:694.16-694.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33188 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:695.16-695.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:680.16-680.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:681.16-681.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:682.16-682.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:683.16-683.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:684.16-684.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:685.16-685.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:686.16-686.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:687.16-687.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:688.16-688.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:689.16-689.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 33189 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:690.16-690.39",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 33190 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:691.16-691.39",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:664.16-664.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:665.16-665.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:666.16-666.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:667.16-667.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:668.16-668.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:669.16-669.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:670.16-670.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:671.16-671.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:672.16-672.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:673.16-673.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:674.16-674.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:675.16-675.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:676.16-676.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:677.16-677.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:678.16-678.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:679.16-679.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33191, 33192, 33193, 33194, 33195, 33196, 33197, 33198, 33199, 33200, 33201, 33202, 33203, 33204, 33205, 33206, 33207, 33208, 33209, 33210, 33211, 33212, 33213, 33214, 33215, 33216, 33217, 33218, 33219, 33220, 33221, 33222 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1196.29-1196.51",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 32999, 33000, 33001, 33002, 33003, 33004, 33005, 33006, 33007, 33008, 33009, 33010, 33011, 33012, 33013, 33014, 33015, 33016, 33017, 33018 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1356.29-1356.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_N1BEG": {
          "hide_name": 0,
          "bits": [ 33043, 33044, 33045, 33046 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3474.11-3474.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_N2BEG": {
          "hide_name": 0,
          "bits": [ 33071, 33072, 33073, 33074, 33075, 33076, 33077, 33078 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3475.11-3475.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33063, 33064, 33065, 33066, 33067, 33068, 33069, 33070 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3476.11-3476.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_N4BEG": {
          "hide_name": 0,
          "bits": [ 33095, 33096, 33097, 33098, 33099, 33100, 33101, 33102, 33103, 33104, 33105, 33106, 33107, 33108, 33109, 33110 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3477.12-3477.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_S1BEG": {
          "hide_name": 0,
          "bits": [ 33279, 33280, 33281, 33282 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3478.11-3478.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_S2BEG": {
          "hide_name": 0,
          "bits": [ 33283, 33284, 33285, 33286, 33287, 33288, 33289, 33290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3479.11-3479.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33291, 33292, 33293, 33294, 33295, 33296, 33297, 33298 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3480.11-3480.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_S4BEG": {
          "hide_name": 0,
          "bits": [ 33299, 33300, 33301, 33302, 33303, 33304, 33305, 33306, 33307, 33308, 33309, 33310, 33311, 33312, 33313, 33314 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3481.12-3481.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33183 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1008.6-1008.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_W1BEG": {
          "hide_name": 0,
          "bits": [ 29879, 29880, 29881, 29882 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3482.11-3482.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_W2BEG": {
          "hide_name": 0,
          "bits": [ 29891, 29892, 29893, 29894, 29895, 29896, 29897, 29898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3483.11-3483.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_W2BEGb": {
          "hide_name": 0,
          "bits": [ 29883, 29884, 29885, 29886, 29887, 29888, 29889, 29890 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3484.11-3484.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_W6BEG": {
          "hide_name": 0,
          "bits": [ 29899, 29900, 29901, 29902, 29903, 29904, 29905, 29906, 29907, 29908, 29909, 29910 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3486.12-3486.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y11_WW4BEG": {
          "hide_name": 0,
          "bits": [ 29911, 29912, 29913, 29914, 29915, 29916, 29917, 29918, 29919, 29920, 29921, 29922, 29923, 29924, 29925, 29926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y11_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3485.12-3485.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33316 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:754.16-754.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33317 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:755.16-755.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33318 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:756.16-756.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33319 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:757.16-757.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:742.16-742.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:743.16-743.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:744.16-744.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:745.16-745.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:746.16-746.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:747.16-747.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:748.16-748.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:749.16-749.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:750.16-750.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:751.16-751.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1374 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:752.16-752.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:753.16-753.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:726.16-726.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:727.16-727.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:728.16-728.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:729.16-729.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:730.16-730.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:731.16-731.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:732.16-732.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:733.16-733.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:734.16-734.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:735.16-735.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:736.16-736.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:737.16-737.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1438 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:738.16-738.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:739.16-739.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:740.16-740.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:741.16-741.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33320, 33321, 33322, 33323, 33324, 33325, 33326, 33327, 33328, 33329, 33330, 33331, 33332, 33333, 33334, 33335, 33336, 33337, 33338, 33339, 33340, 33341, 33342, 33343, 33344, 33345, 33346, 33347, 33348, 33349, 33350, 33351 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1206.29-1206.51",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33223, 33224, 33225, 33226, 33227, 33228, 33229, 33230, 33231, 33232, 33233, 33234, 33235, 33236, 33237, 33238, 33239, 33240, 33241, 33242 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1366.29-1366.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_N1BEG": {
          "hide_name": 0,
          "bits": [ 33243, 33244, 33245, 33246 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3659.11-3659.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_N2BEG": {
          "hide_name": 0,
          "bits": [ 33255, 33256, 33257, 33258, 33259, 33260, 33261, 33262 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3660.11-3660.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33247, 33248, 33249, 33250, 33251, 33252, 33253, 33254 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3661.11-3661.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_N4BEG": {
          "hide_name": 0,
          "bits": [ 33263, 33264, 33265, 33266, 33267, 33268, 33269, 33270, 33271, 33272, 33273, 33274, 33275, 33276, 33277, 33278 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3662.12-3662.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_S1BEG": {
          "hide_name": 0,
          "bits": [ 33408, 33409, 33410, 33411 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3663.11-3663.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_S2BEG": {
          "hide_name": 0,
          "bits": [ 33412, 33413, 33414, 33415, 33416, 33417, 33418, 33419 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3664.11-3664.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33420, 33421, 33422, 33423, 33424, 33425, 33426, 33427 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3665.11-3665.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_S4BEG": {
          "hide_name": 0,
          "bits": [ 33428, 33429, 33430, 33431, 33432, 33433, 33434, 33435, 33436, 33437, 33438, 33439, 33440, 33441, 33442, 33443 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3666.12-3666.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33315 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1018.6-1018.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_W1BEG": {
          "hide_name": 0,
          "bits": [ 30133, 30134, 30135, 30136 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3667.11-3667.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_W2BEG": {
          "hide_name": 0,
          "bits": [ 30145, 30146, 30147, 30148, 30149, 30150, 30151, 30152 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3668.11-3668.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_W2BEGb": {
          "hide_name": 0,
          "bits": [ 30137, 30138, 30139, 30140, 30141, 30142, 30143, 30144 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3669.11-3669.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_W6BEG": {
          "hide_name": 0,
          "bits": [ 30153, 30154, 30155, 30156, 30157, 30158, 30159, 30160, 30161, 30162, 30163, 30164 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3671.12-3671.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y12_WW4BEG": {
          "hide_name": 0,
          "bits": [ 30165, 30166, 30167, 30168, 30169, 30170, 30171, 30172, 30173, 30174, 30175, 30176, 30177, 30178, 30179, 30180 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y12_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3670.12-3670.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33445 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:816.16-816.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33446 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:817.16-817.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:818.16-818.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33448 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:819.16-819.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:804.16-804.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:805.16-805.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:806.16-806.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1335 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:807.16-807.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:808.16-808.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:809.16-809.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:810.16-810.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:811.16-811.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:812.16-812.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:813.16-813.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 33449 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:814.16-814.39",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 33450 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:815.16-815.39",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1356 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:788.16-788.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:789.16-789.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:790.16-790.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:791.16-791.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:792.16-792.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1361 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:793.16-793.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:794.16-794.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:795.16-795.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:796.16-796.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1365 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:797.16-797.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:798.16-798.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:799.16-799.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1368 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:800.16-800.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:801.16-801.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:802.16-802.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:803.16-803.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33451, 33452, 33453, 33454, 33455, 33456, 33457, 33458, 33459, 33460, 33461, 33462, 33463, 33464, 33465, 33466, 33467, 33468, 33469, 33470, 33471, 33472, 33473, 33474, 33475, 33476, 33477, 33478, 33479, 33480, 33481, 33482 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1216.29-1216.51",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33352, 33353, 33354, 33355, 33356, 33357, 33358, 33359, 33360, 33361, 33362, 33363, 33364, 33365, 33366, 33367, 33368, 33369, 33370, 33371 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1376.29-1376.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_N1BEG": {
          "hide_name": 0,
          "bits": [ 33372, 33373, 33374, 33375 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3844.11-3844.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_N2BEG": {
          "hide_name": 0,
          "bits": [ 33384, 33385, 33386, 33387, 33388, 33389, 33390, 33391 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3845.11-3845.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33376, 33377, 33378, 33379, 33380, 33381, 33382, 33383 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3846.11-3846.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_N4BEG": {
          "hide_name": 0,
          "bits": [ 33392, 33393, 33394, 33395, 33396, 33397, 33398, 33399, 33400, 33401, 33402, 33403, 33404, 33405, 33406, 33407 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3847.12-3847.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_S1BEG": {
          "hide_name": 0,
          "bits": [ 33539, 33540, 33541, 33542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3848.11-3848.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_S2BEG": {
          "hide_name": 0,
          "bits": [ 33543, 33544, 33545, 33546, 33547, 33548, 33549, 33550 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3849.11-3849.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33551, 33552, 33553, 33554, 33555, 33556, 33557, 33558 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3850.11-3850.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_S4BEG": {
          "hide_name": 0,
          "bits": [ 33559, 33560, 33561, 33562, 33563, 33564, 33565, 33566, 33567, 33568, 33569, 33570, 33571, 33572, 33573, 33574 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3851.12-3851.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33444 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1028.6-1028.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_W1BEG": {
          "hide_name": 0,
          "bits": [ 30387, 30388, 30389, 30390 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3852.11-3852.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_W2BEG": {
          "hide_name": 0,
          "bits": [ 30399, 30400, 30401, 30402, 30403, 30404, 30405, 30406 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3853.11-3853.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_W2BEGb": {
          "hide_name": 0,
          "bits": [ 30391, 30392, 30393, 30394, 30395, 30396, 30397, 30398 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3854.11-3854.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_W6BEG": {
          "hide_name": 0,
          "bits": [ 30407, 30408, 30409, 30410, 30411, 30412, 30413, 30414, 30415, 30416, 30417, 30418 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3856.12-3856.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y13_WW4BEG": {
          "hide_name": 0,
          "bits": [ 30419, 30420, 30421, 30422, 30423, 30424, 30425, 30426, 30427, 30428, 30429, 30430, 30431, 30432, 30433, 30434 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y13_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3855.12-3855.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33576 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:878.16-878.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33577 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:879.16-879.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33578 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:880.16-880.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33579 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:881.16-881.46",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:866.16-866.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:867.16-867.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:868.16-868.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:869.16-869.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:870.16-870.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:871.16-871.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:872.16-872.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:873.16-873.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:874.16-874.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:875.16-875.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:876.16-876.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:877.16-877.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:850.16-850.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1341 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:851.16-851.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:852.16-852.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:853.16-853.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:854.16-854.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:855.16-855.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:856.16-856.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:857.16-857.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:858.16-858.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:859.16-859.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:860.16-860.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:861.16-861.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:862.16-862.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:863.16-863.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:864.16-864.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:865.16-865.40"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33580, 33581, 33582, 33583, 33584, 33585, 33586, 33587, 33588, 33589, 33590, 33591, 33592, 33593, 33594, 33595, 33596, 33597, 33598, 33599, 33600, 33601, 33602, 33603, 33604, 33605, 33606, 33607, 33608, 33609, 33610, 33611 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1226.29-1226.51",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33483, 33484, 33485, 33486, 33487, 33488, 33489, 33490, 33491, 33492, 33493, 33494, 33495, 33496, 33497, 33498, 33499, 33500, 33501, 33502 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1386.29-1386.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_N1BEG": {
          "hide_name": 0,
          "bits": [ 33503, 33504, 33505, 33506 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4029.11-4029.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_N2BEG": {
          "hide_name": 0,
          "bits": [ 33515, 33516, 33517, 33518, 33519, 33520, 33521, 33522 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4030.11-4030.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33507, 33508, 33509, 33510, 33511, 33512, 33513, 33514 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4031.11-4031.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_N4BEG": {
          "hide_name": 0,
          "bits": [ 33523, 33524, 33525, 33526, 33527, 33528, 33529, 33530, 33531, 33532, 33533, 33534, 33535, 33536, 33537, 33538 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4032.12-4032.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_S1BEG": {
          "hide_name": 0,
          "bits": [ 33668, 33669, 33670, 33671 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4033.11-4033.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_S2BEG": {
          "hide_name": 0,
          "bits": [ 33672, 33673, 33674, 33675, 33676, 33677, 33678, 33679 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4034.11-4034.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33680, 33681, 33682, 33683, 33684, 33685, 33686, 33687 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4035.11-4035.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_S4BEG": {
          "hide_name": 0,
          "bits": [ 33688, 33689, 33690, 33691, 33692, 33693, 33694, 33695, 33696, 33697, 33698, 33699, 33700, 33701, 33702, 33703 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4036.12-4036.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33575 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1038.6-1038.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_W1BEG": {
          "hide_name": 0,
          "bits": [ 30641, 30642, 30643, 30644 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4037.11-4037.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_W2BEG": {
          "hide_name": 0,
          "bits": [ 30653, 30654, 30655, 30656, 30657, 30658, 30659, 30660 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4038.11-4038.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_W2BEGb": {
          "hide_name": 0,
          "bits": [ 30645, 30646, 30647, 30648, 30649, 30650, 30651, 30652 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4039.11-4039.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_W6BEG": {
          "hide_name": 0,
          "bits": [ 30661, 30662, 30663, 30664, 30665, 30666, 30667, 30668, 30669, 30670, 30671, 30672 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4041.12-4041.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y14_WW4BEG": {
          "hide_name": 0,
          "bits": [ 30673, 30674, 30675, 30676, 30677, 30678, 30679, 30680, 30681, 30682, 30683, 30684, 30685, 30686, 30687, 30688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y14_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4040.12-4040.29"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33612, 33613, 33614, 33615, 33616, 33617, 33618, 33619, 33620, 33621, 33622, 33623, 33624, 33625, 33626, 33627, 33628, 33629, 33630, 33631 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1396.29-1396.53"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_N1BEG": {
          "hide_name": 0,
          "bits": [ 33632, 33633, 33634, 33635 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4088.11-4088.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_N2BEG": {
          "hide_name": 0,
          "bits": [ 33644, 33645, 33646, 33647, 33648, 33649, 33650, 33651 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4089.11-4089.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33636, 33637, 33638, 33639, 33640, 33641, 33642, 33643 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4090.11-4090.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_N4BEG": {
          "hide_name": 0,
          "bits": [ 33652, 33653, 33654, 33655, 33656, 33657, 33658, 33659, 33660, 33661, 33662, 33663, 33664, 33665, 33666, 33667 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:4091.12-4091.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y15_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33704 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y15_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1048.6-1048.25"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:72.16-72.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33706 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:73.16-73.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33707 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:74.16-74.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33708 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:75.16-75.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:60.16-60.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:61.16-61.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:62.16-62.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:63.16-63.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:64.16-64.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:65.16-65.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:66.16-66.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:67.16-67.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:68.16-68.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:69.16-69.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 33709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:70.16-70.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 33710 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:71.16-71.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:44.16-44.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:45.16-45.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:46.16-46.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:47.16-47.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:48.16-48.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:49.16-49.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:50.16-50.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:51.16-51.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:52.16-52.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1881 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:53.16-53.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1882 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:54.16-54.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:55.16-55.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:56.16-56.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:57.16-57.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:58.16-58.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:59.16-59.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33711, 33712, 33713, 33714, 33715, 33716, 33717, 33718, 33719, 33720, 33721, 33722, 33723, 33724, 33725, 33726, 33727, 33728, 33729, 33730, 33731, 33732, 33733, 33734, 33735, 33736, 33737, 33738, 33739, 33740, 33741, 33742 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1096.29-1096.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 32849, 32850, 32851, 32852, 32853, 32854, 32855, 32856, 32857, 32858, 32859, 32860, 32861, 32862, 32863, 32864, 32865, 32866, 32867, 32868 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1256.29-1256.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 32889, 32890, 32891, 32892 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1624.11-1624.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 32901, 32902, 32903, 32904, 32905, 32906, 32907, 32908 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1625.11-1625.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 32893, 32894, 32895, 32896, 32897, 32898, 32899, 32900 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1626.11-1626.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 32909, 32910, 32911, 32912, 32913, 32914, 32915, 32916, 32917, 32918, 32919, 32920, 32921, 32922, 32923, 32924 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1627.12-1627.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 33799, 33800, 33801, 33802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1628.11-1628.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 33803, 33804, 33805, 33806, 33807, 33808, 33809, 33810 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1629.11-1629.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33811, 33812, 33813, 33814, 33815, 33816, 33817, 33818 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1630.11-1630.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 33819, 33820, 33821, 33822, 33823, 33824, 33825, 33826, 33827, 33828, 33829, 33830, 33831, 33832, 33833, 33834 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1631.12-1631.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 32961 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:908.6-908.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 30895, 30896, 30897, 30898 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1632.11-1632.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 30907, 30908, 30909, 30910, 30911, 30912, 30913, 30914 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1633.11-1633.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 30899, 30900, 30901, 30902, 30903, 30904, 30905, 30906 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1634.11-1634.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 30915, 30916, 30917, 30918, 30919, 30920, 30921, 30922, 30923, 30924, 30925, 30926 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1636.12-1636.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 30927, 30928, 30929, 30930, 30931, 30932, 30933, 30934, 30935, 30936, 30937, 30938, 30939, 30940, 30941, 30942 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y1_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1635.12-1635.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33836 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:134.16-134.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33837 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:135.16-135.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33838 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:136.16-136.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33839 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:137.16-137.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:122.16-122.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:123.16-123.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:124.16-124.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:125.16-125.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:126.16-126.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:127.16-127.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:128.16-128.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:129.16-129.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:130.16-130.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:131.16-131.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:132.16-132.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:133.16-133.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:106.16-106.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:107.16-107.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:108.16-108.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:109.16-109.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:110.16-110.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:111.16-111.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:112.16-112.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:113.16-113.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:114.16-114.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:115.16-115.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:116.16-116.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:117.16-117.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:118.16-118.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:119.16-119.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:120.16-120.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:121.16-121.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33840, 33841, 33842, 33843, 33844, 33845, 33846, 33847, 33848, 33849, 33850, 33851, 33852, 33853, 33854, 33855, 33856, 33857, 33858, 33859, 33860, 33861, 33862, 33863, 33864, 33865, 33866, 33867, 33868, 33869, 33870, 33871 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1106.29-1106.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33743, 33744, 33745, 33746, 33747, 33748, 33749, 33750, 33751, 33752, 33753, 33754, 33755, 33756, 33757, 33758, 33759, 33760, 33761, 33762 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1266.29-1266.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 33763, 33764, 33765, 33766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1809.11-1809.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 33775, 33776, 33777, 33778, 33779, 33780, 33781, 33782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1810.11-1810.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33767, 33768, 33769, 33770, 33771, 33772, 33773, 33774 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1811.11-1811.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 33783, 33784, 33785, 33786, 33787, 33788, 33789, 33790, 33791, 33792, 33793, 33794, 33795, 33796, 33797, 33798 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1812.12-1812.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 33928, 33929, 33930, 33931 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1813.11-1813.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 33932, 33933, 33934, 33935, 33936, 33937, 33938, 33939 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1814.11-1814.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33940, 33941, 33942, 33943, 33944, 33945, 33946, 33947 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1815.11-1815.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 33948, 33949, 33950, 33951, 33952, 33953, 33954, 33955, 33956, 33957, 33958, 33959, 33960, 33961, 33962, 33963 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1816.12-1816.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33835 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:918.6-918.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 31149, 31150, 31151, 31152 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1817.11-1817.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 31161, 31162, 31163, 31164, 31165, 31166, 31167, 31168 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1818.11-1818.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 31153, 31154, 31155, 31156, 31157, 31158, 31159, 31160 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1819.11-1819.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 31169, 31170, 31171, 31172, 31173, 31174, 31175, 31176, 31177, 31178, 31179, 31180 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1821.12-1821.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 31181, 31182, 31183, 31184, 31185, 31186, 31187, 31188, 31189, 31190, 31191, 31192, 31193, 31194, 31195, 31196 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y2_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1820.12-1820.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 33965 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:196.16-196.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 33966 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:197.16-197.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 33967 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:198.16-198.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 33968 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:199.16-199.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:184.16-184.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:185.16-185.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:186.16-186.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:187.16-187.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:188.16-188.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:189.16-189.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:190.16-190.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:191.16-191.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:192.16-192.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:193.16-193.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 33969 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:194.16-194.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 33970 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:195.16-195.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:168.16-168.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:169.16-169.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:170.16-170.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:171.16-171.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:172.16-172.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:173.16-173.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:174.16-174.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:175.16-175.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:176.16-176.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:177.16-177.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:178.16-178.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:179.16-179.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:180.16-180.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:181.16-181.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:182.16-182.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:183.16-183.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 33971, 33972, 33973, 33974, 33975, 33976, 33977, 33978, 33979, 33980, 33981, 33982, 33983, 33984, 33985, 33986, 33987, 33988, 33989, 33990, 33991, 33992, 33993, 33994, 33995, 33996, 33997, 33998, 33999, 34000, 34001, 34002 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1116.29-1116.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 33872, 33873, 33874, 33875, 33876, 33877, 33878, 33879, 33880, 33881, 33882, 33883, 33884, 33885, 33886, 33887, 33888, 33889, 33890, 33891 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1276.29-1276.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 33892, 33893, 33894, 33895 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1994.11-1994.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 33904, 33905, 33906, 33907, 33908, 33909, 33910, 33911 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1995.11-1995.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 33896, 33897, 33898, 33899, 33900, 33901, 33902, 33903 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1996.11-1996.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 33912, 33913, 33914, 33915, 33916, 33917, 33918, 33919, 33920, 33921, 33922, 33923, 33924, 33925, 33926, 33927 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1997.12-1997.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 34059, 34060, 34061, 34062 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1998.11-1998.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 34063, 34064, 34065, 34066, 34067, 34068, 34069, 34070 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1999.11-1999.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 34071, 34072, 34073, 34074, 34075, 34076, 34077, 34078 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2000.11-2000.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 34079, 34080, 34081, 34082, 34083, 34084, 34085, 34086, 34087, 34088, 34089, 34090, 34091, 34092, 34093, 34094 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2001.12-2001.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 33964 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:928.6-928.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 31403, 31404, 31405, 31406 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2002.11-2002.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 31415, 31416, 31417, 31418, 31419, 31420, 31421, 31422 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2003.11-2003.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 31407, 31408, 31409, 31410, 31411, 31412, 31413, 31414 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2004.11-2004.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 31423, 31424, 31425, 31426, 31427, 31428, 31429, 31430, 31431, 31432, 31433, 31434 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2006.12-2006.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 31435, 31436, 31437, 31438, 31439, 31440, 31441, 31442, 31443, 31444, 31445, 31446, 31447, 31448, 31449, 31450 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y3_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2005.12-2005.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 34096 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:258.16-258.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 34097 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:259.16-259.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 34098 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:260.16-260.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 34099 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:261.16-261.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:246.16-246.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:247.16-247.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:248.16-248.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:249.16-249.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:250.16-250.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:251.16-251.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:252.16-252.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:253.16-253.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:254.16-254.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:255.16-255.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:256.16-256.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:257.16-257.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:230.16-230.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:231.16-231.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:232.16-232.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:233.16-233.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:234.16-234.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:235.16-235.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:236.16-236.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:237.16-237.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:238.16-238.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:239.16-239.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:240.16-240.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:241.16-241.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:242.16-242.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:243.16-243.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:244.16-244.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:245.16-245.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 34100, 34101, 34102, 34103, 34104, 34105, 34106, 34107, 34108, 34109, 34110, 34111, 34112, 34113, 34114, 34115, 34116, 34117, 34118, 34119, 34120, 34121, 34122, 34123, 34124, 34125, 34126, 34127, 34128, 34129, 34130, 34131 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1126.29-1126.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 34003, 34004, 34005, 34006, 34007, 34008, 34009, 34010, 34011, 34012, 34013, 34014, 34015, 34016, 34017, 34018, 34019, 34020, 34021, 34022 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1286.29-1286.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 34023, 34024, 34025, 34026 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2179.11-2179.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 34035, 34036, 34037, 34038, 34039, 34040, 34041, 34042 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2180.11-2180.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 34027, 34028, 34029, 34030, 34031, 34032, 34033, 34034 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2181.11-2181.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 34043, 34044, 34045, 34046, 34047, 34048, 34049, 34050, 34051, 34052, 34053, 34054, 34055, 34056, 34057, 34058 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2182.12-2182.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 34188, 34189, 34190, 34191 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2183.11-2183.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 34192, 34193, 34194, 34195, 34196, 34197, 34198, 34199 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2184.11-2184.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 34200, 34201, 34202, 34203, 34204, 34205, 34206, 34207 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2185.11-2185.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 34208, 34209, 34210, 34211, 34212, 34213, 34214, 34215, 34216, 34217, 34218, 34219, 34220, 34221, 34222, 34223 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2186.12-2186.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 34095 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:938.6-938.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 31657, 31658, 31659, 31660 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2187.11-2187.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 31669, 31670, 31671, 31672, 31673, 31674, 31675, 31676 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2188.11-2188.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 31661, 31662, 31663, 31664, 31665, 31666, 31667, 31668 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2189.11-2189.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 31677, 31678, 31679, 31680, 31681, 31682, 31683, 31684, 31685, 31686, 31687, 31688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2191.12-2191.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 31689, 31690, 31691, 31692, 31693, 31694, 31695, 31696, 31697, 31698, 31699, 31700, 31701, 31702, 31703, 31704 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y4_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2190.12-2190.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 34225 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:320.16-320.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 34226 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:321.16-321.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 34227 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:322.16-322.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 34228 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:323.16-323.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:308.16-308.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:309.16-309.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:310.16-310.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:311.16-311.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:312.16-312.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:313.16-313.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:314.16-314.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:315.16-315.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:316.16-316.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:317.16-317.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 34229 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:318.16-318.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 34230 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:319.16-319.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:292.16-292.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:293.16-293.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:294.16-294.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:295.16-295.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:296.16-296.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:297.16-297.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:298.16-298.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:299.16-299.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:300.16-300.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:301.16-301.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:302.16-302.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:303.16-303.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:304.16-304.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:305.16-305.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:306.16-306.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:307.16-307.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 34231, 34232, 34233, 34234, 34235, 34236, 34237, 34238, 34239, 34240, 34241, 34242, 34243, 34244, 34245, 34246, 34247, 34248, 34249, 34250, 34251, 34252, 34253, 34254, 34255, 34256, 34257, 34258, 34259, 34260, 34261, 34262 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1136.29-1136.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 34132, 34133, 34134, 34135, 34136, 34137, 34138, 34139, 34140, 34141, 34142, 34143, 34144, 34145, 34146, 34147, 34148, 34149, 34150, 34151 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1296.29-1296.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 34152, 34153, 34154, 34155 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2364.11-2364.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 34164, 34165, 34166, 34167, 34168, 34169, 34170, 34171 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2365.11-2365.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 34156, 34157, 34158, 34159, 34160, 34161, 34162, 34163 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2366.11-2366.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 34172, 34173, 34174, 34175, 34176, 34177, 34178, 34179, 34180, 34181, 34182, 34183, 34184, 34185, 34186, 34187 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2367.12-2367.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 34319, 34320, 34321, 34322 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2368.11-2368.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 34323, 34324, 34325, 34326, 34327, 34328, 34329, 34330 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2369.11-2369.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 34331, 34332, 34333, 34334, 34335, 34336, 34337, 34338 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2370.11-2370.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 34339, 34340, 34341, 34342, 34343, 34344, 34345, 34346, 34347, 34348, 34349, 34350, 34351, 34352, 34353, 34354 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2371.12-2371.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 34224 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:948.6-948.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 31911, 31912, 31913, 31914 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2372.11-2372.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 31923, 31924, 31925, 31926, 31927, 31928, 31929, 31930 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2373.11-2373.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 31915, 31916, 31917, 31918, 31919, 31920, 31921, 31922 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2374.11-2374.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 31931, 31932, 31933, 31934, 31935, 31936, 31937, 31938, 31939, 31940, 31941, 31942 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2376.12-2376.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 31943, 31944, 31945, 31946, 31947, 31948, 31949, 31950, 31951, 31952, 31953, 31954, 31955, 31956, 31957, 31958 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y5_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2375.12-2375.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 34356 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:382.16-382.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 34357 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:383.16-383.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 34358 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:384.16-384.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 34359 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:385.16-385.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:370.16-370.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:371.16-371.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:372.16-372.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:373.16-373.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:374.16-374.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1641 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:375.16-375.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:376.16-376.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:377.16-377.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:378.16-378.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:379.16-379.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:380.16-380.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:381.16-381.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:354.16-354.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:355.16-355.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:356.16-356.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:357.16-357.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1688 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:358.16-358.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:359.16-359.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:360.16-360.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:361.16-361.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:362.16-362.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:363.16-363.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1694 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:364.16-364.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:365.16-365.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:366.16-366.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:367.16-367.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1698 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:368.16-368.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:369.16-369.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 34360, 34361, 34362, 34363, 34364, 34365, 34366, 34367, 34368, 34369, 34370, 34371, 34372, 34373, 34374, 34375, 34376, 34377, 34378, 34379, 34380, 34381, 34382, 34383, 34384, 34385, 34386, 34387, 34388, 34389, 34390, 34391 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1146.29-1146.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 34263, 34264, 34265, 34266, 34267, 34268, 34269, 34270, 34271, 34272, 34273, 34274, 34275, 34276, 34277, 34278, 34279, 34280, 34281, 34282 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1306.29-1306.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 34283, 34284, 34285, 34286 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2549.11-2549.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 34295, 34296, 34297, 34298, 34299, 34300, 34301, 34302 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2550.11-2550.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 34287, 34288, 34289, 34290, 34291, 34292, 34293, 34294 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2551.11-2551.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 34303, 34304, 34305, 34306, 34307, 34308, 34309, 34310, 34311, 34312, 34313, 34314, 34315, 34316, 34317, 34318 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2552.12-2552.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 34448, 34449, 34450, 34451 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2553.11-2553.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 34452, 34453, 34454, 34455, 34456, 34457, 34458, 34459 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2554.11-2554.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 34460, 34461, 34462, 34463, 34464, 34465, 34466, 34467 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2555.11-2555.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 34468, 34469, 34470, 34471, 34472, 34473, 34474, 34475, 34476, 34477, 34478, 34479, 34480, 34481, 34482, 34483 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2556.12-2556.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 34355 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:958.6-958.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 32165, 32166, 32167, 32168 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2557.11-2557.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 32177, 32178, 32179, 32180, 32181, 32182, 32183, 32184 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2558.11-2558.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 32169, 32170, 32171, 32172, 32173, 32174, 32175, 32176 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2559.11-2559.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 32185, 32186, 32187, 32188, 32189, 32190, 32191, 32192, 32193, 32194, 32195, 32196 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2561.12-2561.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 32197, 32198, 32199, 32200, 32201, 32202, 32203, 32204, 32205, 32206, 32207, 32208, 32209, 32210, 32211, 32212 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y6_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2560.12-2560.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 34485 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:444.16-444.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 34486 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:445.16-445.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 34487 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:446.16-446.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 34488 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:447.16-447.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:432.16-432.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:433.16-433.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:434.16-434.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:435.16-435.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:436.16-436.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:437.16-437.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:438.16-438.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:439.16-439.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:440.16-440.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:441.16-441.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 34489 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:442.16-442.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 34490 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:443.16-443.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:416.16-416.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:417.16-417.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:418.16-418.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:419.16-419.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:420.16-420.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:421.16-421.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:422.16-422.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:423.16-423.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:424.16-424.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:425.16-425.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:426.16-426.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:427.16-427.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:428.16-428.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:429.16-429.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:430.16-430.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:431.16-431.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 34491, 34492, 34493, 34494, 34495, 34496, 34497, 34498, 34499, 34500, 34501, 34502, 34503, 34504, 34505, 34506, 34507, 34508, 34509, 34510, 34511, 34512, 34513, 34514, 34515, 34516, 34517, 34518, 34519, 34520, 34521, 34522 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1156.29-1156.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 34392, 34393, 34394, 34395, 34396, 34397, 34398, 34399, 34400, 34401, 34402, 34403, 34404, 34405, 34406, 34407, 34408, 34409, 34410, 34411 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1316.29-1316.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 34412, 34413, 34414, 34415 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2734.11-2734.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 34424, 34425, 34426, 34427, 34428, 34429, 34430, 34431 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2735.11-2735.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 34416, 34417, 34418, 34419, 34420, 34421, 34422, 34423 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2736.11-2736.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 34432, 34433, 34434, 34435, 34436, 34437, 34438, 34439, 34440, 34441, 34442, 34443, 34444, 34445, 34446, 34447 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2737.12-2737.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 34579, 34580, 34581, 34582 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2738.11-2738.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 34583, 34584, 34585, 34586, 34587, 34588, 34589, 34590 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2739.11-2739.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 34591, 34592, 34593, 34594, 34595, 34596, 34597, 34598 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2740.11-2740.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 34599, 34600, 34601, 34602, 34603, 34604, 34605, 34606, 34607, 34608, 34609, 34610, 34611, 34612, 34613, 34614 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2741.12-2741.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 34484 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:968.6-968.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 32419, 32420, 32421, 32422 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2742.11-2742.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 32431, 32432, 32433, 32434, 32435, 32436, 32437, 32438 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2743.11-2743.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 32423, 32424, 32425, 32426, 32427, 32428, 32429, 32430 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2744.11-2744.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 32439, 32440, 32441, 32442, 32443, 32444, 32445, 32446, 32447, 32448, 32449, 32450 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2746.12-2746.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 32451, 32452, 32453, 32454, 32455, 32456, 32457, 32458, 32459, 32460, 32461, 32462, 32463, 32464, 32465, 32466 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y7_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2745.12-2745.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 34616 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:506.16-506.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 34617 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:507.16-507.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 34618 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:508.16-508.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 34619 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:509.16-509.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:494.16-494.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:495.16-495.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:496.16-496.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:497.16-497.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:498.16-498.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:499.16-499.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:500.16-500.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1557 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:501.16-501.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:502.16-502.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:503.16-503.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:504.16-504.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:505.16-505.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:478.16-478.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:479.16-479.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:480.16-480.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:481.16-481.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:482.16-482.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:483.16-483.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:484.16-484.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:485.16-485.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1606 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:486.16-486.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:487.16-487.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1608 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:488.16-488.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:489.16-489.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:490.16-490.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:491.16-491.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:492.16-492.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:493.16-493.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 34620, 34621, 34622, 34623, 34624, 34625, 34626, 34627, 34628, 34629, 34630, 34631, 34632, 34633, 34634, 34635, 34636, 34637, 34638, 34639, 34640, 34641, 34642, 34643, 34644, 34645, 34646, 34647, 34648, 34649, 34650, 34651 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1166.29-1166.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 34523, 34524, 34525, 34526, 34527, 34528, 34529, 34530, 34531, 34532, 34533, 34534, 34535, 34536, 34537, 34538, 34539, 34540, 34541, 34542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1326.29-1326.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 34543, 34544, 34545, 34546 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2919.11-2919.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 34555, 34556, 34557, 34558, 34559, 34560, 34561, 34562 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2920.11-2920.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 34547, 34548, 34549, 34550, 34551, 34552, 34553, 34554 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2921.11-2921.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 34563, 34564, 34565, 34566, 34567, 34568, 34569, 34570, 34571, 34572, 34573, 34574, 34575, 34576, 34577, 34578 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2922.12-2922.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 34708, 34709, 34710, 34711 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2923.11-2923.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 34712, 34713, 34714, 34715, 34716, 34717, 34718, 34719 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2924.11-2924.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 34720, 34721, 34722, 34723, 34724, 34725, 34726, 34727 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2925.11-2925.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 34728, 34729, 34730, 34731, 34732, 34733, 34734, 34735, 34736, 34737, 34738, 34739, 34740, 34741, 34742, 34743 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2926.12-2926.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 34615 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:978.6-978.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 32673, 32674, 32675, 32676 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2927.11-2927.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 32685, 32686, 32687, 32688, 32689, 32690, 32691, 32692 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2928.11-2928.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 32677, 32678, 32679, 32680, 32681, 32682, 32683, 32684 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2929.11-2929.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 32693, 32694, 32695, 32696, 32697, 32698, 32699, 32700, 32701, 32702, 32703, 32704 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2931.12-2931.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 32705, 32706, 32707, 32708, 32709, 32710, 32711, 32712, 32713, 32714, 32715, 32716, 32717, 32718, 32719, 32720 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y8_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:2930.12-2930.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_Config_accessC_bit0": {
          "hide_name": 0,
          "bits": [ 34745 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_Config_accessC_bit0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:568.16-568.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_Config_accessC_bit1": {
          "hide_name": 0,
          "bits": [ 34746 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_Config_accessC_bit1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:569.16-569.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_Config_accessC_bit2": {
          "hide_name": 0,
          "bits": [ 34747 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_Config_accessC_bit2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:570.16-570.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_Config_accessC_bit3": {
          "hide_name": 0,
          "bits": [ 34748 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_Config_accessC_bit3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:571.16-571.45",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A0_O0": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:556.16-556.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A0_O1": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:557.16-557.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A0_O2": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:558.16-558.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A0_O3": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:559.16-559.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A1_O0": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:560.16-560.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A1_O1": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:561.16-561.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A1_O2": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:562.16-562.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_A1_O3": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_A1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:563.16-563.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_C_O0": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_C_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:564.16-564.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_C_O1": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_C_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:565.16-565.38"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_C_O2": {
          "hide_name": 0,
          "bits": [ 34749 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_C_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:566.16-566.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_C_O3": {
          "hide_name": 0,
          "bits": [ 34750 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_C_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:567.16-567.38",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D0_O0": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D0_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:540.16-540.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D0_O1": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D0_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:541.16-541.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D0_O2": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D0_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:542.16-542.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D0_O3": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D0_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:543.16-543.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D1_O0": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D1_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:544.16-544.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D1_O1": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D1_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:545.16-545.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D1_O2": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D1_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:546.16-546.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D1_O3": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D1_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:547.16-547.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D2_O0": {
          "hide_name": 0,
          "bits": [ 1536 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D2_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:548.16-548.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D2_O1": {
          "hide_name": 0,
          "bits": [ 1537 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D2_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:549.16-549.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D2_O2": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D2_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:550.16-550.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D2_O3": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D2_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:551.16-551.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D3_O0": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D3_O0",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:552.16-552.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D3_O1": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D3_O1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:553.16-553.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D3_O2": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D3_O2",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:554.16-554.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FAB2RAM_D3_O3": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FAB2RAM_D3_O3",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:555.16-555.39"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 34751, 34752, 34753, 34754, 34755, 34756, 34757, 34758, 34759, 34760, 34761, 34762, 34763, 34764, 34765, 34766, 34767, 34768, 34769, 34770, 34771, 34772, 34773, 34774, 34775, 34776, 34777, 34778, 34779, 34780, 34781, 34782 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FrameData_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1176.29-1176.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 34652, 34653, 34654, 34655, 34656, 34657, 34658, 34659, 34660, 34661, 34662, 34663, 34664, 34665, 34666, 34667, 34668, 34669, 34670, 34671 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_FrameStrobe_O",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1336.29-1336.52"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 34672, 34673, 34674, 34675 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_N1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3104.11-3104.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 34684, 34685, 34686, 34687, 34688, 34689, 34690, 34691 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_N2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3105.11-3105.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 34676, 34677, 34678, 34679, 34680, 34681, 34682, 34683 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_N2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3106.11-3106.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 34692, 34693, 34694, 34695, 34696, 34697, 34698, 34699, 34700, 34701, 34702, 34703, 34704, 34705, 34706, 34707 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_N4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3107.12-3107.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_S1BEG": {
          "hide_name": 0,
          "bits": [ 33115, 33116, 33117, 33118 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_S1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3108.11-3108.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_S2BEG": {
          "hide_name": 0,
          "bits": [ 33143, 33144, 33145, 33146, 33147, 33148, 33149, 33150 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_S2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3109.11-3109.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_S2BEGb": {
          "hide_name": 0,
          "bits": [ 33135, 33136, 33137, 33138, 33139, 33140, 33141, 33142 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_S2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3110.11-3110.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_S4BEG": {
          "hide_name": 0,
          "bits": [ 33167, 33168, 33169, 33170, 33171, 33172, 33173, 33174, 33175, 33176, 33177, 33178, 33179, 33180, 33181, 33182 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_S4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3111.12-3111.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 34744 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_UserCLKo",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:988.6-988.24"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_W1BEG": {
          "hide_name": 0,
          "bits": [ 32801, 32802, 32803, 32804 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_W1BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3112.11-3112.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_W2BEG": {
          "hide_name": 0,
          "bits": [ 32813, 32814, 32815, 32816, 32817, 32818, 32819, 32820 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_W2BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3113.11-3113.26"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_W2BEGb": {
          "hide_name": 0,
          "bits": [ 32805, 32806, 32807, 32808, 32809, 32810, 32811, 32812 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_W2BEGb",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3114.11-3114.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_W6BEG": {
          "hide_name": 0,
          "bits": [ 32821, 32822, 32823, 32824, 32825, 32826, 32827, 32828, 32829, 32830, 32831, 32832 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_W6BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3116.12-3116.27"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9Y9_WW4BEG": {
          "hide_name": 0,
          "bits": [ 32833, 32834, 32835, 32836, 32837, 32838, 32839, 32840, 32841, 32842, 32843, 32844, 32845, 32846, 32847, 32848 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9Y9_WW4BEG",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:3115.12-3115.28"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_X9_FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_X9_FrameStrobe",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1076.29-1076.48"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y10_FrameData": {
          "hide_name": 0,
          "bits": [ 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y10_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1061.28-1061.46"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y11_FrameData": {
          "hide_name": 0,
          "bits": [ 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y11_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1062.28-1062.46"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y12_FrameData": {
          "hide_name": 0,
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y12_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1063.28-1063.46"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y13_FrameData": {
          "hide_name": 0,
          "bits": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y13_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1064.28-1064.46"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y14_FrameData": {
          "hide_name": 0,
          "bits": [ 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y14_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1065.28-1065.46"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y1_FrameData": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y1_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1052.28-1052.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y2_FrameData": {
          "hide_name": 0,
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y2_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1053.28-1053.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y3_FrameData": {
          "hide_name": 0,
          "bits": [ 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y3_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1054.28-1054.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y4_FrameData": {
          "hide_name": 0,
          "bits": [ 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y4_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1055.28-1055.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y5_FrameData": {
          "hide_name": 0,
          "bits": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y5_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1056.28-1056.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y6_FrameData": {
          "hide_name": 0,
          "bits": [ 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y6_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1057.28-1057.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y7_FrameData": {
          "hide_name": 0,
          "bits": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y7_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1058.28-1058.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y8_FrameData": {
          "hide_name": 0,
          "bits": [ 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y8_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1059.28-1059.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.Tile_Y9_FrameData": {
          "hide_name": 0,
          "bits": [ 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst Tile_Y9_FrameData",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:1060.28-1060.45"
          }
        },
        "eFPGA_top_i.eFPGA_inst.vccd1": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst vccd1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:11.11-11.16",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.eFPGA_inst.vssd1": {
          "hide_name": 0,
          "bits": [ 2060 ],
          "attributes": {
            "hdlname": "eFPGA_top_i eFPGA_inst vssd1",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v:12.11-12.16",
            "unused_bits": "0 "
          }
        },
        "eFPGA_top_i.s_clk": {
          "hide_name": 0,
          "bits": [ 1928 ],
          "attributes": {
            "hdlname": "eFPGA_top_i s_clk",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:31.11-31.16"
          }
        },
        "eFPGA_top_i.s_data": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
            "hdlname": "eFPGA_top_i s_data",
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v:32.11-32.17"
          }
        },
        "io_in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:12.19-12.24"
          }
        },
        "io_oeb": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:14.19-14.25"
          }
        },
        "io_out": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:13.19-13.25"
          }
        },
        "resetn": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:18.11-18.17"
          }
        },
        "vccd1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:6.11-6.16"
          }
        },
        "vssd1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v:7.11-7.16"
          }
        }
      }
    }
  }
}
