Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M3oM2uM7/W0.14_W0.14/S0.28_S0.28_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 16008
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 16008
Number of links to be computed: 38176
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 11 
GMRES Iterations: 14 
GMRES Iterations: 9 
GMRES Iterations: 10 
GMRES Iterations: 9 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  2.65474e-14 -8.99013e-15 -7.20069e-16 -4.58774e-16 -6.71358e-16 
g2_wire_M7_w7  -2.1336e-14 8.87395e-15 4.34719e-16 2.54927e-16 3.8467e-16 
g3_wire_M3_w1  -8.19419e-17 1.26374e-16 2.81159e-16 -4.03928e-17 1.48243e-17 
g4_wire_M3_w2  -2.9322e-15 9.39407e-16 -2.36727e-17 3.44917e-16 -1.81338e-17 
g5_wire_M3_w3  -1.05413e-15 1.1246e-16 -2.82778e-17 -1.46303e-16 2.27028e-16 


Solve statistics:
Number of input panels: 255 of which 66 conductors and 189 dielectric
Number of input panels to solver engine: 16008
Number of panels after refinement: 16008
Number of potential estimates: 37801
Number of links: 54184 (uncompressed 256256064, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0239105
Time for reading input file: 0.003427s
Time for building super hierarchy: 0.002460s
Time for discretization: 0.003448s
Time for building potential matrix: 0.043744s
Time for precond calculation: 0.000628s
Time for gmres solving: 0.166694s
Memory allocated for panel hierarchy: 6403208 bytes
Memory allocated for links structure: 1073869904 bytes
Memory allocated for conductor list: 393600 bytes
Memory allocated for Gmres: 3506840 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.220686s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058763 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16073, Links # 46240)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16412, Links # 58174)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 17007, Links # 80526)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00591604
***************************************
Computing the links.. 
Number of panels after refinement: 17955
Number of links to be computed: 121480
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 73 
GMRES Iterations: 66 
GMRES Iterations: 75 
GMRES Iterations: 77 
GMRES Iterations: 74 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  2.74681e-15 -5.28041e-16 -1.88147e-16 -4.19142e-17 -1.42809e-16 
g2_wire_M7_w7  -1.48777e-15 1.4187e-15 -3.05725e-17 -2.48568e-17 -4.06258e-17 
g3_wire_M3_w1  -1.3034e-16 -2.56878e-17 4.39897e-16 -2.26575e-16 4.55787e-17 
g4_wire_M3_w2  1.95961e-16 1.55128e-17 -2.67902e-16 5.61259e-16 -2.19412e-16 
g5_wire_M3_w3  -2.53973e-16 -1.90999e-17 5.54831e-17 -2.46091e-16 3.80704e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 9.15731

Solve statistics:
Number of input panels: 255 of which 66 conductors and 189 dielectric
Number of input panels to solver engine: 16008
Number of panels after refinement: 17955
Number of potential estimates: 120968
Number of links: 139435 (uncompressed 322382025, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00591578
Time for reading input file: 0.001758s
Time for building super hierarchy: 0.001717s
Time for discretization: 0.020057s
Time for building potential matrix: 0.214460s
Time for precond calculation: 0.000802s
Time for gmres solving: 1.484779s
Memory allocated for panel hierarchy: 7183955 bytes
Memory allocated for links structure: 1073885480 bytes
Memory allocated for conductor list: 393600 bytes
Memory allocated for Gmres: 13000904 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.767874s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1068812 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 19508, Links # 208122)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00295774
***************************************
Computing the links.. 
Number of panels after refinement: 23106
Number of links to be computed: 372402
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
        