{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461448157239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461448157241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 16:49:16 2016 " "Processing started: Sat Apr 23 16:49:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461448157241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461448157241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461448157241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461448157779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frameram.sv 1 1 " "Found 1 design units, including 1 entities, in source file frameram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM " "Found entity 1: frameRAM" {  } { { "frameRAM.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/frameRAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file register5bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register5Bits " "Found entity 1: Register5Bits" {  } { { "Register5Bits.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Register5Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper5Bit " "Found entity 1: Color_Mapper5Bit" {  } { { "Color_Mapper5Bit.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Color_Mapper5Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "FrameBuffer.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/FrameBuffer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprites " "Found entity 1: Sprites" {  } { { "Sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Sprites.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461448165639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player " "Found entity 1: Player" {  } { { "Player.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Player.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "GameController.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/GameController.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProjectTopLevel " "Found entity 1: finalProjectTopLevel" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448165659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448165659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PlayerS Player.sv(209) " "Verilog HDL Implicit Net warning at Player.sv(209): created implicit net for \"PlayerS\"" {  } { { "Player.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Player.sv" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448165660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset finalProjectTopLevel.sv(34) " "Verilog HDL Implicit Net warning at finalProjectTopLevel.sv(34): created implicit net for \"Reset\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448165660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProjectTopLevel " "Elaborating entity \"finalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461448166030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "finalProjectTopLevel.sv" "vgasync_instance" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448166037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper5Bit Color_Mapper5Bit:color_instance " "Elaborating entity \"Color_Mapper5Bit\" for hierarchy \"Color_Mapper5Bit:color_instance\"" {  } { { "finalProjectTopLevel.sv" "color_instance" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448166043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:gameControllerInst " "Elaborating entity \"GameController\" for hierarchy \"GameController:gameControllerInst\"" {  } { { "finalProjectTopLevel.sv" "gameControllerInst" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448166049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprites Sprites:hero_SpritesInst " "Elaborating entity \"Sprites\" for hierarchy \"Sprites:hero_SpritesInst\"" {  } { { "finalProjectTopLevel.sv" "hero_SpritesInst" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448166056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1) " "Verilog HDL assignment warning at Right.txt(1): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166066 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(2) " "Verilog HDL assignment warning at Right.txt(2): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166066 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(3) " "Verilog HDL assignment warning at Right.txt(3): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(4) " "Verilog HDL assignment warning at Right.txt(4): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(5) " "Verilog HDL assignment warning at Right.txt(5): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(6) " "Verilog HDL assignment warning at Right.txt(6): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(11) " "Verilog HDL assignment warning at Right.txt(11): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(12) " "Verilog HDL assignment warning at Right.txt(12): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(13) " "Verilog HDL assignment warning at Right.txt(13): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(14) " "Verilog HDL assignment warning at Right.txt(14): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(15) " "Verilog HDL assignment warning at Right.txt(15): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166067 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(16) " "Verilog HDL assignment warning at Right.txt(16): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(17) " "Verilog HDL assignment warning at Right.txt(17): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(18) " "Verilog HDL assignment warning at Right.txt(18): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(19) " "Verilog HDL assignment warning at Right.txt(19): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(20) " "Verilog HDL assignment warning at Right.txt(20): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(21) " "Verilog HDL assignment warning at Right.txt(21): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(22) " "Verilog HDL assignment warning at Right.txt(22): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(23) " "Verilog HDL assignment warning at Right.txt(23): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(24) " "Verilog HDL assignment warning at Right.txt(24): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(25) " "Verilog HDL assignment warning at Right.txt(25): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(26) " "Verilog HDL assignment warning at Right.txt(26): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(27) " "Verilog HDL assignment warning at Right.txt(27): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166068 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(28) " "Verilog HDL assignment warning at Right.txt(28): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(35) " "Verilog HDL assignment warning at Right.txt(35): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(36) " "Verilog HDL assignment warning at Right.txt(36): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(37) " "Verilog HDL assignment warning at Right.txt(37): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(38) " "Verilog HDL assignment warning at Right.txt(38): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(39) " "Verilog HDL assignment warning at Right.txt(39): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(40) " "Verilog HDL assignment warning at Right.txt(40): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(41) " "Verilog HDL assignment warning at Right.txt(41): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(42) " "Verilog HDL assignment warning at Right.txt(42): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(43) " "Verilog HDL assignment warning at Right.txt(43): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(44) " "Verilog HDL assignment warning at Right.txt(44): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166069 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(45) " "Verilog HDL assignment warning at Right.txt(45): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(46) " "Verilog HDL assignment warning at Right.txt(46): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(47) " "Verilog HDL assignment warning at Right.txt(47): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(48) " "Verilog HDL assignment warning at Right.txt(48): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(49) " "Verilog HDL assignment warning at Right.txt(49): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(50) " "Verilog HDL assignment warning at Right.txt(50): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(51) " "Verilog HDL assignment warning at Right.txt(51): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(60) " "Verilog HDL assignment warning at Right.txt(60): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166070 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(61) " "Verilog HDL assignment warning at Right.txt(61): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(62) " "Verilog HDL assignment warning at Right.txt(62): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(63) " "Verilog HDL assignment warning at Right.txt(63): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(64) " "Verilog HDL assignment warning at Right.txt(64): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(65) " "Verilog HDL assignment warning at Right.txt(65): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(66) " "Verilog HDL assignment warning at Right.txt(66): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(67) " "Verilog HDL assignment warning at Right.txt(67): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(68) " "Verilog HDL assignment warning at Right.txt(68): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(69) " "Verilog HDL assignment warning at Right.txt(69): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(70) " "Verilog HDL assignment warning at Right.txt(70): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(71) " "Verilog HDL assignment warning at Right.txt(71): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(72) " "Verilog HDL assignment warning at Right.txt(72): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(73) " "Verilog HDL assignment warning at Right.txt(73): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(74) " "Verilog HDL assignment warning at Right.txt(74): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(75) " "Verilog HDL assignment warning at Right.txt(75): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166071 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(84) " "Verilog HDL assignment warning at Right.txt(84): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(85) " "Verilog HDL assignment warning at Right.txt(85): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(86) " "Verilog HDL assignment warning at Right.txt(86): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(87) " "Verilog HDL assignment warning at Right.txt(87): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(88) " "Verilog HDL assignment warning at Right.txt(88): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(89) " "Verilog HDL assignment warning at Right.txt(89): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(90) " "Verilog HDL assignment warning at Right.txt(90): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(91) " "Verilog HDL assignment warning at Right.txt(91): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(92) " "Verilog HDL assignment warning at Right.txt(92): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(93) " "Verilog HDL assignment warning at Right.txt(93): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(94) " "Verilog HDL assignment warning at Right.txt(94): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(95) " "Verilog HDL assignment warning at Right.txt(95): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(96) " "Verilog HDL assignment warning at Right.txt(96): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(97) " "Verilog HDL assignment warning at Right.txt(97): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166072 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(98) " "Verilog HDL assignment warning at Right.txt(98): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(99) " "Verilog HDL assignment warning at Right.txt(99): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(100) " "Verilog HDL assignment warning at Right.txt(100): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(107) " "Verilog HDL assignment warning at Right.txt(107): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(108) " "Verilog HDL assignment warning at Right.txt(108): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(109) " "Verilog HDL assignment warning at Right.txt(109): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(110) " "Verilog HDL assignment warning at Right.txt(110): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(111) " "Verilog HDL assignment warning at Right.txt(111): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(112) " "Verilog HDL assignment warning at Right.txt(112): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(113) " "Verilog HDL assignment warning at Right.txt(113): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166073 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(114) " "Verilog HDL assignment warning at Right.txt(114): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(115) " "Verilog HDL assignment warning at Right.txt(115): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(116) " "Verilog HDL assignment warning at Right.txt(116): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(117) " "Verilog HDL assignment warning at Right.txt(117): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(118) " "Verilog HDL assignment warning at Right.txt(118): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(119) " "Verilog HDL assignment warning at Right.txt(119): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(120) " "Verilog HDL assignment warning at Right.txt(120): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(121) " "Verilog HDL assignment warning at Right.txt(121): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(122) " "Verilog HDL assignment warning at Right.txt(122): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(133) " "Verilog HDL assignment warning at Right.txt(133): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(134) " "Verilog HDL assignment warning at Right.txt(134): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(135) " "Verilog HDL assignment warning at Right.txt(135): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166074 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(136) " "Verilog HDL assignment warning at Right.txt(136): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(137) " "Verilog HDL assignment warning at Right.txt(137): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(138) " "Verilog HDL assignment warning at Right.txt(138): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(139) " "Verilog HDL assignment warning at Right.txt(139): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(140) " "Verilog HDL assignment warning at Right.txt(140): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(141) " "Verilog HDL assignment warning at Right.txt(141): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(142) " "Verilog HDL assignment warning at Right.txt(142): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(143) " "Verilog HDL assignment warning at Right.txt(143): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(144) " "Verilog HDL assignment warning at Right.txt(144): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(145) " "Verilog HDL assignment warning at Right.txt(145): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(157) " "Verilog HDL assignment warning at Right.txt(157): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166075 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(158) " "Verilog HDL assignment warning at Right.txt(158): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(159) " "Verilog HDL assignment warning at Right.txt(159): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(160) " "Verilog HDL assignment warning at Right.txt(160): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(161) " "Verilog HDL assignment warning at Right.txt(161): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(162) " "Verilog HDL assignment warning at Right.txt(162): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(163) " "Verilog HDL assignment warning at Right.txt(163): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(164) " "Verilog HDL assignment warning at Right.txt(164): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(165) " "Verilog HDL assignment warning at Right.txt(165): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(166) " "Verilog HDL assignment warning at Right.txt(166): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(167) " "Verilog HDL assignment warning at Right.txt(167): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(168) " "Verilog HDL assignment warning at Right.txt(168): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(182) " "Verilog HDL assignment warning at Right.txt(182): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(183) " "Verilog HDL assignment warning at Right.txt(183): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(184) " "Verilog HDL assignment warning at Right.txt(184): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(185) " "Verilog HDL assignment warning at Right.txt(185): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166076 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(186) " "Verilog HDL assignment warning at Right.txt(186): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(187) " "Verilog HDL assignment warning at Right.txt(187): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(188) " "Verilog HDL assignment warning at Right.txt(188): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(189) " "Verilog HDL assignment warning at Right.txt(189): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(190) " "Verilog HDL assignment warning at Right.txt(190): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(191) " "Verilog HDL assignment warning at Right.txt(191): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(192) " "Verilog HDL assignment warning at Right.txt(192): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(206) " "Verilog HDL assignment warning at Right.txt(206): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(207) " "Verilog HDL assignment warning at Right.txt(207): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(208) " "Verilog HDL assignment warning at Right.txt(208): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166077 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(209) " "Verilog HDL assignment warning at Right.txt(209): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(210) " "Verilog HDL assignment warning at Right.txt(210): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(211) " "Verilog HDL assignment warning at Right.txt(211): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(212) " "Verilog HDL assignment warning at Right.txt(212): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(213) " "Verilog HDL assignment warning at Right.txt(213): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(214) " "Verilog HDL assignment warning at Right.txt(214): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(215) " "Verilog HDL assignment warning at Right.txt(215): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(216) " "Verilog HDL assignment warning at Right.txt(216): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(231) " "Verilog HDL assignment warning at Right.txt(231): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(232) " "Verilog HDL assignment warning at Right.txt(232): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(233) " "Verilog HDL assignment warning at Right.txt(233): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(234) " "Verilog HDL assignment warning at Right.txt(234): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(235) " "Verilog HDL assignment warning at Right.txt(235): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166078 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(236) " "Verilog HDL assignment warning at Right.txt(236): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(237) " "Verilog HDL assignment warning at Right.txt(237): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(239) " "Verilog HDL assignment warning at Right.txt(239): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(240) " "Verilog HDL assignment warning at Right.txt(240): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(264) " "Verilog HDL assignment warning at Right.txt(264): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(289) " "Verilog HDL assignment warning at Right.txt(289): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(312) " "Verilog HDL assignment warning at Right.txt(312): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(313) " "Verilog HDL assignment warning at Right.txt(313): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(314) " "Verilog HDL assignment warning at Right.txt(314): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(334) " "Verilog HDL assignment warning at Right.txt(334): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(335) " "Verilog HDL assignment warning at Right.txt(335): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166079 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(336) " "Verilog HDL assignment warning at Right.txt(336): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(337) " "Verilog HDL assignment warning at Right.txt(337): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(338) " "Verilog HDL assignment warning at Right.txt(338): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(339) " "Verilog HDL assignment warning at Right.txt(339): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(347) " "Verilog HDL assignment warning at Right.txt(347): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(348) " "Verilog HDL assignment warning at Right.txt(348): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(357) " "Verilog HDL assignment warning at Right.txt(357): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(358) " "Verilog HDL assignment warning at Right.txt(358): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(359) " "Verilog HDL assignment warning at Right.txt(359): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(360) " "Verilog HDL assignment warning at Right.txt(360): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(361) " "Verilog HDL assignment warning at Right.txt(361): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(362) " "Verilog HDL assignment warning at Right.txt(362): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166080 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(363) " "Verilog HDL assignment warning at Right.txt(363): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(371) " "Verilog HDL assignment warning at Right.txt(371): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(372) " "Verilog HDL assignment warning at Right.txt(372): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(373) " "Verilog HDL assignment warning at Right.txt(373): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(374) " "Verilog HDL assignment warning at Right.txt(374): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(375) " "Verilog HDL assignment warning at Right.txt(375): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(376) " "Verilog HDL assignment warning at Right.txt(376): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(377) " "Verilog HDL assignment warning at Right.txt(377): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(378) " "Verilog HDL assignment warning at Right.txt(378): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(379) " "Verilog HDL assignment warning at Right.txt(379): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(380) " "Verilog HDL assignment warning at Right.txt(380): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(381) " "Verilog HDL assignment warning at Right.txt(381): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(382) " "Verilog HDL assignment warning at Right.txt(382): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(383) " "Verilog HDL assignment warning at Right.txt(383): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(384) " "Verilog HDL assignment warning at Right.txt(384): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(385) " "Verilog HDL assignment warning at Right.txt(385): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166081 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(386) " "Verilog HDL assignment warning at Right.txt(386): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(387) " "Verilog HDL assignment warning at Right.txt(387): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(395) " "Verilog HDL assignment warning at Right.txt(395): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(396) " "Verilog HDL assignment warning at Right.txt(396): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(397) " "Verilog HDL assignment warning at Right.txt(397): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(398) " "Verilog HDL assignment warning at Right.txt(398): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(399) " "Verilog HDL assignment warning at Right.txt(399): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(400) " "Verilog HDL assignment warning at Right.txt(400): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166082 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(401) " "Verilog HDL assignment warning at Right.txt(401): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(402) " "Verilog HDL assignment warning at Right.txt(402): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(403) " "Verilog HDL assignment warning at Right.txt(403): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(404) " "Verilog HDL assignment warning at Right.txt(404): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(405) " "Verilog HDL assignment warning at Right.txt(405): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(406) " "Verilog HDL assignment warning at Right.txt(406): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(407) " "Verilog HDL assignment warning at Right.txt(407): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(408) " "Verilog HDL assignment warning at Right.txt(408): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(409) " "Verilog HDL assignment warning at Right.txt(409): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(410) " "Verilog HDL assignment warning at Right.txt(410): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(411) " "Verilog HDL assignment warning at Right.txt(411): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(420) " "Verilog HDL assignment warning at Right.txt(420): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(421) " "Verilog HDL assignment warning at Right.txt(421): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(422) " "Verilog HDL assignment warning at Right.txt(422): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(423) " "Verilog HDL assignment warning at Right.txt(423): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166083 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(424) " "Verilog HDL assignment warning at Right.txt(424): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(425) " "Verilog HDL assignment warning at Right.txt(425): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(426) " "Verilog HDL assignment warning at Right.txt(426): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(427) " "Verilog HDL assignment warning at Right.txt(427): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(428) " "Verilog HDL assignment warning at Right.txt(428): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(429) " "Verilog HDL assignment warning at Right.txt(429): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(430) " "Verilog HDL assignment warning at Right.txt(430): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(431) " "Verilog HDL assignment warning at Right.txt(431): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(432) " "Verilog HDL assignment warning at Right.txt(432): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(433) " "Verilog HDL assignment warning at Right.txt(433): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(434) " "Verilog HDL assignment warning at Right.txt(434): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(435) " "Verilog HDL assignment warning at Right.txt(435): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(436) " "Verilog HDL assignment warning at Right.txt(436): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(445) " "Verilog HDL assignment warning at Right.txt(445): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166084 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(446) " "Verilog HDL assignment warning at Right.txt(446): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(447) " "Verilog HDL assignment warning at Right.txt(447): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(448) " "Verilog HDL assignment warning at Right.txt(448): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(449) " "Verilog HDL assignment warning at Right.txt(449): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(450) " "Verilog HDL assignment warning at Right.txt(450): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(451) " "Verilog HDL assignment warning at Right.txt(451): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(452) " "Verilog HDL assignment warning at Right.txt(452): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(453) " "Verilog HDL assignment warning at Right.txt(453): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(454) " "Verilog HDL assignment warning at Right.txt(454): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166085 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(455) " "Verilog HDL assignment warning at Right.txt(455): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(456) " "Verilog HDL assignment warning at Right.txt(456): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(457) " "Verilog HDL assignment warning at Right.txt(457): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(458) " "Verilog HDL assignment warning at Right.txt(458): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(459) " "Verilog HDL assignment warning at Right.txt(459): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(460) " "Verilog HDL assignment warning at Right.txt(460): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(469) " "Verilog HDL assignment warning at Right.txt(469): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(470) " "Verilog HDL assignment warning at Right.txt(470): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(471) " "Verilog HDL assignment warning at Right.txt(471): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(472) " "Verilog HDL assignment warning at Right.txt(472): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(473) " "Verilog HDL assignment warning at Right.txt(473): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(474) " "Verilog HDL assignment warning at Right.txt(474): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(475) " "Verilog HDL assignment warning at Right.txt(475): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(476) " "Verilog HDL assignment warning at Right.txt(476): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166086 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(477) " "Verilog HDL assignment warning at Right.txt(477): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(478) " "Verilog HDL assignment warning at Right.txt(478): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(479) " "Verilog HDL assignment warning at Right.txt(479): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(480) " "Verilog HDL assignment warning at Right.txt(480): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(481) " "Verilog HDL assignment warning at Right.txt(481): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(482) " "Verilog HDL assignment warning at Right.txt(482): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(483) " "Verilog HDL assignment warning at Right.txt(483): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(484) " "Verilog HDL assignment warning at Right.txt(484): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(494) " "Verilog HDL assignment warning at Right.txt(494): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166087 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(495) " "Verilog HDL assignment warning at Right.txt(495): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(496) " "Verilog HDL assignment warning at Right.txt(496): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(497) " "Verilog HDL assignment warning at Right.txt(497): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(498) " "Verilog HDL assignment warning at Right.txt(498): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(499) " "Verilog HDL assignment warning at Right.txt(499): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(500) " "Verilog HDL assignment warning at Right.txt(500): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(501) " "Verilog HDL assignment warning at Right.txt(501): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(502) " "Verilog HDL assignment warning at Right.txt(502): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(503) " "Verilog HDL assignment warning at Right.txt(503): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(504) " "Verilog HDL assignment warning at Right.txt(504): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(505) " "Verilog HDL assignment warning at Right.txt(505): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(506) " "Verilog HDL assignment warning at Right.txt(506): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(507) " "Verilog HDL assignment warning at Right.txt(507): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(508) " "Verilog HDL assignment warning at Right.txt(508): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(509) " "Verilog HDL assignment warning at Right.txt(509): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166088 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(517) " "Verilog HDL assignment warning at Right.txt(517): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(518) " "Verilog HDL assignment warning at Right.txt(518): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(519) " "Verilog HDL assignment warning at Right.txt(519): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(520) " "Verilog HDL assignment warning at Right.txt(520): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(521) " "Verilog HDL assignment warning at Right.txt(521): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(522) " "Verilog HDL assignment warning at Right.txt(522): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(523) " "Verilog HDL assignment warning at Right.txt(523): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(524) " "Verilog HDL assignment warning at Right.txt(524): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(525) " "Verilog HDL assignment warning at Right.txt(525): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(526) " "Verilog HDL assignment warning at Right.txt(526): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(527) " "Verilog HDL assignment warning at Right.txt(527): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(528) " "Verilog HDL assignment warning at Right.txt(528): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(529) " "Verilog HDL assignment warning at Right.txt(529): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(530) " "Verilog HDL assignment warning at Right.txt(530): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(531) " "Verilog HDL assignment warning at Right.txt(531): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166089 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(532) " "Verilog HDL assignment warning at Right.txt(532): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(533) " "Verilog HDL assignment warning at Right.txt(533): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(541) " "Verilog HDL assignment warning at Right.txt(541): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(542) " "Verilog HDL assignment warning at Right.txt(542): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(543) " "Verilog HDL assignment warning at Right.txt(543): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(544) " "Verilog HDL assignment warning at Right.txt(544): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(545) " "Verilog HDL assignment warning at Right.txt(545): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(546) " "Verilog HDL assignment warning at Right.txt(546): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(547) " "Verilog HDL assignment warning at Right.txt(547): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166090 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(548) " "Verilog HDL assignment warning at Right.txt(548): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(549) " "Verilog HDL assignment warning at Right.txt(549): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(550) " "Verilog HDL assignment warning at Right.txt(550): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(551) " "Verilog HDL assignment warning at Right.txt(551): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(552) " "Verilog HDL assignment warning at Right.txt(552): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(553) " "Verilog HDL assignment warning at Right.txt(553): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(554) " "Verilog HDL assignment warning at Right.txt(554): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(555) " "Verilog HDL assignment warning at Right.txt(555): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(556) " "Verilog HDL assignment warning at Right.txt(556): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(564) " "Verilog HDL assignment warning at Right.txt(564): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(565) " "Verilog HDL assignment warning at Right.txt(565): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(566) " "Verilog HDL assignment warning at Right.txt(566): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(567) " "Verilog HDL assignment warning at Right.txt(567): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(568) " "Verilog HDL assignment warning at Right.txt(568): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166091 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(569) " "Verilog HDL assignment warning at Right.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(570) " "Verilog HDL assignment warning at Right.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(571) " "Verilog HDL assignment warning at Right.txt(571): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(572) " "Verilog HDL assignment warning at Right.txt(572): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(573) " "Verilog HDL assignment warning at Right.txt(573): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(574) " "Verilog HDL assignment warning at Right.txt(574): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(575) " "Verilog HDL assignment warning at Right.txt(575): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(576) " "Verilog HDL assignment warning at Right.txt(576): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(577) " "Verilog HDL assignment warning at Right.txt(577): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(578) " "Verilog HDL assignment warning at Right.txt(578): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(579) " "Verilog HDL assignment warning at Right.txt(579): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(588) " "Verilog HDL assignment warning at Right.txt(588): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(589) " "Verilog HDL assignment warning at Right.txt(589): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(590) " "Verilog HDL assignment warning at Right.txt(590): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(591) " "Verilog HDL assignment warning at Right.txt(591): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166092 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(592) " "Verilog HDL assignment warning at Right.txt(592): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(593) " "Verilog HDL assignment warning at Right.txt(593): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(594) " "Verilog HDL assignment warning at Right.txt(594): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(595) " "Verilog HDL assignment warning at Right.txt(595): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(596) " "Verilog HDL assignment warning at Right.txt(596): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(597) " "Verilog HDL assignment warning at Right.txt(597): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(598) " "Verilog HDL assignment warning at Right.txt(598): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(599) " "Verilog HDL assignment warning at Right.txt(599): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(600) " "Verilog HDL assignment warning at Right.txt(600): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166093 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(601) " "Verilog HDL assignment warning at Right.txt(601): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(602) " "Verilog HDL assignment warning at Right.txt(602): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(611) " "Verilog HDL assignment warning at Right.txt(611): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(612) " "Verilog HDL assignment warning at Right.txt(612): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(613) " "Verilog HDL assignment warning at Right.txt(613): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(614) " "Verilog HDL assignment warning at Right.txt(614): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(615) " "Verilog HDL assignment warning at Right.txt(615): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(616) " "Verilog HDL assignment warning at Right.txt(616): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(617) " "Verilog HDL assignment warning at Right.txt(617): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(618) " "Verilog HDL assignment warning at Right.txt(618): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(619) " "Verilog HDL assignment warning at Right.txt(619): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(620) " "Verilog HDL assignment warning at Right.txt(620): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(621) " "Verilog HDL assignment warning at Right.txt(621): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(622) " "Verilog HDL assignment warning at Right.txt(622): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(623) " "Verilog HDL assignment warning at Right.txt(623): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166094 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(624) " "Verilog HDL assignment warning at Right.txt(624): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(625) " "Verilog HDL assignment warning at Right.txt(625): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(634) " "Verilog HDL assignment warning at Right.txt(634): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(635) " "Verilog HDL assignment warning at Right.txt(635): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(636) " "Verilog HDL assignment warning at Right.txt(636): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(637) " "Verilog HDL assignment warning at Right.txt(637): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(638) " "Verilog HDL assignment warning at Right.txt(638): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(639) " "Verilog HDL assignment warning at Right.txt(639): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(640) " "Verilog HDL assignment warning at Right.txt(640): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(641) " "Verilog HDL assignment warning at Right.txt(641): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166095 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(642) " "Verilog HDL assignment warning at Right.txt(642): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(643) " "Verilog HDL assignment warning at Right.txt(643): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(644) " "Verilog HDL assignment warning at Right.txt(644): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(645) " "Verilog HDL assignment warning at Right.txt(645): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(646) " "Verilog HDL assignment warning at Right.txt(646): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(647) " "Verilog HDL assignment warning at Right.txt(647): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(648) " "Verilog HDL assignment warning at Right.txt(648): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(649) " "Verilog HDL assignment warning at Right.txt(649): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(658) " "Verilog HDL assignment warning at Right.txt(658): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(659) " "Verilog HDL assignment warning at Right.txt(659): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(660) " "Verilog HDL assignment warning at Right.txt(660): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(661) " "Verilog HDL assignment warning at Right.txt(661): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(662) " "Verilog HDL assignment warning at Right.txt(662): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166096 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(663) " "Verilog HDL assignment warning at Right.txt(663): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(664) " "Verilog HDL assignment warning at Right.txt(664): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(665) " "Verilog HDL assignment warning at Right.txt(665): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(666) " "Verilog HDL assignment warning at Right.txt(666): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(667) " "Verilog HDL assignment warning at Right.txt(667): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(668) " "Verilog HDL assignment warning at Right.txt(668): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(669) " "Verilog HDL assignment warning at Right.txt(669): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(670) " "Verilog HDL assignment warning at Right.txt(670): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(671) " "Verilog HDL assignment warning at Right.txt(671): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(672) " "Verilog HDL assignment warning at Right.txt(672): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(673) " "Verilog HDL assignment warning at Right.txt(673): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(674) " "Verilog HDL assignment warning at Right.txt(674): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(681) " "Verilog HDL assignment warning at Right.txt(681): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(682) " "Verilog HDL assignment warning at Right.txt(682): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(683) " "Verilog HDL assignment warning at Right.txt(683): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166097 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(684) " "Verilog HDL assignment warning at Right.txt(684): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(685) " "Verilog HDL assignment warning at Right.txt(685): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(686) " "Verilog HDL assignment warning at Right.txt(686): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(687) " "Verilog HDL assignment warning at Right.txt(687): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(688) " "Verilog HDL assignment warning at Right.txt(688): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(689) " "Verilog HDL assignment warning at Right.txt(689): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(690) " "Verilog HDL assignment warning at Right.txt(690): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(691) " "Verilog HDL assignment warning at Right.txt(691): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166098 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(692) " "Verilog HDL assignment warning at Right.txt(692): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(693) " "Verilog HDL assignment warning at Right.txt(693): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(694) " "Verilog HDL assignment warning at Right.txt(694): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(695) " "Verilog HDL assignment warning at Right.txt(695): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(696) " "Verilog HDL assignment warning at Right.txt(696): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(697) " "Verilog HDL assignment warning at Right.txt(697): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(698) " "Verilog HDL assignment warning at Right.txt(698): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(699) " "Verilog HDL assignment warning at Right.txt(699): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(706) " "Verilog HDL assignment warning at Right.txt(706): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(707) " "Verilog HDL assignment warning at Right.txt(707): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(708) " "Verilog HDL assignment warning at Right.txt(708): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(709) " "Verilog HDL assignment warning at Right.txt(709): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(710) " "Verilog HDL assignment warning at Right.txt(710): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(711) " "Verilog HDL assignment warning at Right.txt(711): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(712) " "Verilog HDL assignment warning at Right.txt(712): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166099 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(713) " "Verilog HDL assignment warning at Right.txt(713): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(714) " "Verilog HDL assignment warning at Right.txt(714): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(715) " "Verilog HDL assignment warning at Right.txt(715): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(716) " "Verilog HDL assignment warning at Right.txt(716): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(717) " "Verilog HDL assignment warning at Right.txt(717): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(718) " "Verilog HDL assignment warning at Right.txt(718): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(719) " "Verilog HDL assignment warning at Right.txt(719): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(720) " "Verilog HDL assignment warning at Right.txt(720): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(721) " "Verilog HDL assignment warning at Right.txt(721): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(722) " "Verilog HDL assignment warning at Right.txt(722): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(723) " "Verilog HDL assignment warning at Right.txt(723): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(724) " "Verilog HDL assignment warning at Right.txt(724): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(732) " "Verilog HDL assignment warning at Right.txt(732): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166100 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(733) " "Verilog HDL assignment warning at Right.txt(733): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(734) " "Verilog HDL assignment warning at Right.txt(734): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(735) " "Verilog HDL assignment warning at Right.txt(735): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(736) " "Verilog HDL assignment warning at Right.txt(736): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(737) " "Verilog HDL assignment warning at Right.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(738) " "Verilog HDL assignment warning at Right.txt(738): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(739) " "Verilog HDL assignment warning at Right.txt(739): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(740) " "Verilog HDL assignment warning at Right.txt(740): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(741) " "Verilog HDL assignment warning at Right.txt(741): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(742) " "Verilog HDL assignment warning at Right.txt(742): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166101 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(743) " "Verilog HDL assignment warning at Right.txt(743): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(744) " "Verilog HDL assignment warning at Right.txt(744): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(745) " "Verilog HDL assignment warning at Right.txt(745): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(746) " "Verilog HDL assignment warning at Right.txt(746): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(747) " "Verilog HDL assignment warning at Right.txt(747): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(748) " "Verilog HDL assignment warning at Right.txt(748): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(757) " "Verilog HDL assignment warning at Right.txt(757): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(758) " "Verilog HDL assignment warning at Right.txt(758): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(759) " "Verilog HDL assignment warning at Right.txt(759): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(760) " "Verilog HDL assignment warning at Right.txt(760): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166102 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(761) " "Verilog HDL assignment warning at Right.txt(761): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(762) " "Verilog HDL assignment warning at Right.txt(762): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(763) " "Verilog HDL assignment warning at Right.txt(763): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(764) " "Verilog HDL assignment warning at Right.txt(764): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(765) " "Verilog HDL assignment warning at Right.txt(765): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(766) " "Verilog HDL assignment warning at Right.txt(766): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(767) " "Verilog HDL assignment warning at Right.txt(767): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(768) " "Verilog HDL assignment warning at Right.txt(768): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(769) " "Verilog HDL assignment warning at Right.txt(769): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(770) " "Verilog HDL assignment warning at Right.txt(770): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(771) " "Verilog HDL assignment warning at Right.txt(771): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(772) " "Verilog HDL assignment warning at Right.txt(772): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(781) " "Verilog HDL assignment warning at Right.txt(781): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(782) " "Verilog HDL assignment warning at Right.txt(782): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166103 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(783) " "Verilog HDL assignment warning at Right.txt(783): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(784) " "Verilog HDL assignment warning at Right.txt(784): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(785) " "Verilog HDL assignment warning at Right.txt(785): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(786) " "Verilog HDL assignment warning at Right.txt(786): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(787) " "Verilog HDL assignment warning at Right.txt(787): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(788) " "Verilog HDL assignment warning at Right.txt(788): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(789) " "Verilog HDL assignment warning at Right.txt(789): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(790) " "Verilog HDL assignment warning at Right.txt(790): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(791) " "Verilog HDL assignment warning at Right.txt(791): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(792) " "Verilog HDL assignment warning at Right.txt(792): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(793) " "Verilog HDL assignment warning at Right.txt(793): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(794) " "Verilog HDL assignment warning at Right.txt(794): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(795) " "Verilog HDL assignment warning at Right.txt(795): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(796) " "Verilog HDL assignment warning at Right.txt(796): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(797) " "Verilog HDL assignment warning at Right.txt(797): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166104 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(798) " "Verilog HDL assignment warning at Right.txt(798): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(799) " "Verilog HDL assignment warning at Right.txt(799): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(800) " "Verilog HDL assignment warning at Right.txt(800): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(801) " "Verilog HDL assignment warning at Right.txt(801): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(802) " "Verilog HDL assignment warning at Right.txt(802): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(803) " "Verilog HDL assignment warning at Right.txt(803): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(804) " "Verilog HDL assignment warning at Right.txt(804): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(805) " "Verilog HDL assignment warning at Right.txt(805): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166105 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(806) " "Verilog HDL assignment warning at Right.txt(806): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(807) " "Verilog HDL assignment warning at Right.txt(807): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(808) " "Verilog HDL assignment warning at Right.txt(808): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(809) " "Verilog HDL assignment warning at Right.txt(809): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(810) " "Verilog HDL assignment warning at Right.txt(810): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(811) " "Verilog HDL assignment warning at Right.txt(811): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(812) " "Verilog HDL assignment warning at Right.txt(812): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(813) " "Verilog HDL assignment warning at Right.txt(813): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(814) " "Verilog HDL assignment warning at Right.txt(814): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(815) " "Verilog HDL assignment warning at Right.txt(815): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(816) " "Verilog HDL assignment warning at Right.txt(816): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(817) " "Verilog HDL assignment warning at Right.txt(817): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(818) " "Verilog HDL assignment warning at Right.txt(818): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(819) " "Verilog HDL assignment warning at Right.txt(819): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(820) " "Verilog HDL assignment warning at Right.txt(820): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166106 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(821) " "Verilog HDL assignment warning at Right.txt(821): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(822) " "Verilog HDL assignment warning at Right.txt(822): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(823) " "Verilog HDL assignment warning at Right.txt(823): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(824) " "Verilog HDL assignment warning at Right.txt(824): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(825) " "Verilog HDL assignment warning at Right.txt(825): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(826) " "Verilog HDL assignment warning at Right.txt(826): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(827) " "Verilog HDL assignment warning at Right.txt(827): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(828) " "Verilog HDL assignment warning at Right.txt(828): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(829) " "Verilog HDL assignment warning at Right.txt(829): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(830) " "Verilog HDL assignment warning at Right.txt(830): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(831) " "Verilog HDL assignment warning at Right.txt(831): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(832) " "Verilog HDL assignment warning at Right.txt(832): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(833) " "Verilog HDL assignment warning at Right.txt(833): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(834) " "Verilog HDL assignment warning at Right.txt(834): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166107 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(835) " "Verilog HDL assignment warning at Right.txt(835): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(836) " "Verilog HDL assignment warning at Right.txt(836): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(837) " "Verilog HDL assignment warning at Right.txt(837): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(838) " "Verilog HDL assignment warning at Right.txt(838): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(839) " "Verilog HDL assignment warning at Right.txt(839): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(840) " "Verilog HDL assignment warning at Right.txt(840): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(841) " "Verilog HDL assignment warning at Right.txt(841): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(842) " "Verilog HDL assignment warning at Right.txt(842): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(843) " "Verilog HDL assignment warning at Right.txt(843): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166108 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(844) " "Verilog HDL assignment warning at Right.txt(844): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(845) " "Verilog HDL assignment warning at Right.txt(845): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(846) " "Verilog HDL assignment warning at Right.txt(846): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(847) " "Verilog HDL assignment warning at Right.txt(847): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(848) " "Verilog HDL assignment warning at Right.txt(848): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(849) " "Verilog HDL assignment warning at Right.txt(849): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(850) " "Verilog HDL assignment warning at Right.txt(850): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(851) " "Verilog HDL assignment warning at Right.txt(851): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(852) " "Verilog HDL assignment warning at Right.txt(852): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(853) " "Verilog HDL assignment warning at Right.txt(853): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(854) " "Verilog HDL assignment warning at Right.txt(854): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(855) " "Verilog HDL assignment warning at Right.txt(855): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(856) " "Verilog HDL assignment warning at Right.txt(856): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(857) " "Verilog HDL assignment warning at Right.txt(857): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(858) " "Verilog HDL assignment warning at Right.txt(858): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166109 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(859) " "Verilog HDL assignment warning at Right.txt(859): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(860) " "Verilog HDL assignment warning at Right.txt(860): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(861) " "Verilog HDL assignment warning at Right.txt(861): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(862) " "Verilog HDL assignment warning at Right.txt(862): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(863) " "Verilog HDL assignment warning at Right.txt(863): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(864) " "Verilog HDL assignment warning at Right.txt(864): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(865) " "Verilog HDL assignment warning at Right.txt(865): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(866) " "Verilog HDL assignment warning at Right.txt(866): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(867) " "Verilog HDL assignment warning at Right.txt(867): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(868) " "Verilog HDL assignment warning at Right.txt(868): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(869) " "Verilog HDL assignment warning at Right.txt(869): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(870) " "Verilog HDL assignment warning at Right.txt(870): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(871) " "Verilog HDL assignment warning at Right.txt(871): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166110 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(872) " "Verilog HDL assignment warning at Right.txt(872): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(873) " "Verilog HDL assignment warning at Right.txt(873): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(874) " "Verilog HDL assignment warning at Right.txt(874): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(875) " "Verilog HDL assignment warning at Right.txt(875): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(876) " "Verilog HDL assignment warning at Right.txt(876): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(877) " "Verilog HDL assignment warning at Right.txt(877): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(878) " "Verilog HDL assignment warning at Right.txt(878): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(879) " "Verilog HDL assignment warning at Right.txt(879): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(880) " "Verilog HDL assignment warning at Right.txt(880): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(881) " "Verilog HDL assignment warning at Right.txt(881): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166111 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(882) " "Verilog HDL assignment warning at Right.txt(882): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(883) " "Verilog HDL assignment warning at Right.txt(883): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(884) " "Verilog HDL assignment warning at Right.txt(884): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(885) " "Verilog HDL assignment warning at Right.txt(885): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(886) " "Verilog HDL assignment warning at Right.txt(886): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(887) " "Verilog HDL assignment warning at Right.txt(887): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(888) " "Verilog HDL assignment warning at Right.txt(888): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(889) " "Verilog HDL assignment warning at Right.txt(889): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(890) " "Verilog HDL assignment warning at Right.txt(890): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(891) " "Verilog HDL assignment warning at Right.txt(891): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(892) " "Verilog HDL assignment warning at Right.txt(892): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(893) " "Verilog HDL assignment warning at Right.txt(893): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(894) " "Verilog HDL assignment warning at Right.txt(894): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(895) " "Verilog HDL assignment warning at Right.txt(895): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(896) " "Verilog HDL assignment warning at Right.txt(896): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(897) " "Verilog HDL assignment warning at Right.txt(897): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166112 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(898) " "Verilog HDL assignment warning at Right.txt(898): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(899) " "Verilog HDL assignment warning at Right.txt(899): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(900) " "Verilog HDL assignment warning at Right.txt(900): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(901) " "Verilog HDL assignment warning at Right.txt(901): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(902) " "Verilog HDL assignment warning at Right.txt(902): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(903) " "Verilog HDL assignment warning at Right.txt(903): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(904) " "Verilog HDL assignment warning at Right.txt(904): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(905) " "Verilog HDL assignment warning at Right.txt(905): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(906) " "Verilog HDL assignment warning at Right.txt(906): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(907) " "Verilog HDL assignment warning at Right.txt(907): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166113 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(908) " "Verilog HDL assignment warning at Right.txt(908): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(909) " "Verilog HDL assignment warning at Right.txt(909): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(910) " "Verilog HDL assignment warning at Right.txt(910): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(911) " "Verilog HDL assignment warning at Right.txt(911): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(912) " "Verilog HDL assignment warning at Right.txt(912): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(913) " "Verilog HDL assignment warning at Right.txt(913): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(914) " "Verilog HDL assignment warning at Right.txt(914): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(915) " "Verilog HDL assignment warning at Right.txt(915): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(916) " "Verilog HDL assignment warning at Right.txt(916): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(917) " "Verilog HDL assignment warning at Right.txt(917): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(918) " "Verilog HDL assignment warning at Right.txt(918): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(919) " "Verilog HDL assignment warning at Right.txt(919): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(920) " "Verilog HDL assignment warning at Right.txt(920): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166114 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(921) " "Verilog HDL assignment warning at Right.txt(921): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(922) " "Verilog HDL assignment warning at Right.txt(922): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(923) " "Verilog HDL assignment warning at Right.txt(923): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(924) " "Verilog HDL assignment warning at Right.txt(924): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(925) " "Verilog HDL assignment warning at Right.txt(925): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(926) " "Verilog HDL assignment warning at Right.txt(926): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(927) " "Verilog HDL assignment warning at Right.txt(927): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(928) " "Verilog HDL assignment warning at Right.txt(928): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(929) " "Verilog HDL assignment warning at Right.txt(929): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(930) " "Verilog HDL assignment warning at Right.txt(930): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(931) " "Verilog HDL assignment warning at Right.txt(931): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(932) " "Verilog HDL assignment warning at Right.txt(932): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(933) " "Verilog HDL assignment warning at Right.txt(933): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(934) " "Verilog HDL assignment warning at Right.txt(934): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(935) " "Verilog HDL assignment warning at Right.txt(935): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166115 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(936) " "Verilog HDL assignment warning at Right.txt(936): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(937) " "Verilog HDL assignment warning at Right.txt(937): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(938) " "Verilog HDL assignment warning at Right.txt(938): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(939) " "Verilog HDL assignment warning at Right.txt(939): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(940) " "Verilog HDL assignment warning at Right.txt(940): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(941) " "Verilog HDL assignment warning at Right.txt(941): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(942) " "Verilog HDL assignment warning at Right.txt(942): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(943) " "Verilog HDL assignment warning at Right.txt(943): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(944) " "Verilog HDL assignment warning at Right.txt(944): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(945) " "Verilog HDL assignment warning at Right.txt(945): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(946) " "Verilog HDL assignment warning at Right.txt(946): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166116 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(947) " "Verilog HDL assignment warning at Right.txt(947): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(948) " "Verilog HDL assignment warning at Right.txt(948): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(949) " "Verilog HDL assignment warning at Right.txt(949): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(950) " "Verilog HDL assignment warning at Right.txt(950): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(951) " "Verilog HDL assignment warning at Right.txt(951): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(952) " "Verilog HDL assignment warning at Right.txt(952): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(953) " "Verilog HDL assignment warning at Right.txt(953): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(954) " "Verilog HDL assignment warning at Right.txt(954): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(955) " "Verilog HDL assignment warning at Right.txt(955): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(956) " "Verilog HDL assignment warning at Right.txt(956): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(957) " "Verilog HDL assignment warning at Right.txt(957): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(958) " "Verilog HDL assignment warning at Right.txt(958): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166117 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(959) " "Verilog HDL assignment warning at Right.txt(959): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(960) " "Verilog HDL assignment warning at Right.txt(960): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(961) " "Verilog HDL assignment warning at Right.txt(961): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(962) " "Verilog HDL assignment warning at Right.txt(962): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(963) " "Verilog HDL assignment warning at Right.txt(963): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(964) " "Verilog HDL assignment warning at Right.txt(964): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(965) " "Verilog HDL assignment warning at Right.txt(965): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(966) " "Verilog HDL assignment warning at Right.txt(966): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(967) " "Verilog HDL assignment warning at Right.txt(967): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(968) " "Verilog HDL assignment warning at Right.txt(968): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(969) " "Verilog HDL assignment warning at Right.txt(969): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(970) " "Verilog HDL assignment warning at Right.txt(970): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(971) " "Verilog HDL assignment warning at Right.txt(971): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(972) " "Verilog HDL assignment warning at Right.txt(972): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(973) " "Verilog HDL assignment warning at Right.txt(973): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(974) " "Verilog HDL assignment warning at Right.txt(974): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166118 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(975) " "Verilog HDL assignment warning at Right.txt(975): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(976) " "Verilog HDL assignment warning at Right.txt(976): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(977) " "Verilog HDL assignment warning at Right.txt(977): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(978) " "Verilog HDL assignment warning at Right.txt(978): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(979) " "Verilog HDL assignment warning at Right.txt(979): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(980) " "Verilog HDL assignment warning at Right.txt(980): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(981) " "Verilog HDL assignment warning at Right.txt(981): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(982) " "Verilog HDL assignment warning at Right.txt(982): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(983) " "Verilog HDL assignment warning at Right.txt(983): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(984) " "Verilog HDL assignment warning at Right.txt(984): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(985) " "Verilog HDL assignment warning at Right.txt(985): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166119 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(986) " "Verilog HDL assignment warning at Right.txt(986): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(987) " "Verilog HDL assignment warning at Right.txt(987): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(988) " "Verilog HDL assignment warning at Right.txt(988): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(989) " "Verilog HDL assignment warning at Right.txt(989): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(990) " "Verilog HDL assignment warning at Right.txt(990): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(991) " "Verilog HDL assignment warning at Right.txt(991): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(992) " "Verilog HDL assignment warning at Right.txt(992): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(993) " "Verilog HDL assignment warning at Right.txt(993): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(994) " "Verilog HDL assignment warning at Right.txt(994): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(995) " "Verilog HDL assignment warning at Right.txt(995): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(996) " "Verilog HDL assignment warning at Right.txt(996): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(997) " "Verilog HDL assignment warning at Right.txt(997): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166120 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(998) " "Verilog HDL assignment warning at Right.txt(998): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(999) " "Verilog HDL assignment warning at Right.txt(999): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1000) " "Verilog HDL assignment warning at Right.txt(1000): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1001) " "Verilog HDL assignment warning at Right.txt(1001): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1002) " "Verilog HDL assignment warning at Right.txt(1002): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1003) " "Verilog HDL assignment warning at Right.txt(1003): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1004) " "Verilog HDL assignment warning at Right.txt(1004): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1005) " "Verilog HDL assignment warning at Right.txt(1005): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1006) " "Verilog HDL assignment warning at Right.txt(1006): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1007) " "Verilog HDL assignment warning at Right.txt(1007): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1008) " "Verilog HDL assignment warning at Right.txt(1008): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1009) " "Verilog HDL assignment warning at Right.txt(1009): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1010) " "Verilog HDL assignment warning at Right.txt(1010): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1011) " "Verilog HDL assignment warning at Right.txt(1011): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1012) " "Verilog HDL assignment warning at Right.txt(1012): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166121 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1013) " "Verilog HDL assignment warning at Right.txt(1013): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1014) " "Verilog HDL assignment warning at Right.txt(1014): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1015) " "Verilog HDL assignment warning at Right.txt(1015): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1016) " "Verilog HDL assignment warning at Right.txt(1016): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1017) " "Verilog HDL assignment warning at Right.txt(1017): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1018) " "Verilog HDL assignment warning at Right.txt(1018): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1019) " "Verilog HDL assignment warning at Right.txt(1019): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1020) " "Verilog HDL assignment warning at Right.txt(1020): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1021) " "Verilog HDL assignment warning at Right.txt(1021): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1022) " "Verilog HDL assignment warning at Right.txt(1022): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1023) " "Verilog HDL assignment warning at Right.txt(1023): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1024) " "Verilog HDL assignment warning at Right.txt(1024): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1025) " "Verilog HDL assignment warning at Right.txt(1025): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1026) " "Verilog HDL assignment warning at Right.txt(1026): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166122 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1027) " "Verilog HDL assignment warning at Right.txt(1027): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1028) " "Verilog HDL assignment warning at Right.txt(1028): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1029) " "Verilog HDL assignment warning at Right.txt(1029): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1030) " "Verilog HDL assignment warning at Right.txt(1030): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1031) " "Verilog HDL assignment warning at Right.txt(1031): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1032) " "Verilog HDL assignment warning at Right.txt(1032): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1033) " "Verilog HDL assignment warning at Right.txt(1033): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1034) " "Verilog HDL assignment warning at Right.txt(1034): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1035) " "Verilog HDL assignment warning at Right.txt(1035): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1036) " "Verilog HDL assignment warning at Right.txt(1036): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166123 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1037) " "Verilog HDL assignment warning at Right.txt(1037): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1038) " "Verilog HDL assignment warning at Right.txt(1038): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1039) " "Verilog HDL assignment warning at Right.txt(1039): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1040) " "Verilog HDL assignment warning at Right.txt(1040): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1041) " "Verilog HDL assignment warning at Right.txt(1041): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1042) " "Verilog HDL assignment warning at Right.txt(1042): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1043) " "Verilog HDL assignment warning at Right.txt(1043): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1044) " "Verilog HDL assignment warning at Right.txt(1044): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1045) " "Verilog HDL assignment warning at Right.txt(1045): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1046) " "Verilog HDL assignment warning at Right.txt(1046): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1047) " "Verilog HDL assignment warning at Right.txt(1047): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1048) " "Verilog HDL assignment warning at Right.txt(1048): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1049) " "Verilog HDL assignment warning at Right.txt(1049): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1050) " "Verilog HDL assignment warning at Right.txt(1050): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166124 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1051) " "Verilog HDL assignment warning at Right.txt(1051): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1052) " "Verilog HDL assignment warning at Right.txt(1052): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1053) " "Verilog HDL assignment warning at Right.txt(1053): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1054) " "Verilog HDL assignment warning at Right.txt(1054): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1055) " "Verilog HDL assignment warning at Right.txt(1055): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1056) " "Verilog HDL assignment warning at Right.txt(1056): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1057) " "Verilog HDL assignment warning at Right.txt(1057): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1058) " "Verilog HDL assignment warning at Right.txt(1058): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1059) " "Verilog HDL assignment warning at Right.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1060) " "Verilog HDL assignment warning at Right.txt(1060): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1061) " "Verilog HDL assignment warning at Right.txt(1061): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1062) " "Verilog HDL assignment warning at Right.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1063) " "Verilog HDL assignment warning at Right.txt(1063): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1064) " "Verilog HDL assignment warning at Right.txt(1064): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1065) " "Verilog HDL assignment warning at Right.txt(1065): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166125 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1066) " "Verilog HDL assignment warning at Right.txt(1066): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1067) " "Verilog HDL assignment warning at Right.txt(1067): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1068) " "Verilog HDL assignment warning at Right.txt(1068): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1069) " "Verilog HDL assignment warning at Right.txt(1069): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1070) " "Verilog HDL assignment warning at Right.txt(1070): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1071) " "Verilog HDL assignment warning at Right.txt(1071): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1072) " "Verilog HDL assignment warning at Right.txt(1072): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1073) " "Verilog HDL assignment warning at Right.txt(1073): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1074) " "Verilog HDL assignment warning at Right.txt(1074): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1075) " "Verilog HDL assignment warning at Right.txt(1075): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166126 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1076) " "Verilog HDL assignment warning at Right.txt(1076): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1077) " "Verilog HDL assignment warning at Right.txt(1077): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1078) " "Verilog HDL assignment warning at Right.txt(1078): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1079) " "Verilog HDL assignment warning at Right.txt(1079): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1080) " "Verilog HDL assignment warning at Right.txt(1080): truncated value with size 8 to match size of target (5)" {  } { { "SpriteText/Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/SpriteText/Right.txt" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SpriteRom.data_a 0 Sprites.sv(10) " "Net \"SpriteRom.data_a\" at Sprites.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Sprites.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SpriteRom.waddr_a 0 Sprites.sv(10) " "Net \"SpriteRom.waddr_a\" at Sprites.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Sprites.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SpriteRom.we_a 0 Sprites.sv(10) " "Net \"SpriteRom.we_a\" at Sprites.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Sprites.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461448166127 "|finalProjectTopLevel|Sprites:hero_SpritesInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer FrameBuffer:frameBufferInst " "Elaborating entity \"FrameBuffer\" for hierarchy \"FrameBuffer:frameBufferInst\"" {  } { { "finalProjectTopLevel.sv" "frameBufferInst" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448166128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixelWrite FrameBuffer.sv(16) " "Verilog HDL or VHDL warning at FrameBuffer.sv(16): object \"pixelWrite\" assigned a value but never read" {  } { { "FrameBuffer.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/FrameBuffer.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461448166148 "|finalProjectTopLevel|FrameBuffer:frameBufferInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM FrameBuffer:frameBufferInst\|frameRAM:TopFrame " "Elaborating entity \"frameRAM\" for hierarchy \"FrameBuffer:frameBufferInst\|frameRAM:TopFrame\"" {  } { { "FrameBuffer.sv" "TopFrame" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/FrameBuffer.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448166149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "finalProjectTopLevel.sv" "hex_inst_0" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448168566 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Sprites:hero_SpritesInst\|SpriteRom " "RAM logic \"Sprites:hero_SpritesInst\|SpriteRom\" is uninferred due to asynchronous read logic" {  } { { "Sprites.sv" "SpriteRom" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Sprites.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1461448169945 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1461448169945 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1080 U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/finalProject.ram0_Sprites_8a0e877e.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1080) in the Memory Initialization File \"U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/finalProject.ram0_Sprites_8a0e877e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1461448169950 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FrameBuffer:frameBufferInst\|frameRAM:BottomFrame\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FrameBuffer:frameBufferInst\|frameRAM:BottomFrame\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1461448170087 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1461448170087 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1461448170087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448170142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461448170143 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461448170143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h81 " "Found entity 1: altsyncram_6h81" {  } { { "db/altsyncram_6h81.tdf" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/altsyncram_6h81.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448170182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448170182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448170236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448170236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448170295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448170295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461448170340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461448170340 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461448170731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461448171003 "|finalProjectTopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461448171003 "|finalProjectTopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461448171003 "|finalProjectTopLevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461448171003 "|finalProjectTopLevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461448171003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461448171092 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461448172713 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448172773 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1461448172773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProject.map.smsg " "Generated suppressed messages file U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461448172870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461448173550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448173550 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448174585 "|finalProjectTopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448174585 "|finalProjectTopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448174585 "|finalProjectTopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448174585 "|finalProjectTopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461448174585 "|finalProjectTopLevel|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461448174585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461448174587 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461448174587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461448174587 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1461448174587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461448174587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 795 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 795 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461448174711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 16:49:34 2016 " "Processing ended: Sat Apr 23 16:49:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461448174711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461448174711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461448174711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461448174711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461448177758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461448177765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 16:49:37 2016 " "Processing started: Sat Apr 23 16:49:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461448177765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1461448177765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1461448177765 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1461448177838 ""}
{ "Info" "0" "" "Project  = finalProject" {  } {  } 0 0 "Project  = finalProject" 0 0 "Fitter" 0 0 1461448177838 ""}
{ "Info" "0" "" "Revision = finalProject" {  } {  } 0 0 "Revision = finalProject" 0 0 "Fitter" 0 0 1461448177839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1461448178015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"finalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461448178281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461448178338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461448178338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461448178685 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461448178773 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461448178773 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1957 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461448178776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1959 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461448178776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1961 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461448178776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1963 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461448178776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1965 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461448178776 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461448178776 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461448178778 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1461448178836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalProject.sdc " "Synopsys Design Constraints File file not found: 'finalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461448181366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461448181367 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1461448181374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1461448181374 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461448181375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461448181415 ""}  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1953 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461448181415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgasync_instance\|clkdiv  " "Automatically promoted node vga_controller:vgasync_instance\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461448181415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgasync_instance\|clkdiv~0 " "Destination node vga_controller:vgasync_instance\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1221 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461448181415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 1945 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461448181415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461448181415 ""}  } { { "VGA_controller.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 0 { 0 ""} 0 664 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461448181415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461448182384 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461448182385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461448182385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461448182386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461448182387 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461448182387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461448182388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461448182388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461448182411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461448182411 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461448182411 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1461448182535 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1461448182535 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461448182568 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1461448182747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461448188656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461448188843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461448188884 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461448192013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461448192013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461448192729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461448196282 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461448196282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461448198663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461448198664 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461448198664 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1461448198685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461448198980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461448199247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461448199430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461448199664 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461448200086 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1461448200445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProject.fit.smsg " "Generated suppressed messages file U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461448200849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 473 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 473 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1612 " "Peak virtual memory: 1612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461448203661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 16:50:03 2016 " "Processing ended: Sat Apr 23 16:50:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461448203661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461448203661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461448203661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461448203661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1461448206952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461448206954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 16:50:06 2016 " "Processing started: Sat Apr 23 16:50:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461448206954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461448206954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461448206955 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461448209812 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461448209938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461448211577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 16:50:11 2016 " "Processing ended: Sat Apr 23 16:50:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461448211577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461448211577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461448211577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461448211577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1461448213824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461448213827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 16:50:13 2016 " "Processing started: Sat Apr 23 16:50:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461448213827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461448213827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_pow --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461448213827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461448214270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461448214270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalProject.sdc " "Synopsys Design Constraints File file not found: 'finalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461448215365 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|altsyncram:mem_rtl_0\|altsyncram_6h81:auto_generated\|ram_block1a5~porta_we_reg CLOCK_50 " "Register FrameBuffer:frameBufferInst\|frameRAM:TopFrame\|altsyncram:mem_rtl_0\|altsyncram_6h81:auto_generated\|ram_block1a5~porta_we_reg is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1461448215367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1461448215367 "|finalProjectTopLevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vgasync_instance\|clkdiv " "Node: vga_controller:vgasync_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vgasync_instance\|vc\[0\] vga_controller:vgasync_instance\|clkdiv " "Register vga_controller:vgasync_instance\|vc\[0\] is being clocked by vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1461448215367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1461448215367 "|finalProjectTopLevel|vga_controller:vgasync_instance|clkdiv"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1461448215368 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1461448215379 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1461448215382 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1461448215386 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1461448215919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461448216446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461448216758 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1461448221899 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "148.77 mW " "Total thermal power estimate for the design is 148.77 mW" {  } { { "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1461448221948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461448222555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 16:50:22 2016 " "Processing ended: Sat Apr 23 16:50:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461448222555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461448222555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461448222555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461448222555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461448225407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461448225410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 16:50:24 2016 " "Processing started: Sat Apr 23 16:50:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461448225410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461448225410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalProject -c finalProject " "Command: quartus_sta finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461448225410 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1461448225482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461448225591 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1461448225591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461448225714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461448225773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461448225773 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalProject.sdc " "Synopsys Design Constraints File file not found: 'finalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461448226648 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461448226649 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461448226651 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vgasync_instance\|clkdiv vga_controller:vgasync_instance\|clkdiv " "create_clock -period 1.000 -name vga_controller:vgasync_instance\|clkdiv vga_controller:vgasync_instance\|clkdiv" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461448226651 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461448226651 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1461448226915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461448226916 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461448226917 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1461448227006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461448227074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461448227074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.621 " "Worst-case setup slack is -7.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.621            -925.312 CLOCK_50  " "   -7.621            -925.312 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.468             -38.990 vga_controller:vgasync_instance\|clkdiv  " "   -2.468             -38.990 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448227103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 CLOCK_50  " "    0.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 vga_controller:vgasync_instance\|clkdiv  " "    0.659               0.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448227134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461448227171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461448227198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -342.865 CLOCK_50  " "   -3.000            -342.865 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv  " "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448227227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448227227 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461448227508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461448227533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461448228262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461448228466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461448228466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.872 " "Worst-case setup slack is -6.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.872            -834.427 CLOCK_50  " "   -6.872            -834.427 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188             -33.501 vga_controller:vgasync_instance\|clkdiv  " "   -2.188             -33.501 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448228494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 CLOCK_50  " "    0.346               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 vga_controller:vgasync_instance\|clkdiv  " "    0.603               0.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448228534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461448228563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461448228590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -337.585 CLOCK_50  " "   -3.000            -337.585 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv  " "   -1.285             -28.270 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448228617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448228617 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461448228934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461448229759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461448229759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.362 " "Worst-case setup slack is -3.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362            -393.108 CLOCK_50  " "   -3.362            -393.108 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666              -8.385 vga_controller:vgasync_instance\|clkdiv  " "   -0.666              -8.385 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448229808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 CLOCK_50  " "    0.113               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 vga_controller:vgasync_instance\|clkdiv  " "    0.299               0.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448229852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448229852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461448229944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461448229975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448230005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448230005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -151.915 CLOCK_50  " "   -3.000            -151.915 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448230005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 vga_controller:vgasync_instance\|clkdiv  " "   -1.000             -22.000 vga_controller:vgasync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461448230005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461448230005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461448232492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461448232493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461448232953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 16:50:32 2016 " "Processing ended: Sat Apr 23 16:50:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461448232953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461448232953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461448232953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461448232953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1305 s " "Quartus II Full Compilation was successful. 0 errors, 1305 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461448235554 ""}
