{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 18:57:03 2018 " "Info: Processing started: Thu May 17 18:57:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mov -c mov --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mov -c mov --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74198:inst\|116 74198:inst\|117 380.08 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 380.08 MHz between source register \"74198:inst\|116\" and destination register \"74198:inst\|117\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.471 ns + Longest register register " "Info: + Longest register to register delay is 1.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74198:inst\|116 1 REG LCFF_X25_Y5_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 4; REG Node = '74198:inst\|116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|116 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.178 ns) 0.740 ns 74198:inst\|125~121 2 COMB LCCOMB_X25_Y5_N24 1 " "Info: 2: + IC(0.562 ns) + CELL(0.178 ns) = 0.740 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 1; COMB Node = '74198:inst\|125~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74198:inst|116 74198:inst|125~121 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 1.375 ns 74198:inst\|125~122 3 COMB LCCOMB_X25_Y5_N8 1 " "Info: 3: + IC(0.316 ns) + CELL(0.319 ns) = 1.375 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 1; COMB Node = '74198:inst\|125~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { 74198:inst|125~121 74198:inst|125~122 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.471 ns 74198:inst\|117 4 REG LCFF_X25_Y5_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.471 ns; Loc. = LCFF_X25_Y5_N9; Fanout = 4; REG Node = '74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.593 ns ( 40.31 % ) " "Info: Total cell delay = 0.593 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 59.69 % ) " "Info: Total interconnect delay = 0.878 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { 74198:inst|116 74198:inst|125~121 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.471 ns" { 74198:inst|116 {} 74198:inst|125~121 {} 74198:inst|125~122 {} 74198:inst|117 {} } { 0.000ns 0.562ns 0.316ns 0.000ns } { 0.000ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 2.647 ns 74198:inst\|117 3 REG LCFF_X25_Y5_N9 4 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 2.647 ns; Loc. = LCFF_X25_Y5_N9; Fanout = 4; REG Node = '74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.39 % ) " "Info: Total cell delay = 1.678 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.969 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|117 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.647 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 2.647 ns 74198:inst\|116 3 REG LCFF_X25_Y5_N15 4 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 2.647 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 4; REG Node = '74198:inst\|116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { CLK~clkctrl 74198:inst|116 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.39 % ) " "Info: Total cell delay = 1.678 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.969 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|116 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|117 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|116 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 656 680 744 736 "116" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { 74198:inst|116 74198:inst|125~121 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.471 ns" { 74198:inst|116 {} 74198:inst|125~121 {} 74198:inst|125~122 {} 74198:inst|117 {} } { 0.000ns 0.562ns 0.316ns 0.000ns } { 0.000ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|117 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|116 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|116 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74198:inst|117 {} } {  } {  } "" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74198:inst\|117 s0 CLK 5.197 ns register " "Info: tsu for register \"74198:inst\|117\" (data pin = \"s0\", clock pin = \"CLK\") is 5.197 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.882 ns + Longest pin register " "Info: + Longest pin to register delay is 7.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns s0 1 PIN PIN_84 12 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 12; PIN Node = 's0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 408 392 560 424 "s0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.714 ns) + CELL(0.544 ns) 7.151 ns 74198:inst\|125~121 2 COMB LCCOMB_X25_Y5_N24 1 " "Info: 2: + IC(5.714 ns) + CELL(0.544 ns) = 7.151 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 1; COMB Node = '74198:inst\|125~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.258 ns" { s0 74198:inst|125~121 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 7.786 ns 74198:inst\|125~122 3 COMB LCCOMB_X25_Y5_N8 1 " "Info: 3: + IC(0.316 ns) + CELL(0.319 ns) = 7.786 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 1; COMB Node = '74198:inst\|125~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { 74198:inst|125~121 74198:inst|125~122 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.882 ns 74198:inst\|117 4 REG LCFF_X25_Y5_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.882 ns; Loc. = LCFF_X25_Y5_N9; Fanout = 4; REG Node = '74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 23.50 % ) " "Info: Total cell delay = 1.852 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.030 ns ( 76.50 % ) " "Info: Total interconnect delay = 6.030 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { s0 74198:inst|125~121 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { s0 {} s0~combout {} 74198:inst|125~121 {} 74198:inst|125~122 {} 74198:inst|117 {} } { 0.000ns 0.000ns 5.714ns 0.316ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 2.647 ns 74198:inst\|117 3 REG LCFF_X25_Y5_N9 4 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 2.647 ns; Loc. = LCFF_X25_Y5_N9; Fanout = 4; REG Node = '74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.39 % ) " "Info: Total cell delay = 1.678 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.969 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|117 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { s0 74198:inst|125~121 74198:inst|125~122 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { s0 {} s0~combout {} 74198:inst|125~121 {} 74198:inst|125~122 {} 74198:inst|117 {} } { 0.000ns 0.000ns 5.714ns 0.316ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.319ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|117 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q7 74198:inst\|120 8.271 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q7\" through register \"74198:inst\|120\" is 8.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.647 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 2.647 ns 74198:inst\|120 3 REG LCFF_X25_Y5_N7 3 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 2.647 ns; Loc. = LCFF_X25_Y5_N7; Fanout = 3; REG Node = '74198:inst\|120'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { CLK~clkctrl 74198:inst|120 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.39 % ) " "Info: Total cell delay = 1.678 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.969 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|120 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|120 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.347 ns + Longest register pin " "Info: + Longest register to pin delay is 5.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74198:inst\|120 1 REG LCFF_X25_Y5_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N7; Fanout = 3; REG Node = '74198:inst\|120'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74198:inst|120 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1360 680 744 1440 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(2.900 ns) 5.347 ns Q7 2 PIN PIN_150 0 " "Info: 2: + IC(2.447 ns) + CELL(2.900 ns) = 5.347 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'Q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { 74198:inst|120 Q7 } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 408 760 936 424 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 54.24 % ) " "Info: Total cell delay = 2.900 ns ( 54.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.447 ns ( 45.76 % ) " "Info: Total interconnect delay = 2.447 ns ( 45.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { 74198:inst|120 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { 74198:inst|120 {} Q7 {} } { 0.000ns 2.447ns } { 0.000ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|120 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|120 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { 74198:inst|120 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { 74198:inst|120 {} Q7 {} } { 0.000ns 2.447ns } { 0.000ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74198:inst\|114 a1 CLK -4.159 ns register " "Info: th for register \"74198:inst\|114\" (data pin = \"a1\", clock pin = \"CLK\") is -4.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.647 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 456 392 560 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 2.647 ns 74198:inst\|114 3 REG LCFF_X25_Y5_N27 4 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 2.647 ns; Loc. = LCFF_X25_Y5_N27; Fanout = 4; REG Node = '74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { CLK~clkctrl 74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.39 % ) " "Info: Total cell delay = 1.678 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.969 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|114 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.092 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns a1 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'a1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "mov.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/mov/mov.bdf" { { 296 392 560 312 "a1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.572 ns) + CELL(0.521 ns) 6.996 ns 74198:inst\|122~122 2 COMB LCCOMB_X25_Y5_N26 1 " "Info: 2: + IC(5.572 ns) + CELL(0.521 ns) = 6.996 ns; Loc. = LCCOMB_X25_Y5_N26; Fanout = 1; COMB Node = '74198:inst\|122~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { a1 74198:inst|122~122 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 576 640 344 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.092 ns 74198:inst\|114 3 REG LCFF_X25_Y5_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.092 ns; Loc. = LCFF_X25_Y5_N27; Fanout = 4; REG Node = '74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74198:inst|122~122 74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 21.43 % ) " "Info: Total cell delay = 1.520 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 78.57 % ) " "Info: Total interconnect delay = 5.572 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { a1 74198:inst|122~122 74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { a1 {} a1~combout {} 74198:inst|122~122 {} 74198:inst|114 {} } { 0.000ns 0.000ns 5.572ns 0.000ns } { 0.000ns 0.903ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { CLK CLK~clkctrl 74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74198:inst|114 {} } { 0.000ns 0.000ns 0.128ns 0.841ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { a1 74198:inst|122~122 74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { a1 {} a1~combout {} 74198:inst|122~122 {} 74198:inst|114 {} } { 0.000ns 0.000ns 5.572ns 0.000ns } { 0.000ns 0.903ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 18:57:03 2018 " "Info: Processing ended: Thu May 17 18:57:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
