
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10048 
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:237]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:238]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:245]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 355.172 ; gain = 114.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/top.v:37]
INFO: [Synth 8-638] synthesizing module 'freqdiv_27bit_BinUpCnt' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/freqdiv_27bit_BinUpCnt.v:24]
INFO: [Synth 8-256] done synthesizing module 'freqdiv_27bit_BinUpCnt' (1#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/freqdiv_27bit_BinUpCnt.v:24]
INFO: [Synth 8-638] synthesizing module 'freqdiv_100Hz' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/freqdiv_1Hz.v:24]
	Parameter divisor bound to: 28'b0000000001111010000100100000 
INFO: [Synth 8-256] done synthesizing module 'freqdiv_100Hz' (2#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/freqdiv_1Hz.v:24]
INFO: [Synth 8-638] synthesizing module 'debounce_circuit' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/debounce_circuit.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce_circuit' (3#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/debounce_circuit.v:23]
INFO: [Synth 8-638] synthesizing module 'KeyboardDecoder' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-638] synthesizing module 'KeyboardCtrl' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:1]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter SEND_CMD bound to: 3'b001 
	Parameter WAIT_ACK bound to: 3'b010 
	Parameter WAIT_KEYIN bound to: 3'b011 
	Parameter GET_BREAK bound to: 3'b100 
	Parameter GET_EXTEND bound to: 3'b101 
	Parameter RESET_WAIT_BAT bound to: 3'b110 
	Parameter CMD_RESET bound to: 8'b11111111 
	Parameter CMD_SET_STATUS_LEDS bound to: 8'b11101101 
	Parameter RSP_ACK bound to: 8'b11111010 
	Parameter RSP_BAT_PASS bound to: 8'b10101010 
	Parameter BREAK_CODE bound to: 8'b11110000 
	Parameter EXTEND_CODE bound to: 8'b11100000 
	Parameter CAPS_LOCK bound to: 8'b01011000 
	Parameter NUM_LOCK bound to: 8'b01110111 
	Parameter SCR_LOCK bound to: 8'b01111110 
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:164]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CLOCK_CNT_100US bound to: 10000 - type: integer 
	Parameter CLOCK_CNT_20US bound to: 2000 - type: integer 
	Parameter DEBOUNCE_DELAY bound to: 15 - type: integer 
	Parameter BITS_NUM bound to: 11 - type: integer 
	Parameter parity_table bound to: 256'b1001011001101001011010011001011001101001100101101001011001101001011010011001011010010110011010011001011001101001011010011001011001101001100101101001011001101001100101100110100101101001100101101001011001101001011010011001011001101001100101101001011001101001 
	Parameter IDLE bound to: 4'b0000 
	Parameter RX_NEG_EDGE bound to: 4'b0001 
	Parameter RX_CLK_LOW bound to: 4'b0010 
	Parameter RX_CLK_HIGH bound to: 4'b0011 
	Parameter TX_FORCE_CLK_LOW bound to: 4'b0100 
	Parameter TX_BRING_DATA_LOW bound to: 4'b0101 
	Parameter TX_RELEASE_CLK bound to: 4'b0110 
	Parameter TX_WAIT_FIRTS_NEG_EDGE bound to: 4'b0111 
	Parameter TX_CLK_LOW bound to: 4'b1000 
	Parameter TX_WAIT_POS_EDGE bound to: 4'b1001 
	Parameter TX_CLK_HIGH bound to: 4'b1010 
	Parameter TX_WAIT_POS_EDGE_BEFORE_ACK bound to: 4'b1011 
	Parameter TX_WAIT_ACK bound to: 4'b1100 
	Parameter TX_RECEIVED_ACK bound to: 4'b1101 
	Parameter TX_ERROR_NO_ACK bound to: 4'b1110 
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (4#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (5#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/Ps2Interface.v:164]
INFO: [Synth 8-256] done synthesizing module 'KeyboardCtrl' (6#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardCtrl.v:1]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardDecoder.v:71]
INFO: [Synth 8-256] done synthesizing module 'KeyboardDecoder' (7#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z2_keyboard/KeyboardDecoder.v:1]
INFO: [Synth 8-638] synthesizing module 'keyboard_in_fsm' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/keyboard_in_fsm.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/keyboard_in_fsm.v:71]
INFO: [Synth 8-256] done synthesizing module 'keyboard_in_fsm' (8#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/keyboard_in_fsm.v:38]
INFO: [Synth 8-638] synthesizing module 'ELEV_in_btn' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/ELEV_in_btn.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/ELEV_in_btn.v:53]
INFO: [Synth 8-256] done synthesizing module 'ELEV_in_btn' (9#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/ELEV_in_btn.v:23]
INFO: [Synth 8-638] synthesizing module 'ELEV_out_btn' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/ELEV_out_btn.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/ELEV_out_btn.v:80]
INFO: [Synth 8-256] done synthesizing module 'ELEV_out_btn' (10#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/ELEV_out_btn.v:23]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:373]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:453]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:490]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:527]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:564]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:601]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:643]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:217]
INFO: [Synth 8-256] done synthesizing module 'FSM' (11#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-638] synthesizing module 'door' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/door.v:23]
	Parameter max bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/door.v:47]
INFO: [Synth 8-256] done synthesizing module 'door' (12#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/door.v:23]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/led_display.v:23]
	Parameter max bound to: 100000000 - type: integer 
	Parameter max_5HZ bound to: 10000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/led_display.v:146]
WARNING: [Synth 8-6014] Unused sequential element clk_5HZ_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/led_display.v:94]
WARNING: [Synth 8-6014] Unused sequential element n_5HZ_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/led_display.v:92]
INFO: [Synth 8-256] done synthesizing module 'led' (13#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/led_display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/top.v:401]
INFO: [Synth 8-638] synthesizing module 'top_vga_display' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:1]
INFO: [Synth 8-638] synthesizing module 'clock_divisor' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/clock_divisor.v:1]
INFO: [Synth 8-256] done synthesizing module 'clock_divisor' (14#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/clock_divisor.v:1]
INFO: [Synth 8-638] synthesizing module 'mem_addr_gen' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/mem_addr_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem_addr_gen' (15#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/mem_addr_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (24#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_0' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:52]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_1_1/synth/blk_mem_gen_1.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_1.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_1_1/synth/blk_mem_gen_1.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (25#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_1_1/synth/blk_mem_gen_1.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_1' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:60]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_2.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (26#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_2' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:68]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_3.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (27#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_3' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:76]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_4.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_4' (28#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_4' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:84]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_5' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_5.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_5.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_5' (29#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_5' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:92]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_6' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_6/synth/blk_mem_gen_6.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_6.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_6.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_6/synth/blk_mem_gen_6.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_6' (30#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_6/synth/blk_mem_gen_6.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_6' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:100]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_7' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/synth/blk_mem_gen_7.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_7.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_7.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.822999 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/synth/blk_mem_gen_7.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_7' (31#1) [c:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_7/synth/blk_mem_gen_7.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_7' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:108]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/vga.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (32#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/vga.v:6]
WARNING: [Synth 8-3848] Net data in module/entity top_vga_display does not have driver. [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:14]
INFO: [Synth 8-256] done synthesizing module 'top_vga_display' (33#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:1]
INFO: [Synth 8-638] synthesizing module 'speaker' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker.v:21]
INFO: [Synth 8-638] synthesizing module 'note_gen' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/note_gen.v:21]
INFO: [Synth 8-256] done synthesizing module 'note_gen' (34#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/note_gen.v:21]
INFO: [Synth 8-638] synthesizing module 'speaker_control' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:21]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:76]
INFO: [Synth 8-256] done synthesizing module 'speaker_control' (35#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:21]
INFO: [Synth 8-256] done synthesizing module 'speaker' (36#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker.v:21]
WARNING: [Synth 8-689] width (5) of port connection 'state' does not match port width (6) of module 'speaker' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/top.v:445]
INFO: [Synth 8-638] synthesizing module 'scan_ctrl' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/scan_control.v:23]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/scan_control.v:31]
INFO: [Synth 8-256] done synthesizing module 'scan_ctrl' (37#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/scan_control.v:23]
INFO: [Synth 8-638] synthesizing module 'BCD_ToSSD_decoder' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/BCD_to_SSD_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'BCD_ToSSD_decoder' (38#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/BCD_to_SSD_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (39#1) [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized13 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized6 has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized6 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized6 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized6 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized6 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized6 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:46 ; elapsed = 00:08:53 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor1:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:49]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor2:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:57]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor3:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:65]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin floor4:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:73]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorOpen:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:81]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin DoorClose:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:89]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingUp:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:97]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[11] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[10] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[9] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[8] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[7] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[6] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[5] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[4] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[3] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[2] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[1] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
WARNING: [Synth 8-3295] tying undriven pin GoingDown:dina[0] to constant 0 [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/top_vga_display.v:105]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:47 ; elapsed = 00:08:54 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/constrs_1/new/final_project_ver2.xdc]
Finished Parsing XDC File [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/constrs_1/new/final_project_ver2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.srcs/constrs_1/new/final_project_ver2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1190.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:02 ; elapsed = 00:09:10 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:02 ; elapsed = 00:09:10 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_VGA/DoorClose. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/DoorOpen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/GoingDown. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/GoingUp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/floor1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/floor2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/floor3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_VGA/floor4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:02 ; elapsed = 00:09:10 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "t_flag" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/freqdiv_1Hz.v:37]
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5544] ROM "ps2_clk_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_data_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_data_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_out_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps2_clk_en_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardCtrl'
INFO: [Synth 8-5544] ROM "lock_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keyboard_in_fsm'
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pointer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state8" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_state33" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element num_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/clock_divisor.v:9]
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pixel_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/vga.v:36]
WARNING: [Synth 8-6014] Unused sequential element line_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/vga.v:52]
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/note_gen.v:44]
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:49]
INFO: [Synth 8-5546] ROM "note_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f1u" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f2u" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f2d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f3u" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f3d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f4d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000001 |                             0000
        TX_FORCE_CLK_LOW |                  000000000000010 |                             0100
       TX_BRING_DATA_LOW |                  000000000100000 |                             0101
          TX_RELEASE_CLK |                  000000001000000 |                             0110
  TX_WAIT_FIRTS_NEG_EDGE |                  000000010000000 |                             0111
              TX_CLK_LOW |                  000000100000000 |                             1000
        TX_WAIT_POS_EDGE |                  000001000000000 |                             1001
TX_WAIT_POS_EDGE_BEFORE_ACK |                  000010000000000 |                             1011
             TX_WAIT_ACK |                  001000000000000 |                             1100
         TX_RECEIVED_ACK |                  010000000000000 |                             1101
         TX_ERROR_NO_ACK |                  100000000000000 |                             1110
             TX_CLK_HIGH |                  000100000000000 |                             1010
             RX_NEG_EDGE |                  000000000000100 |                             0001
              RX_CLK_LOW |                  000000000001000 |                             0010
             RX_CLK_HIGH |                  000000000010000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                SEND_CMD |                              001 |                              001
                WAIT_ACK |                              010 |                              010
          RESET_WAIT_BAT |                              011 |                              110
              WAIT_KEYIN |                              100 |                              011
              GET_EXTEND |                              101 |                              101
               GET_BREAK |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                            00000
                 iSTATE0 |                             0001 |                            00010
                 iSTATE1 |                             0010 |                            00100
                 iSTATE2 |                             0011 |                            00101
                 iSTATE3 |                             0100 |                            00110
                 iSTATE4 |                             0101 |                            00111
                 iSTATE5 |                             0110 |                            01001
                 iSTATE6 |                             0111 |                            10010
                 iSTATE7 |                             1000 |                            10100
                 iSTATE8 |                             1001 |                            10110
                 iSTATE9 |                             1010 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'keyboard_in_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:06 ; elapsed = 00:09:14 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 5     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              512 Bit    Registers := 1     
	               31 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 76    
	  32 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 44    
	   6 Input      4 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 46    
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 119   
	  15 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 10    
	  18 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
Module freqdiv_27bit_BinUpCnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module freqdiv_100Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  33 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 6     
Module KeyboardCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module keyboard_in_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
Module ELEV_in_btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module ELEV_out_btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 4     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 19    
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 46    
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 3     
Module door 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 10    
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_vga_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 51    
	   4 Input      4 Bit        Muxes := 6     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module speaker 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
Module scan_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_inst/line_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_wiz_0_inst/num_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/clock_divisor.v:9]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/pixel_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/vga.v:36]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/line_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z1_vga/vga.v:52]
INFO: [Synth 8-4471] merging register 'Usc/audio_left_reg[15:0]' into 'Usc/audio_right_reg[15:0]' [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:66]
WARNING: [Synth 8-6014] Unused sequential element Usc/audio_left_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:66]
INFO: [Synth 8-5546] ROM "note_div" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Ung/clk_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/note_gen.v:44]
WARNING: [Synth 8-6014] Unused sequential element Usc/clk_cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/z0_audio/speaker_control.v:49]
INFO: [Synth 8-5545] ROM "U_100Hz/t_flag" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element U_100Hz/cnt_reg was removed.  [C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/freqdiv_1Hz.v:37]
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/lock_status_reg[2]' (FDCE) to 'U_keyboard/inst/lock_status_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/lock_status_reg[1]' (FDCE) to 'U_keyboard/inst/lock_status_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_keyboard/\inst/lock_status_reg[0] )
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/tx_data_reg[4]' (FDCE) to 'U_keyboard/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/tx_data_reg[7]' (FDCE) to 'U_keyboard/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/tx_data_reg[5]' (FDCE) to 'U_keyboard/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/tx_data_reg[6]' (FDCE) to 'U_keyboard/inst/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[2]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[3]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[4]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[5]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[6]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[7]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[8]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[9]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[10]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[11]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[13]' (FDC) to 'U_speaker/Usc/audio_right_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[14]' (FDC) to 'U_speaker/Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_speaker/Usc/audio_right_reg[0]' (FDC) to 'U_speaker/Usc/audio_right_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/tx_data_reg[2]' (FDCE) to 'U_keyboard/inst/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_keyboard/inst/tx_data_reg[1]' (FDCE) to 'U_keyboard/inst/tx_data_reg[0]'
WARNING: [Synth 8-3332] Sequential element (inst/lock_status_reg[0]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (inst/is_break_reg) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (been_break_reg) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_reg[8]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[511]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[510]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[509]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[508]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[507]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[506]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[505]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[504]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[503]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[502]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[501]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[500]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[499]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[498]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[497]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[496]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[495]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[494]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[493]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[492]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[491]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[490]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[489]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[488]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[487]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[486]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[485]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[484]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[483]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[482]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[481]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[480]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[479]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[478]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[477]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[476]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[475]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[474]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[473]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[472]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[471]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[470]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[469]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[468]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[467]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[466]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[465]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[464]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[463]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[462]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[461]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[460]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[459]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[458]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[457]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[456]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[455]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[454]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[453]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[452]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[451]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[450]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[449]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[448]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[447]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[446]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[445]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[444]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[443]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[442]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[441]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[440]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[439]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[438]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[437]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[436]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[435]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[434]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[433]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[432]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[431]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[430]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[429]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[428]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[427]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[426]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[425]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[424]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[423]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[422]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[421]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[420]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[419]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[418]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[417]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[416]) is unused and will be removed from module KeyboardDecoder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:14 ; elapsed = 00:09:23 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------------------+---------------+----------------+
|Module Name  | RTL Object                  | Depth x Width | Implemented As | 
+-------------+-----------------------------+---------------+----------------+
|Ps2Interface | parity_table                | 256x1         | LUT            | 
|Ps2Interface | parity_table                | 256x1         | LUT            | 
|FSM          | now_floor                   | 32x2          | LUT            | 
|KeyboardCtrl | Ps2Interface_i/parity_table | 256x1         | LUT            | 
|KeyboardCtrl | Ps2Interface_i/parity_table | 256x1         | LUT            | 
|FSM          | now_floor                   | 32x2          | LUT            | 
+-------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:23 ; elapsed = 00:09:32 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:23 ; elapsed = 00:09:32 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:23 ; elapsed = 00:09:32 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U_keyboard/inst/Ps2Interface_i/ps2_clk_en_reg is being inverted and renamed to U_keyboard/inst/Ps2Interface_i/ps2_clk_en_reg_inv.
INFO: [Synth 8-5365] Flop U_keyboard/inst/Ps2Interface_i/ps2_data_en_reg is being inverted and renamed to U_keyboard/inst/Ps2Interface_i/ps2_data_en_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    83|
|3     |LUT1       |    53|
|4     |LUT2       |   114|
|5     |LUT3       |    40|
|6     |LUT4       |   113|
|7     |LUT5       |   117|
|8     |LUT6       |   330|
|9     |MUXF7      |     1|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_1 |     1|
|12    |RAMB18E1_2 |     1|
|13    |RAMB18E1_3 |     1|
|14    |RAMB18E1_4 |     1|
|15    |RAMB18E1_5 |     1|
|16    |RAMB18E1_6 |     1|
|17    |RAMB18E1_7 |     1|
|18    |RAMB36E1   |     1|
|19    |RAMB36E1_1 |     1|
|20    |RAMB36E1_2 |     1|
|21    |RAMB36E1_3 |     1|
|22    |RAMB36E1_4 |     1|
|23    |RAMB36E1_5 |     1|
|24    |RAMB36E1_6 |     1|
|25    |RAMB36E1_7 |     1|
|26    |FDCE       |   188|
|27    |FDPE       |     7|
|28    |FDRE       |   217|
|29    |FDSE       |     2|
|30    |IBUF       |     4|
|31    |IOBUF      |     2|
|32    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                         |Module                                         |Cells |
+------+-------------------------------------------------+-----------------------------------------------+------+
|1     |top                                              |                                               |  1330|
|2     |  U_100Hz                                        |freqdiv_100Hz                                  |    73|
|3     |  U_FSM                                          |FSM                                            |   222|
|4     |  U_VGA                                          |top_vga_display                                |   256|
|5     |    floor1                                       |blk_mem_gen_0                                  |     2|
|6     |      U0                                         |blk_mem_gen_v8_4_1                             |     2|
|7     |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |     2|
|8     |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |     2|
|9     |            \valid.cstr                          |blk_mem_gen_generic_cstr                       |     2|
|10    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|11    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|12    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|13    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|14    |    floor2                                       |blk_mem_gen_1                                  |     2|
|15    |      U0                                         |blk_mem_gen_v8_4_1__parameterized1             |     2|
|16    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0       |     2|
|17    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                |     2|
|18    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0       |     2|
|19    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|20    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|21    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|22    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|23    |    floor3                                       |blk_mem_gen_2                                  |     2|
|24    |      U0                                         |blk_mem_gen_v8_4_1__parameterized3             |     2|
|25    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized1       |     2|
|26    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized1                |     2|
|27    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized1       |     2|
|28    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     1|
|29    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|30    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|31    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|32    |    floor4                                       |blk_mem_gen_3                                  |     2|
|33    |      U0                                         |blk_mem_gen_v8_4_1__parameterized5             |     2|
|34    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized2       |     2|
|35    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized2                |     2|
|36    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized2       |     2|
|37    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     1|
|38    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|39    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|40    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|41    |    DoorOpen                                     |blk_mem_gen_4                                  |     2|
|42    |      U0                                         |blk_mem_gen_v8_4_1__parameterized7             |     2|
|43    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized3       |     2|
|44    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3                |     2|
|45    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3       |     2|
|46    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|47    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|48    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|49    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|50    |    DoorClose                                    |blk_mem_gen_5                                  |     2|
|51    |      U0                                         |blk_mem_gen_v8_4_1__parameterized9             |     2|
|52    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized4       |     2|
|53    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized4                |     2|
|54    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized4       |     2|
|55    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized9         |     1|
|56    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|57    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized10        |     1|
|58    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|59    |    GoingUp                                      |blk_mem_gen_6                                  |     2|
|60    |      U0                                         |blk_mem_gen_v8_4_1__parameterized11            |     2|
|61    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized5       |     2|
|62    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized5                |     2|
|63    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized5       |     2|
|64    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized11        |     1|
|65    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|66    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized12        |     1|
|67    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|68    |    GoingDown                                    |blk_mem_gen_7                                  |     2|
|69    |      U0                                         |blk_mem_gen_v8_4_1__parameterized13            |     2|
|70    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized6       |     2|
|71    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized6                |     2|
|72    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized6       |     2|
|73    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized13        |     1|
|74    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|75    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized14        |     1|
|76    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|77    |    clk_wiz_0_inst                               |clock_divisor                                  |     4|
|78    |    mem_addr_gen_inst                            |mem_addr_gen                                   |     4|
|79    |    vga_inst                                     |vga_controller                                 |   174|
|80    |  U_dcL                                          |debounce_circuit                               |     6|
|81    |  U_dcR                                          |debounce_circuit_0                             |     6|
|82    |  U_display                                      |BCD_ToSSD_decoder                              |     7|
|83    |  U_door                                         |door                                           |    50|
|84    |  U_fd_ctrl                                      |freqdiv_27bit_BinUpCnt                         |    26|
|85    |  U_in_btn                                       |ELEV_in_btn                                    |    66|
|86    |  U_key_in                                       |keyboard_in_fsm                                |    29|
|87    |  U_keyboard                                     |KeyboardDecoder                                |   274|
|88    |    inst                                         |KeyboardCtrl                                   |   244|
|89    |      Ps2Interface_i                             |Ps2Interface                                   |   211|
|90    |  U_out_btn                                      |ELEV_out_btn                                   |   123|
|91    |  U_speaker                                      |speaker                                        |    85|
|92    |    Ung                                          |note_gen                                       |    61|
|93    |    Usc                                          |speaker_control                                |    24|
|94    |  u_led                                          |led                                            |    60|
+------+-------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:24 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1835 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:09:23 . Memory (MB): peak = 1190.453 ; gain = 949.375
Synthesis Optimization Complete : Time (s): cpu = 00:09:25 ; elapsed = 00:09:33 . Memory (MB): peak = 1190.453 ; gain = 949.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 357 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:28 ; elapsed = 00:09:38 . Memory (MB): peak = 1190.453 ; gain = 960.848
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_Logic_Design_Lab/Final_Project_ver2/Final_Project_ver2/Final_Project_ver2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1190.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 02:06:12 2023...
