INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'leo870823' on host 'desktop-t3r8mjh' (Windows NT_amd64 version 6.2) on Fri Dec 25 12:25:13 +0800 2020
INFO: [HLS 200-10] In directory 'C:/Users/leo870823/AppData/Roaming/Xilinx/Vivado/fft_single'
Sourcing Tcl script 'C:/Users/leo870823/AppData/Roaming/Xilinx/Vivado/fft_single/proj/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/leo870823/AppData/Roaming/Xilinx/Vivado/fft_single/proj'.
INFO: [HLS 200-10] Adding design file 'fft_top.cpp' to the project
INFO: [HLS 200-10] Adding design file 'fft_top.h' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_19.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_18.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_17.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_16.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_15.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_14.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_13.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_12.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_11.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_10.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_09.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_08.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_07.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_06.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_05.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_04.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_03.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_02.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_01.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_00.res' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_19.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_18.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_17.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_16.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_15.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_14.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_13.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_12.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_11.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_10.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_09.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_08.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_07.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_06.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_05.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_04.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_03.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_02.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_01.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'data/stimulus_00.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'fft_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/leo870823/AppData/Roaming/Xilinx/Vivado/fft_single/proj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:95:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:95:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 212.074 ; gain = 119.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 212.074 ; gain = 119.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 212.074 ; gain = 119.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 212.074 ; gain = 119.570
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:168) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:169) into a 32-bit variable.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'hls::fft<config1>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 223.508 ; gain = 131.004
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 244.793 ; gain = 152.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.037 seconds; current allocated memory: 183.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 183.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 183.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 183.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 183.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 184.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 184.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 184.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 184.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/direction' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/ovflo' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_conbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_U0' to 'start_for_dummy_pcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 185.358 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 346.26 MHz
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_conbkb_U(start_for_fft_conbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pcud_U(start_for_dummy_pcud)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 255.793 ; gain = 163.289
INFO: [VHDL 208-304] Generating VHDL RTL for fft_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_top.
INFO: [HLS 200-112] Total elapsed time: 17.706 seconds; peak allocated memory: 185.358 MB.
