//Verilog generated by VPR  from post-place-and-route implementation
module accumulator (
    input \clk ,
    input \reset ,
    input \subtract_i ,
    input \A[0] ,
    input \A[1] ,
    input \A[2] ,
    input \A[3] ,
    input \A[4] ,
    input \A[5] ,
    input \A[6] ,
    input \A[7] ,
    input \A[8] ,
    input \A[9] ,
    input \A[10] ,
    input \A[11] ,
    input \A[12] ,
    input \A[13] ,
    input \A[14] ,
    input \A[15] ,
    input \A[16] ,
    input \A[17] ,
    input \A[18] ,
    input \A[19] ,
    output \P[0] ,
    output \P[1] ,
    output \P[2] ,
    output \P[3] ,
    output \P[4] ,
    output \P[5] ,
    output \P[6] ,
    output \P[7] ,
    output \P[8] ,
    output \P[9] ,
    output \P[10] ,
    output \P[11] ,
    output \P[12] ,
    output \P[13] ,
    output \P[14] ,
    output \P[15] ,
    output \P[16] ,
    output \P[17] ,
    output \P[18] ,
    output \P[19] ,
    output \P[20] ,
    output \P[21] ,
    output \P[22] ,
    output \P[23] ,
    output \P[24] ,
    output \P[25] ,
    output \P[26] ,
    output \P[27] ,
    output \P[28] ,
    output \P[29] ,
    output \P[30] ,
    output \P[31] ,
    output \P[32] ,
    output \P[33] ,
    output \P[34] ,
    output \P[35] ,
    output \P[36] ,
    output \P[37] 
);

    //Wires
    wire \clk_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \subtract_i_output_0_0 ;
    wire \A[0]_output_0_0 ;
    wire \A[1]_output_0_0 ;
    wire \A[2]_output_0_0 ;
    wire \A[3]_output_0_0 ;
    wire \A[4]_output_0_0 ;
    wire \A[5]_output_0_0 ;
    wire \A[6]_output_0_0 ;
    wire \A[7]_output_0_0 ;
    wire \A[8]_output_0_0 ;
    wire \A[9]_output_0_0 ;
    wire \A[10]_output_0_0 ;
    wire \A[11]_output_0_0 ;
    wire \A[12]_output_0_0 ;
    wire \A[13]_output_0_0 ;
    wire \A[14]_output_0_0 ;
    wire \A[15]_output_0_0 ;
    wire \A[16]_output_0_0 ;
    wire \A[17]_output_0_0 ;
    wire \A[18]_output_0_0 ;
    wire \A[19]_output_0_0 ;
    wire \dffre_P[0]_output_0_0 ;
    wire \dffre_P[1]_output_0_0 ;
    wire \dffre_P[2]_output_0_0 ;
    wire \dffre_P[3]_output_0_0 ;
    wire \dffre_P[4]_output_0_0 ;
    wire \dffre_P[5]_output_0_0 ;
    wire \dffre_P[6]_output_0_0 ;
    wire \dffre_P[7]_output_0_0 ;
    wire \dffre_P[8]_output_0_0 ;
    wire \dffre_P[9]_output_0_0 ;
    wire \dffre_P[10]_output_0_0 ;
    wire \dffre_P[11]_output_0_0 ;
    wire \dffre_P[12]_output_0_0 ;
    wire \dffre_P[13]_output_0_0 ;
    wire \dffre_P[14]_output_0_0 ;
    wire \dffre_P[15]_output_0_0 ;
    wire \dffre_P[16]_output_0_0 ;
    wire \dffre_P[17]_output_0_0 ;
    wire \dffre_P[18]_output_0_0 ;
    wire \dffre_P[19]_output_0_0 ;
    wire \dffre_P[20]_output_0_0 ;
    wire \dffre_P[21]_output_0_0 ;
    wire \dffre_P[22]_output_0_0 ;
    wire \dffre_P[23]_output_0_0 ;
    wire \dffre_P[24]_output_0_0 ;
    wire \dffre_P[25]_output_0_0 ;
    wire \dffre_P[26]_output_0_0 ;
    wire \dffre_P[27]_output_0_0 ;
    wire \dffre_P[28]_output_0_0 ;
    wire \dffre_P[29]_output_0_0 ;
    wire \dffre_P[30]_output_0_0 ;
    wire \dffre_P[31]_output_0_0 ;
    wire \dffre_P[32]_output_0_0 ;
    wire \dffre_P[33]_output_0_0 ;
    wire \dffre_P[34]_output_0_0 ;
    wire \dffre_P[35]_output_0_0 ;
    wire \dffre_P[36]_output_0_0 ;
    wire \dffre_P[37]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$3053$li00_li00_output_0_0 ;
    wire \lut_$abc$3053$li01_li01_output_0_0 ;
    wire \lut_$abc$3053$li02_li02_output_0_0 ;
    wire \lut_$abc$3053$li03_li03_output_0_0 ;
    wire \lut_$abc$3053$li04_li04_output_0_0 ;
    wire \lut_$abc$3053$li05_li05_output_0_0 ;
    wire \lut_$abc$3053$li06_li06_output_0_0 ;
    wire \lut_$abc$3053$li07_li07_output_0_0 ;
    wire \lut_$abc$3053$li08_li08_output_0_0 ;
    wire \lut_$abc$3053$li09_li09_output_0_0 ;
    wire \lut_$abc$3053$li10_li10_output_0_0 ;
    wire \lut_$abc$3053$li11_li11_output_0_0 ;
    wire \lut_$abc$3053$li12_li12_output_0_0 ;
    wire \lut_$abc$3053$li13_li13_output_0_0 ;
    wire \lut_$abc$3053$li14_li14_output_0_0 ;
    wire \lut_$abc$3053$li15_li15_output_0_0 ;
    wire \lut_$abc$3053$li16_li16_output_0_0 ;
    wire \lut_$abc$3053$li17_li17_output_0_0 ;
    wire \lut_$abc$3053$li18_li18_output_0_0 ;
    wire \lut_$abc$3053$li19_li19_output_0_0 ;
    wire \lut_$abc$3053$li20_li20_output_0_0 ;
    wire \lut_$abc$3053$li21_li21_output_0_0 ;
    wire \lut_$abc$3053$li22_li22_output_0_0 ;
    wire \lut_$abc$3053$li23_li23_output_0_0 ;
    wire \lut_$abc$3053$li24_li24_output_0_0 ;
    wire \lut_$abc$3053$li25_li25_output_0_0 ;
    wire \lut_$abc$3053$li26_li26_output_0_0 ;
    wire \lut_$abc$3053$li27_li27_output_0_0 ;
    wire \lut_$abc$3053$li28_li28_output_0_0 ;
    wire \lut_$abc$3053$li29_li29_output_0_0 ;
    wire \lut_$abc$3053$li30_li30_output_0_0 ;
    wire \lut_$abc$3053$li31_li31_output_0_0 ;
    wire \lut_$abc$3053$li32_li32_output_0_0 ;
    wire \lut_$abc$3053$li33_li33_output_0_0 ;
    wire \lut_$abc$3053$li34_li34_output_0_0 ;
    wire \lut_$abc$3053$li35_li35_output_0_0 ;
    wire \lut_$abc$3053$li36_li36_output_0_0 ;
    wire \lut_$abc$3053$li37_li37_output_0_0 ;
    wire \lut_$abc$3053$li38_li38_output_0_0 ;
    wire \dffre_i1[0]_output_0_0 ;
    wire \lut_$abc$3053$li39_li39_output_0_0 ;
    wire \dffre_i1[1]_output_0_0 ;
    wire \lut_$abc$3053$li40_li40_output_0_0 ;
    wire \dffre_i1[2]_output_0_0 ;
    wire \lut_$abc$3053$li41_li41_output_0_0 ;
    wire \dffre_i1[3]_output_0_0 ;
    wire \lut_$abc$3053$li42_li42_output_0_0 ;
    wire \dffre_i1[4]_output_0_0 ;
    wire \lut_$abc$3053$li43_li43_output_0_0 ;
    wire \dffre_i1[5]_output_0_0 ;
    wire \lut_$abc$3053$li44_li44_output_0_0 ;
    wire \dffre_i1[6]_output_0_0 ;
    wire \lut_$abc$3053$li45_li45_output_0_0 ;
    wire \dffre_i1[7]_output_0_0 ;
    wire \lut_$abc$3053$li46_li46_output_0_0 ;
    wire \dffre_i1[8]_output_0_0 ;
    wire \lut_$abc$3053$li47_li47_output_0_0 ;
    wire \dffre_i1[9]_output_0_0 ;
    wire \lut_$abc$3053$li48_li48_output_0_0 ;
    wire \dffre_i1[10]_output_0_0 ;
    wire \lut_$abc$3053$li49_li49_output_0_0 ;
    wire \dffre_i1[11]_output_0_0 ;
    wire \lut_$abc$3053$li50_li50_output_0_0 ;
    wire \dffre_i1[12]_output_0_0 ;
    wire \lut_$abc$3053$li51_li51_output_0_0 ;
    wire \dffre_i1[13]_output_0_0 ;
    wire \lut_$abc$3053$li52_li52_output_0_0 ;
    wire \dffre_i1[14]_output_0_0 ;
    wire \lut_$abc$3053$li53_li53_output_0_0 ;
    wire \dffre_i1[15]_output_0_0 ;
    wire \lut_$abc$3053$li54_li54_output_0_0 ;
    wire \dffre_i1[16]_output_0_0 ;
    wire \lut_$abc$3053$li55_li55_output_0_0 ;
    wire \dffre_i1[17]_output_0_0 ;
    wire \lut_$abc$3053$li56_li56_output_0_0 ;
    wire \dffre_i1[18]_output_0_0 ;
    wire \lut_$abc$3053$li57_li57_output_0_0 ;
    wire \dffre_i1[19]_output_0_0 ;
    wire \lut_$abc$5285$new_new_n213___output_0_0 ;
    wire \lut_$abc$5285$new_new_n214___output_0_0 ;
    wire \lut_$abc$5285$new_new_n215___output_0_0 ;
    wire \lut_$abc$5285$new_new_n216___output_0_0 ;
    wire \lut_$abc$5285$new_new_n217___output_0_0 ;
    wire \lut_$abc$5285$new_new_n218___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_output_0_0 ;
    wire \lut_$abc$5285$new_new_n226___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_output_0_0 ;
    wire \lut_$abc$5285$new_new_n228___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_output_0_0 ;
    wire \lut_$abc$5285$new_new_n233___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_output_0_0 ;
    wire \lut_$abc$5285$new_new_n253___output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_output_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_0_0 ;
    wire \adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_1_0 ;
    wire \dffre_P[34]_clock_0_0 ;
    wire \dffre_P[35]_clock_0_0 ;
    wire \dffre_P[32]_clock_0_0 ;
    wire \dffre_P[33]_clock_0_0 ;
    wire \dffre_P[37]_clock_0_0 ;
    wire \dffre_i1[0]_clock_0_0 ;
    wire \dffre_i1[1]_clock_0_0 ;
    wire \dffre_i1[3]_clock_0_0 ;
    wire \dffre_i1[2]_clock_0_0 ;
    wire \dffre_P[3]_clock_0_0 ;
    wire \dffre_i1[4]_clock_0_0 ;
    wire \dffre_P[36]_clock_0_0 ;
    wire \dffre_P[31]_clock_0_0 ;
    wire \dffre_i1[6]_clock_0_0 ;
    wire \dffre_i1[7]_clock_0_0 ;
    wire \dffre_i1[8]_clock_0_0 ;
    wire \dffre_i1[9]_clock_0_0 ;
    wire \dffre_P[9]_clock_0_0 ;
    wire \dffre_P[30]_clock_0_0 ;
    wire \dffre_P[28]_clock_0_0 ;
    wire \dffre_P[25]_clock_0_0 ;
    wire \dffre_P[23]_clock_0_0 ;
    wire \dffre_P[26]_clock_0_0 ;
    wire \dffre_P[29]_clock_0_0 ;
    wire \dffre_P[27]_clock_0_0 ;
    wire \dffre_P[24]_clock_0_0 ;
    wire \dffre_i1[10]_clock_0_0 ;
    wire \dffre_i1[11]_clock_0_0 ;
    wire \dffre_P[13]_clock_0_0 ;
    wire \dffre_i1[12]_clock_0_0 ;
    wire \dffre_P[22]_clock_0_0 ;
    wire \dffre_i1[15]_clock_0_0 ;
    wire \dffre_i1[16]_clock_0_0 ;
    wire \dffre_i1[17]_clock_0_0 ;
    wire \dffre_i1[13]_clock_0_0 ;
    wire \dffre_i1[14]_clock_0_0 ;
    wire \dffre_P[14]_clock_0_0 ;
    wire \dffre_P[21]_clock_0_0 ;
    wire \dffre_P[15]_clock_0_0 ;
    wire \dffre_P[16]_clock_0_0 ;
    wire \dffre_P[17]_clock_0_0 ;
    wire \dffre_P[18]_clock_0_0 ;
    wire \dffre_P[19]_clock_0_0 ;
    wire \dffre_P[20]_clock_0_0 ;
    wire \dffre_i1[19]_clock_0_0 ;
    wire \dffre_P[0]_clock_0_0 ;
    wire \dffre_P[1]_clock_0_0 ;
    wire \dffre_i1[5]_clock_0_0 ;
    wire \dffre_i1[18]_clock_0_0 ;
    wire \dffre_P[2]_clock_0_0 ;
    wire \dffre_P[4]_clock_0_0 ;
    wire \dffre_P[6]_clock_0_0 ;
    wire \dffre_P[5]_clock_0_0 ;
    wire \dffre_P[12]_clock_0_0 ;
    wire \dffre_P[7]_clock_0_0 ;
    wire \dffre_P[8]_clock_0_0 ;
    wire \dffre_P[10]_clock_0_0 ;
    wire \dffre_P[11]_clock_0_0 ;
    wire \lut_$abc$3053$li34_li34_input_0_4 ;
    wire \lut_$abc$3053$li35_li35_input_0_4 ;
    wire \lut_$abc$3053$li32_li32_input_0_2 ;
    wire \lut_$abc$3053$li33_li33_input_0_2 ;
    wire \lut_$abc$3053$li37_li37_input_0_2 ;
    wire \lut_$abc$3053$li38_li38_input_0_2 ;
    wire \lut_$abc$3053$li39_li39_input_0_2 ;
    wire \lut_$abc$3053$li41_li41_input_0_2 ;
    wire \lut_$abc$3053$li40_li40_input_0_2 ;
    wire \lut_$abc$3053$li03_li03_input_0_0 ;
    wire \lut_$abc$3053$li42_li42_input_0_0 ;
    wire \lut_$abc$3053$li36_li36_input_0_1 ;
    wire \lut_$abc$3053$li31_li31_input_0_1 ;
    wire \lut_$abc$3053$li44_li44_input_0_4 ;
    wire \lut_$abc$3053$li45_li45_input_0_0 ;
    wire \lut_$abc$3053$li46_li46_input_0_0 ;
    wire \lut_$abc$3053$li47_li47_input_0_4 ;
    wire \lut_$abc$3053$li09_li09_input_0_4 ;
    wire \lut_$abc$3053$li30_li30_input_0_1 ;
    wire \lut_$abc$3053$li28_li28_input_0_1 ;
    wire \lut_$abc$3053$li25_li25_input_0_0 ;
    wire \lut_$abc$3053$li23_li23_input_0_0 ;
    wire \lut_$abc$3053$li26_li26_input_0_0 ;
    wire \lut_$abc$3053$li29_li29_input_0_0 ;
    wire \lut_$abc$3053$li27_li27_input_0_3 ;
    wire \lut_$abc$3053$li24_li24_input_0_3 ;
    wire \lut_$abc$3053$li48_li48_input_0_4 ;
    wire \lut_$abc$3053$li49_li49_input_0_4 ;
    wire \lut_$abc$3053$li13_li13_input_0_0 ;
    wire \lut_$abc$3053$li50_li50_input_0_0 ;
    wire \lut_$abc$3053$li22_li22_input_0_0 ;
    wire \lut_$abc$3053$li53_li53_input_0_2 ;
    wire \lut_$abc$3053$li54_li54_input_0_2 ;
    wire \lut_$abc$3053$li55_li55_input_0_4 ;
    wire \lut_$abc$3053$li51_li51_input_0_4 ;
    wire \lut_$abc$3053$li52_li52_input_0_4 ;
    wire \lut_$abc$3053$li14_li14_input_0_4 ;
    wire \lut_$abc$3053$li21_li21_input_0_2 ;
    wire \lut_$abc$3053$li15_li15_input_0_2 ;
    wire \lut_$abc$3053$li16_li16_input_0_2 ;
    wire \lut_$abc$3053$li17_li17_input_0_2 ;
    wire \lut_$abc$3053$li18_li18_input_0_2 ;
    wire \lut_$abc$3053$li19_li19_input_0_2 ;
    wire \lut_$abc$3053$li20_li20_input_0_4 ;
    wire \lut_$abc$3053$li57_li57_input_0_4 ;
    wire \lut_$abc$3053$li00_li00_input_0_0 ;
    wire \lut_$abc$3053$li01_li01_input_0_0 ;
    wire \lut_$abc$3053$li43_li43_input_0_2 ;
    wire \lut_$abc$3053$li56_li56_input_0_2 ;
    wire \lut_$abc$3053$li02_li02_input_0_0 ;
    wire \lut_$abc$3053$li04_li04_input_0_0 ;
    wire \lut_$abc$3053$li06_li06_input_0_2 ;
    wire \lut_$abc$3053$li05_li05_input_0_2 ;
    wire \lut_$abc$3053$li12_li12_input_0_0 ;
    wire \lut_$abc$3053$li07_li07_input_0_0 ;
    wire \lut_$abc$3053$li08_li08_input_0_4 ;
    wire \lut_$abc$3053$li10_li10_input_0_4 ;
    wire \lut_$abc$3053$li11_li11_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n233___input_0_5 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_1 ;
    wire \lut_$abc$5285$new_new_n218___input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_0 ;
    wire \lut_$abc$5285$new_new_n228___input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_5 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_0 ;
    wire \lut_$abc$3053$li38_li38_input_0_4 ;
    wire \lut_$abc$3053$li39_li39_input_0_1 ;
    wire \lut_$abc$3053$li40_li40_input_0_4 ;
    wire \lut_$abc$3053$li41_li41_input_0_0 ;
    wire \lut_$abc$3053$li42_li42_input_0_2 ;
    wire \lut_$abc$3053$li43_li43_input_0_4 ;
    wire \lut_$abc$3053$li44_li44_input_0_0 ;
    wire \lut_$abc$3053$li45_li45_input_0_4 ;
    wire \lut_$abc$3053$li46_li46_input_0_2 ;
    wire \lut_$abc$3053$li47_li47_input_0_2 ;
    wire \lut_$abc$3053$li48_li48_input_0_1 ;
    wire \lut_$abc$3053$li49_li49_input_0_0 ;
    wire \lut_$abc$3053$li50_li50_input_0_3 ;
    wire \lut_$abc$3053$li51_li51_input_0_0 ;
    wire \lut_$abc$3053$li52_li52_input_0_0 ;
    wire \lut_$abc$3053$li53_li53_input_0_3 ;
    wire \lut_$abc$3053$li54_li54_input_0_1 ;
    wire \lut_$abc$3053$li55_li55_input_0_2 ;
    wire \lut_$abc$3053$li56_li56_input_0_0 ;
    wire \lut_$abc$3053$li57_li57_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_1_0 ;
    wire \P[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_1_0 ;
    wire \P[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_1_0 ;
    wire \P[2]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_5 ;
    wire \P[3]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_1_0 ;
    wire \P[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_1_0 ;
    wire \P[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_1_0 ;
    wire \P[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_1_0 ;
    wire \P[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_1_0 ;
    wire \P[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_4 ;
    wire \P[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_1_0 ;
    wire \P[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_1_0 ;
    wire \P[11]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_3 ;
    wire \P[12]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_5 ;
    wire \P[13]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_3 ;
    wire \P[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_1_0 ;
    wire \P[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_1_0 ;
    wire \P[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_1_0 ;
    wire \P[17]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_1_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_1 ;
    wire \P[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_1_0 ;
    wire \P[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_1_0 ;
    wire \P[20]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_1_0 ;
    wire \P[21]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_1_0 ;
    wire \P[22]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_2 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_1_0 ;
    wire \P[23]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_1_0 ;
    wire \P[24]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_1_0 ;
    wire \P[25]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_1_0 ;
    wire \P[26]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_1_0 ;
    wire \P[27]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_1_0 ;
    wire \P[28]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_1_0 ;
    wire \P[29]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_1_0 ;
    wire \P[30]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_1_0 ;
    wire \P[31]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_1_0 ;
    wire \P[32]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_1_0 ;
    wire \P[33]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_1_0 ;
    wire \P[34]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_4 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_1_0 ;
    wire \P[35]_input_0_0 ;
    wire \lut_$abc$3053$li37_li37_input_0_1 ;
    wire \lut_$abc$3053$li36_li36_input_0_0 ;
    wire \P[36]_input_0_0 ;
    wire \lut_$abc$3053$li37_li37_input_0_0 ;
    wire \P[37]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_0_0 ;
    wire \adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_0_0 ;
    wire \adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_1_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_1_0 ;
    wire \dffre_P[34]_input_1_0 ;
    wire \dffre_P[34]_input_2_0 ;
    wire \dffre_P[35]_input_1_0 ;
    wire \dffre_P[35]_input_2_0 ;
    wire \dffre_P[32]_input_1_0 ;
    wire \dffre_P[32]_input_2_0 ;
    wire \dffre_P[33]_input_1_0 ;
    wire \dffre_P[33]_input_2_0 ;
    wire \dffre_P[37]_input_1_0 ;
    wire \dffre_P[37]_input_2_0 ;
    wire \dffre_i1[0]_input_1_0 ;
    wire \dffre_i1[0]_input_2_0 ;
    wire \dffre_i1[1]_input_1_0 ;
    wire \dffre_i1[1]_input_2_0 ;
    wire \dffre_i1[3]_input_1_0 ;
    wire \dffre_i1[3]_input_2_0 ;
    wire \dffre_i1[2]_input_1_0 ;
    wire \dffre_i1[2]_input_2_0 ;
    wire \dffre_P[3]_input_1_0 ;
    wire \dffre_P[3]_input_2_0 ;
    wire \dffre_i1[4]_input_1_0 ;
    wire \dffre_i1[4]_input_2_0 ;
    wire \dffre_P[36]_input_1_0 ;
    wire \dffre_P[36]_input_2_0 ;
    wire \dffre_P[31]_input_1_0 ;
    wire \dffre_P[31]_input_2_0 ;
    wire \dffre_i1[6]_input_1_0 ;
    wire \dffre_i1[6]_input_2_0 ;
    wire \dffre_i1[7]_input_1_0 ;
    wire \dffre_i1[7]_input_2_0 ;
    wire \dffre_i1[8]_input_1_0 ;
    wire \dffre_i1[8]_input_2_0 ;
    wire \dffre_i1[9]_input_1_0 ;
    wire \dffre_i1[9]_input_2_0 ;
    wire \dffre_P[9]_input_1_0 ;
    wire \dffre_P[9]_input_2_0 ;
    wire \dffre_P[30]_input_1_0 ;
    wire \dffre_P[30]_input_2_0 ;
    wire \dffre_P[28]_input_1_0 ;
    wire \dffre_P[28]_input_2_0 ;
    wire \dffre_P[25]_input_1_0 ;
    wire \dffre_P[25]_input_2_0 ;
    wire \dffre_P[23]_input_1_0 ;
    wire \dffre_P[23]_input_2_0 ;
    wire \dffre_P[26]_input_1_0 ;
    wire \dffre_P[26]_input_2_0 ;
    wire \dffre_P[29]_input_1_0 ;
    wire \dffre_P[29]_input_2_0 ;
    wire \dffre_P[27]_input_1_0 ;
    wire \dffre_P[27]_input_2_0 ;
    wire \dffre_P[24]_input_1_0 ;
    wire \dffre_P[24]_input_2_0 ;
    wire \dffre_i1[10]_input_1_0 ;
    wire \dffre_i1[10]_input_2_0 ;
    wire \dffre_i1[11]_input_1_0 ;
    wire \dffre_i1[11]_input_2_0 ;
    wire \dffre_P[13]_input_1_0 ;
    wire \dffre_P[13]_input_2_0 ;
    wire \dffre_i1[12]_input_1_0 ;
    wire \dffre_i1[12]_input_2_0 ;
    wire \dffre_P[22]_input_1_0 ;
    wire \dffre_P[22]_input_2_0 ;
    wire \dffre_i1[15]_input_1_0 ;
    wire \dffre_i1[15]_input_2_0 ;
    wire \dffre_i1[16]_input_1_0 ;
    wire \dffre_i1[16]_input_2_0 ;
    wire \dffre_i1[17]_input_1_0 ;
    wire \dffre_i1[17]_input_2_0 ;
    wire \dffre_i1[13]_input_1_0 ;
    wire \dffre_i1[13]_input_2_0 ;
    wire \dffre_i1[14]_input_1_0 ;
    wire \dffre_i1[14]_input_2_0 ;
    wire \dffre_P[14]_input_1_0 ;
    wire \dffre_P[14]_input_2_0 ;
    wire \dffre_P[21]_input_1_0 ;
    wire \dffre_P[21]_input_2_0 ;
    wire \dffre_P[15]_input_1_0 ;
    wire \dffre_P[15]_input_2_0 ;
    wire \dffre_P[16]_input_1_0 ;
    wire \dffre_P[16]_input_2_0 ;
    wire \dffre_P[17]_input_1_0 ;
    wire \dffre_P[17]_input_2_0 ;
    wire \dffre_P[18]_input_1_0 ;
    wire \dffre_P[18]_input_2_0 ;
    wire \dffre_P[19]_input_1_0 ;
    wire \dffre_P[19]_input_2_0 ;
    wire \dffre_P[20]_input_1_0 ;
    wire \dffre_P[20]_input_2_0 ;
    wire \dffre_i1[19]_input_1_0 ;
    wire \dffre_i1[19]_input_2_0 ;
    wire \dffre_P[0]_input_1_0 ;
    wire \dffre_P[0]_input_2_0 ;
    wire \dffre_P[1]_input_1_0 ;
    wire \dffre_P[1]_input_2_0 ;
    wire \dffre_i1[5]_input_1_0 ;
    wire \dffre_i1[5]_input_2_0 ;
    wire \dffre_i1[18]_input_1_0 ;
    wire \dffre_i1[18]_input_2_0 ;
    wire \dffre_P[2]_input_1_0 ;
    wire \dffre_P[2]_input_2_0 ;
    wire \dffre_P[4]_input_1_0 ;
    wire \dffre_P[4]_input_2_0 ;
    wire \dffre_P[6]_input_1_0 ;
    wire \dffre_P[6]_input_2_0 ;
    wire \dffre_P[5]_input_1_0 ;
    wire \dffre_P[5]_input_2_0 ;
    wire \dffre_P[12]_input_1_0 ;
    wire \dffre_P[12]_input_2_0 ;
    wire \dffre_P[7]_input_1_0 ;
    wire \dffre_P[7]_input_2_0 ;
    wire \dffre_P[8]_input_1_0 ;
    wire \dffre_P[8]_input_2_0 ;
    wire \dffre_P[10]_input_1_0 ;
    wire \dffre_P[10]_input_2_0 ;
    wire \dffre_P[11]_input_1_0 ;
    wire \dffre_P[11]_input_2_0 ;
    wire \dffre_P[0]_input_0_0 ;
    wire \dffre_P[1]_input_0_0 ;
    wire \dffre_P[2]_input_0_0 ;
    wire \dffre_P[3]_input_0_0 ;
    wire \dffre_P[4]_input_0_0 ;
    wire \dffre_P[5]_input_0_0 ;
    wire \dffre_P[6]_input_0_0 ;
    wire \dffre_P[7]_input_0_0 ;
    wire \dffre_P[8]_input_0_0 ;
    wire \dffre_P[9]_input_0_0 ;
    wire \dffre_P[10]_input_0_0 ;
    wire \dffre_P[11]_input_0_0 ;
    wire \dffre_P[12]_input_0_0 ;
    wire \dffre_P[13]_input_0_0 ;
    wire \dffre_P[14]_input_0_0 ;
    wire \dffre_P[15]_input_0_0 ;
    wire \dffre_P[16]_input_0_0 ;
    wire \dffre_P[17]_input_0_0 ;
    wire \dffre_P[18]_input_0_0 ;
    wire \dffre_P[19]_input_0_0 ;
    wire \dffre_P[20]_input_0_0 ;
    wire \dffre_P[21]_input_0_0 ;
    wire \dffre_P[22]_input_0_0 ;
    wire \dffre_P[23]_input_0_0 ;
    wire \dffre_P[24]_input_0_0 ;
    wire \dffre_P[25]_input_0_0 ;
    wire \dffre_P[26]_input_0_0 ;
    wire \dffre_P[27]_input_0_0 ;
    wire \dffre_P[28]_input_0_0 ;
    wire \dffre_P[29]_input_0_0 ;
    wire \dffre_P[30]_input_0_0 ;
    wire \dffre_P[31]_input_0_0 ;
    wire \dffre_P[32]_input_0_0 ;
    wire \dffre_P[33]_input_0_0 ;
    wire \dffre_P[34]_input_0_0 ;
    wire \dffre_P[35]_input_0_0 ;
    wire \dffre_P[36]_input_0_0 ;
    wire \dffre_P[37]_input_0_0 ;
    wire \dffre_i1[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n216___input_0_0 ;
    wire \lut_$abc$5285$new_new_n215___input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_0 ;
    wire \dffre_i1[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_3 ;
    wire \lut_$abc$5285$new_new_n216___input_0_2 ;
    wire \lut_$abc$5285$new_new_n215___input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_2 ;
    wire \dffre_i1[2]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_4 ;
    wire \lut_$abc$5285$new_new_n216___input_0_4 ;
    wire \lut_$abc$5285$new_new_n215___input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_4 ;
    wire \dffre_i1[3]_input_0_0 ;
    wire \lut_$abc$5285$new_new_n216___input_0_3 ;
    wire \lut_$abc$5285$new_new_n215___input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_3 ;
    wire \dffre_i1[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_1 ;
    wire \lut_$abc$5285$new_new_n216___input_0_5 ;
    wire \dffre_i1[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n216___input_0_1 ;
    wire \dffre_i1[6]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_1 ;
    wire \lut_$abc$5285$new_new_n214___input_0_1 ;
    wire \dffre_i1[7]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_4 ;
    wire \lut_$abc$5285$new_new_n214___input_0_2 ;
    wire \dffre_i1[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n228___input_0_2 ;
    wire \lut_$abc$5285$new_new_n253___input_0_2 ;
    wire \lut_$abc$5285$new_new_n217___input_0_5 ;
    wire \dffre_i1[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_3 ;
    wire \lut_$abc$5285$new_new_n228___input_0_4 ;
    wire \lut_$abc$5285$new_new_n253___input_0_0 ;
    wire \lut_$abc$5285$new_new_n217___input_0_0 ;
    wire \dffre_i1[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_1 ;
    wire \lut_$abc$5285$new_new_n253___input_0_3 ;
    wire \lut_$abc$5285$new_new_n217___input_0_2 ;
    wire \dffre_i1[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n253___input_0_4 ;
    wire \lut_$abc$5285$new_new_n217___input_0_3 ;
    wire \dffre_i1[12]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_0 ;
    wire \lut_$abc$5285$new_new_n253___input_0_1 ;
    wire \lut_$abc$5285$new_new_n217___input_0_1 ;
    wire \dffre_i1[13]_input_0_0 ;
    wire \lut_$abc$5285$new_new_n218___input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n213___input_0_2 ;
    wire \dffre_i1[14]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_4 ;
    wire \lut_$abc$5285$new_new_n217___input_0_4 ;
    wire \dffre_i1[15]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n226___input_0_2 ;
    wire \lut_$abc$5285$new_new_n213___input_0_0 ;
    wire \dffre_i1[16]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_0 ;
    wire \lut_$abc$5285$new_new_n226___input_0_1 ;
    wire \lut_$abc$5285$new_new_n213___input_0_1 ;
    wire \dffre_i1[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n213___input_0_4 ;
    wire \dffre_i1[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_3 ;
    wire \lut_$abc$5285$new_new_n213___input_0_3 ;
    wire \dffre_i1[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n233___input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_4 ;
    wire \lut_$abc$5285$new_new_n233___input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_1 ;
    wire \lut_$abc$5285$new_new_n233___input_0_4 ;
    wire \lut_$abc$5285$new_new_n218___input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_1 ;
    wire \lut_$abc$5285$new_new_n228___input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_3 ;
    wire \lut_$abc$5285$new_new_n233___input_0_2 ;
    wire \lut_$abc$5285$new_new_n218___input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_5 ;
    wire \lut_$abc$5285$new_new_n228___input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_2 ;
    wire \lut_$abc$5285$new_new_n233___input_0_1 ;
    wire \lut_$abc$5285$new_new_n218___input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_5 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_1 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_4 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_1 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_2 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_0 ;
    wire \lut_$abc$3053$li37_li37_input_0_3 ;
    wire \lut_$abc$3053$li36_li36_input_0_3 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_0_0 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_3 ;
    wire \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_5 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_0_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_0_0 ;
    wire \lut_$abc$3053$li24_li24_input_0_4 ;
    wire \lut_$abc$3053$li27_li27_input_0_1 ;
    wire \lut_$abc$3053$li30_li30_input_0_2 ;
    wire \lut_$abc$3053$li33_li33_input_0_1 ;
    wire \lut_$abc$3053$li37_li37_input_0_4 ;
    wire \lut_$abc$3053$li36_li36_input_0_4 ;
    wire \lut_$abc$3053$li35_li35_input_0_3 ;
    wire \lut_$abc$3053$li32_li32_input_0_0 ;
    wire \lut_$abc$3053$li29_li29_input_0_1 ;
    wire \lut_$abc$3053$li26_li26_input_0_2 ;
    wire \lut_$abc$3053$li23_li23_input_0_4 ;
    wire \lut_$abc$3053$li20_li20_input_0_2 ;
    wire \lut_$abc$3053$li21_li21_input_0_1 ;
    wire \lut_$abc$3053$li22_li22_input_0_4 ;
    wire \lut_$abc$3053$li25_li25_input_0_3 ;
    wire \lut_$abc$3053$li28_li28_input_0_4 ;
    wire \lut_$abc$3053$li31_li31_input_0_2 ;
    wire \lut_$abc$3053$li34_li34_input_0_2 ;
    wire \lut_$abc$3053$li19_li19_input_0_0 ;
    wire \lut_$abc$3053$li18_li18_input_0_3 ;
    wire \lut_$abc$3053$li17_li17_input_0_4 ;
    wire \lut_$abc$3053$li16_li16_input_0_3 ;
    wire \lut_$abc$3053$li15_li15_input_0_4 ;
    wire \lut_$abc$3053$li14_li14_input_0_3 ;
    wire \lut_$abc$3053$li13_li13_input_0_4 ;
    wire \lut_$abc$3053$li12_li12_input_0_4 ;
    wire \lut_$abc$3053$li11_li11_input_0_0 ;
    wire \lut_$abc$3053$li10_li10_input_0_1 ;
    wire \lut_$abc$3053$li09_li09_input_0_1 ;
    wire \lut_$abc$3053$li08_li08_input_0_0 ;
    wire \lut_$abc$3053$li07_li07_input_0_1 ;
    wire \lut_$abc$3053$li06_li06_input_0_3 ;
    wire \lut_$abc$3053$li05_li05_input_0_4 ;
    wire \lut_$abc$3053$li04_li04_input_0_4 ;
    wire \lut_$abc$3053$li03_li03_input_0_3 ;
    wire \lut_$abc$3053$li02_li02_input_0_2 ;
    wire \lut_$abc$3053$li01_li01_input_0_1 ;
    wire \lut_$abc$3053$li00_li00_input_0_2 ;
    wire \adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_2_0 ;
    wire \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_2_0 ;

    //IO assignments
    assign \P[0]  = \P[0]_input_0_0 ;
    assign \P[1]  = \P[1]_input_0_0 ;
    assign \P[2]  = \P[2]_input_0_0 ;
    assign \P[3]  = \P[3]_input_0_0 ;
    assign \P[4]  = \P[4]_input_0_0 ;
    assign \P[5]  = \P[5]_input_0_0 ;
    assign \P[6]  = \P[6]_input_0_0 ;
    assign \P[7]  = \P[7]_input_0_0 ;
    assign \P[8]  = \P[8]_input_0_0 ;
    assign \P[9]  = \P[9]_input_0_0 ;
    assign \P[10]  = \P[10]_input_0_0 ;
    assign \P[11]  = \P[11]_input_0_0 ;
    assign \P[12]  = \P[12]_input_0_0 ;
    assign \P[13]  = \P[13]_input_0_0 ;
    assign \P[14]  = \P[14]_input_0_0 ;
    assign \P[15]  = \P[15]_input_0_0 ;
    assign \P[16]  = \P[16]_input_0_0 ;
    assign \P[17]  = \P[17]_input_0_0 ;
    assign \P[18]  = \P[18]_input_0_0 ;
    assign \P[19]  = \P[19]_input_0_0 ;
    assign \P[20]  = \P[20]_input_0_0 ;
    assign \P[21]  = \P[21]_input_0_0 ;
    assign \P[22]  = \P[22]_input_0_0 ;
    assign \P[23]  = \P[23]_input_0_0 ;
    assign \P[24]  = \P[24]_input_0_0 ;
    assign \P[25]  = \P[25]_input_0_0 ;
    assign \P[26]  = \P[26]_input_0_0 ;
    assign \P[27]  = \P[27]_input_0_0 ;
    assign \P[28]  = \P[28]_input_0_0 ;
    assign \P[29]  = \P[29]_input_0_0 ;
    assign \P[30]  = \P[30]_input_0_0 ;
    assign \P[31]  = \P[31]_input_0_0 ;
    assign \P[32]  = \P[32]_input_0_0 ;
    assign \P[33]  = \P[33]_input_0_0 ;
    assign \P[34]  = \P[34]_input_0_0 ;
    assign \P[35]  = \P[35]_input_0_0 ;
    assign \P[36]  = \P[36]_input_0_0 ;
    assign \P[37]  = \P[37]_input_0_0 ;
    assign \clk_output_0_0  = \clk ;
    assign \reset_output_0_0  = \reset ;
    assign \subtract_i_output_0_0  = \subtract_i ;
    assign \A[0]_output_0_0  = \A[0] ;
    assign \A[1]_output_0_0  = \A[1] ;
    assign \A[2]_output_0_0  = \A[2] ;
    assign \A[3]_output_0_0  = \A[3] ;
    assign \A[4]_output_0_0  = \A[4] ;
    assign \A[5]_output_0_0  = \A[5] ;
    assign \A[6]_output_0_0  = \A[6] ;
    assign \A[7]_output_0_0  = \A[7] ;
    assign \A[8]_output_0_0  = \A[8] ;
    assign \A[9]_output_0_0  = \A[9] ;
    assign \A[10]_output_0_0  = \A[10] ;
    assign \A[11]_output_0_0  = \A[11] ;
    assign \A[12]_output_0_0  = \A[12] ;
    assign \A[13]_output_0_0  = \A[13] ;
    assign \A[14]_output_0_0  = \A[14] ;
    assign \A[15]_output_0_0  = \A[15] ;
    assign \A[16]_output_0_0  = \A[16] ;
    assign \A[17]_output_0_0  = \A[17] ;
    assign \A[18]_output_0_0  = \A[18] ;
    assign \A[19]_output_0_0  = \A[19] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[34]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[35]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[32]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[33]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[37]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[36]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[31]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[30]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[28]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[25]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[23]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[26]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[29]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[27]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[24]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[22]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[14]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[21]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[15]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[16]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[17]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[20]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[19]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_i1[18]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_i1[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_P[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_P[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li34_li34_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li34_li34_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li35_li35_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li35_li35_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li32_li32_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li32_li32_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li33_li33_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li33_li33_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li37_li37_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li37_li37_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li38_li38_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li38_li38_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li39_li39_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li39_li39_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li41_li41_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li41_li41_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li40_li40_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li40_li40_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li03_li03_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li42_li42_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li42_li42_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li36_li36_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li36_li36_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li31_li31_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li44_li44_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li44_li44_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li45_li45_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li45_li45_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li46_li46_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li46_li46_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li47_li47_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li47_li47_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li09_li09_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li30_li30_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li28_li28_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li25_li25_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li25_li25_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li23_li23_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li26_li26_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li26_li26_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li29_li29_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li29_li29_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li27_li27_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li27_li27_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li24_li24_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li24_li24_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li48_li48_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li48_li48_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li49_li49_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li49_li49_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li13_li13_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li50_li50_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li50_li50_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li22_li22_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li22_li22_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li53_li53_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li53_li53_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li54_li54_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li54_li54_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li55_li55_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li55_li55_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li51_li51_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li51_li51_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li52_li52_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li52_li52_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li14_li14_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li21_li21_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li21_li21_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li15_li15_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li16_li16_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li17_li17_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li18_li18_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li19_li19_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li20_li20_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li57_li57_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li57_li57_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li00_li00_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li00_li00_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li01_li01_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li43_li43_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li43_li43_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li56_li56_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li56_li56_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li02_li02_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li04_li04_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li06_li06_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li05_li05_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li12_li12_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li07_li07_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li08_li08_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li10_li10_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3053$li11_li11_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3053$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_1  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_4  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_4  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_3  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_3 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_1  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_3  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_2  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_0  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_2  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_4  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_2  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$abc$5285$new_new_n233___input_0_5  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n233___input_0_5 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_1  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$abc$5285$new_new_n218___input_0_4  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n218___input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_0  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$abc$5285$new_new_n228___input_0_0  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n228___input_0_0 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_5  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_5 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_4  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_4  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_subtract_i_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_0  (
        .datain(\subtract_i_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut_$abc$3053$li38_li38_input_0_4  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut_$abc$3053$li38_li38_input_0_4 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut_$abc$3053$li39_li39_input_0_1  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut_$abc$3053$li39_li39_input_0_1 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut_$abc$3053$li40_li40_input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut_$abc$3053$li40_li40_input_0_4 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut_$abc$3053$li41_li41_input_0_0  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut_$abc$3053$li41_li41_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut_$abc$3053$li42_li42_input_0_2  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut_$abc$3053$li42_li42_input_0_2 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut_$abc$3053$li43_li43_input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut_$abc$3053$li43_li43_input_0_4 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut_$abc$3053$li44_li44_input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut_$abc$3053$li44_li44_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut_$abc$3053$li45_li45_input_0_4  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut_$abc$3053$li45_li45_input_0_4 )
    );

    fpga_interconnect \routing_segment_A[8]_output_0_0_to_lut_$abc$3053$li46_li46_input_0_2  (
        .datain(\A[8]_output_0_0 ),
        .dataout(\lut_$abc$3053$li46_li46_input_0_2 )
    );

    fpga_interconnect \routing_segment_A[9]_output_0_0_to_lut_$abc$3053$li47_li47_input_0_2  (
        .datain(\A[9]_output_0_0 ),
        .dataout(\lut_$abc$3053$li47_li47_input_0_2 )
    );

    fpga_interconnect \routing_segment_A[10]_output_0_0_to_lut_$abc$3053$li48_li48_input_0_1  (
        .datain(\A[10]_output_0_0 ),
        .dataout(\lut_$abc$3053$li48_li48_input_0_1 )
    );

    fpga_interconnect \routing_segment_A[11]_output_0_0_to_lut_$abc$3053$li49_li49_input_0_0  (
        .datain(\A[11]_output_0_0 ),
        .dataout(\lut_$abc$3053$li49_li49_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[12]_output_0_0_to_lut_$abc$3053$li50_li50_input_0_3  (
        .datain(\A[12]_output_0_0 ),
        .dataout(\lut_$abc$3053$li50_li50_input_0_3 )
    );

    fpga_interconnect \routing_segment_A[13]_output_0_0_to_lut_$abc$3053$li51_li51_input_0_0  (
        .datain(\A[13]_output_0_0 ),
        .dataout(\lut_$abc$3053$li51_li51_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[14]_output_0_0_to_lut_$abc$3053$li52_li52_input_0_0  (
        .datain(\A[14]_output_0_0 ),
        .dataout(\lut_$abc$3053$li52_li52_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[15]_output_0_0_to_lut_$abc$3053$li53_li53_input_0_3  (
        .datain(\A[15]_output_0_0 ),
        .dataout(\lut_$abc$3053$li53_li53_input_0_3 )
    );

    fpga_interconnect \routing_segment_A[16]_output_0_0_to_lut_$abc$3053$li54_li54_input_0_1  (
        .datain(\A[16]_output_0_0 ),
        .dataout(\lut_$abc$3053$li54_li54_input_0_1 )
    );

    fpga_interconnect \routing_segment_A[17]_output_0_0_to_lut_$abc$3053$li55_li55_input_0_2  (
        .datain(\A[17]_output_0_0 ),
        .dataout(\lut_$abc$3053$li55_li55_input_0_2 )
    );

    fpga_interconnect \routing_segment_A[18]_output_0_0_to_lut_$abc$3053$li56_li56_input_0_0  (
        .datain(\A[18]_output_0_0 ),
        .dataout(\lut_$abc$3053$li56_li56_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[19]_output_0_0_to_lut_$abc$3053$li57_li57_input_0_3  (
        .datain(\A[19]_output_0_0 ),
        .dataout(\lut_$abc$3053$li57_li57_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_2  (
        .datain(\dffre_P[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_P[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_1_0  (
        .datain(\dffre_P[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[0]_output_0_0_to_P[0]_input_0_0  (
        .datain(\dffre_P[0]_output_0_0 ),
        .dataout(\P[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_3  (
        .datain(\dffre_P[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_1_0  (
        .datain(\dffre_P[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[1]_output_0_0_to_P[1]_input_0_0  (
        .datain(\dffre_P[1]_output_0_0 ),
        .dataout(\P[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_1  (
        .datain(\dffre_P[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_P[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_1_0  (
        .datain(\dffre_P[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[2]_output_0_0_to_P[2]_input_0_0  (
        .datain(\dffre_P[2]_output_0_0 ),
        .dataout(\P[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_1_0  (
        .datain(\dffre_P[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_5  (
        .datain(\dffre_P[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_P[3]_output_0_0_to_P[3]_input_0_0  (
        .datain(\dffre_P[3]_output_0_0 ),
        .dataout(\P[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_1  (
        .datain(\dffre_P[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_P[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_1_0  (
        .datain(\dffre_P[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[4]_output_0_0_to_P[4]_input_0_0  (
        .datain(\dffre_P[4]_output_0_0 ),
        .dataout(\P[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_3  (
        .datain(\dffre_P[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_1_0  (
        .datain(\dffre_P[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[5]_output_0_0_to_P[5]_input_0_0  (
        .datain(\dffre_P[5]_output_0_0 ),
        .dataout(\P[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_0  (
        .datain(\dffre_P[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_1_0  (
        .datain(\dffre_P[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[6]_output_0_0_to_P[6]_input_0_0  (
        .datain(\dffre_P[6]_output_0_0 ),
        .dataout(\P[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_0  (
        .datain(\dffre_P[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_1_0  (
        .datain(\dffre_P[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[7]_output_0_0_to_P[7]_input_0_0  (
        .datain(\dffre_P[7]_output_0_0 ),
        .dataout(\P[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_3  (
        .datain(\dffre_P[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_1_0  (
        .datain(\dffre_P[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[8]_output_0_0_to_P[8]_input_0_0  (
        .datain(\dffre_P[8]_output_0_0 ),
        .dataout(\P[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_1_0  (
        .datain(\dffre_P[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_4  (
        .datain(\dffre_P[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[9]_output_0_0_to_P[9]_input_0_0  (
        .datain(\dffre_P[9]_output_0_0 ),
        .dataout(\P[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_4  (
        .datain(\dffre_P[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_1_0  (
        .datain(\dffre_P[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[10]_output_0_0_to_P[10]_input_0_0  (
        .datain(\dffre_P[10]_output_0_0 ),
        .dataout(\P[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_3  (
        .datain(\dffre_P[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_1_0  (
        .datain(\dffre_P[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[11]_output_0_0_to_P[11]_input_0_0  (
        .datain(\dffre_P[11]_output_0_0 ),
        .dataout(\P[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_1_0  (
        .datain(\dffre_P[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_3  (
        .datain(\dffre_P[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[12]_output_0_0_to_P[12]_input_0_0  (
        .datain(\dffre_P[12]_output_0_0 ),
        .dataout(\P[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_1_0  (
        .datain(\dffre_P[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_5  (
        .datain(\dffre_P[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_P[13]_output_0_0_to_P[13]_input_0_0  (
        .datain(\dffre_P[13]_output_0_0 ),
        .dataout(\P[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_1_0  (
        .datain(\dffre_P[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_3  (
        .datain(\dffre_P[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[14]_output_0_0_to_P[14]_input_0_0  (
        .datain(\dffre_P[14]_output_0_0 ),
        .dataout(\P[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_0  (
        .datain(\dffre_P[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_1_0  (
        .datain(\dffre_P[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[15]_output_0_0_to_P[15]_input_0_0  (
        .datain(\dffre_P[15]_output_0_0 ),
        .dataout(\P[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_4  (
        .datain(\dffre_P[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_1_0  (
        .datain(\dffre_P[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[16]_output_0_0_to_P[16]_input_0_0  (
        .datain(\dffre_P[16]_output_0_0 ),
        .dataout(\P[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_4  (
        .datain(\dffre_P[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[17]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_1_0  (
        .datain(\dffre_P[17]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[17]_output_0_0_to_P[17]_input_0_0  (
        .datain(\dffre_P[17]_output_0_0 ),
        .dataout(\P[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[18]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_1_0  (
        .datain(\dffre_P[18]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[18]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_1  (
        .datain(\dffre_P[18]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_P[18]_output_0_0_to_P[18]_input_0_0  (
        .datain(\dffre_P[18]_output_0_0 ),
        .dataout(\P[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[19]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_1  (
        .datain(\dffre_P[19]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_P[19]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_1_0  (
        .datain(\dffre_P[19]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[19]_output_0_0_to_P[19]_input_0_0  (
        .datain(\dffre_P[19]_output_0_0 ),
        .dataout(\P[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[20]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_4  (
        .datain(\dffre_P[20]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[20]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_1_0  (
        .datain(\dffre_P[20]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[20]_output_0_0_to_P[20]_input_0_0  (
        .datain(\dffre_P[20]_output_0_0 ),
        .dataout(\P[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[21]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_4  (
        .datain(\dffre_P[21]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[21]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_1_0  (
        .datain(\dffre_P[21]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[21]_output_0_0_to_P[21]_input_0_0  (
        .datain(\dffre_P[21]_output_0_0 ),
        .dataout(\P[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[22]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_0  (
        .datain(\dffre_P[22]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[22]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_1_0  (
        .datain(\dffre_P[22]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[22]_output_0_0_to_P[22]_input_0_0  (
        .datain(\dffre_P[22]_output_0_0 ),
        .dataout(\P[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[23]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_2  (
        .datain(\dffre_P[23]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_P[23]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_1_0  (
        .datain(\dffre_P[23]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[23]_output_0_0_to_P[23]_input_0_0  (
        .datain(\dffre_P[23]_output_0_0 ),
        .dataout(\P[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[24]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_1  (
        .datain(\dffre_P[24]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_P[24]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_1_0  (
        .datain(\dffre_P[24]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[24]_output_0_0_to_P[24]_input_0_0  (
        .datain(\dffre_P[24]_output_0_0 ),
        .dataout(\P[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[25]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_0  (
        .datain(\dffre_P[25]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[25]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_1_0  (
        .datain(\dffre_P[25]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[25]_output_0_0_to_P[25]_input_0_0  (
        .datain(\dffre_P[25]_output_0_0 ),
        .dataout(\P[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[26]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_4  (
        .datain(\dffre_P[26]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[26]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_1_0  (
        .datain(\dffre_P[26]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[26]_output_0_0_to_P[26]_input_0_0  (
        .datain(\dffre_P[26]_output_0_0 ),
        .dataout(\P[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[27]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_3  (
        .datain(\dffre_P[27]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[27]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_1_0  (
        .datain(\dffre_P[27]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[27]_output_0_0_to_P[27]_input_0_0  (
        .datain(\dffre_P[27]_output_0_0 ),
        .dataout(\P[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[28]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_0  (
        .datain(\dffre_P[28]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[28]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_1_0  (
        .datain(\dffre_P[28]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[28]_output_0_0_to_P[28]_input_0_0  (
        .datain(\dffre_P[28]_output_0_0 ),
        .dataout(\P[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[29]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_3  (
        .datain(\dffre_P[29]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[29]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_1_0  (
        .datain(\dffre_P[29]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[29]_output_0_0_to_P[29]_input_0_0  (
        .datain(\dffre_P[29]_output_0_0 ),
        .dataout(\P[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[30]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_0  (
        .datain(\dffre_P[30]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[30]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_1_0  (
        .datain(\dffre_P[30]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[30]_output_0_0_to_P[30]_input_0_0  (
        .datain(\dffre_P[30]_output_0_0 ),
        .dataout(\P[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[31]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_3  (
        .datain(\dffre_P[31]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[31]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_1_0  (
        .datain(\dffre_P[31]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[31]_output_0_0_to_P[31]_input_0_0  (
        .datain(\dffre_P[31]_output_0_0 ),
        .dataout(\P[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[32]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_3  (
        .datain(\dffre_P[32]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[32]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_1_0  (
        .datain(\dffre_P[32]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[32]_output_0_0_to_P[32]_input_0_0  (
        .datain(\dffre_P[32]_output_0_0 ),
        .dataout(\P[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[33]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_3  (
        .datain(\dffre_P[33]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_P[33]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_1_0  (
        .datain(\dffre_P[33]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[33]_output_0_0_to_P[33]_input_0_0  (
        .datain(\dffre_P[33]_output_0_0 ),
        .dataout(\P[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[34]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_4  (
        .datain(\dffre_P[34]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[34]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_1_0  (
        .datain(\dffre_P[34]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[34]_output_0_0_to_P[34]_input_0_0  (
        .datain(\dffre_P[34]_output_0_0 ),
        .dataout(\P[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[35]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_4  (
        .datain(\dffre_P[35]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_P[35]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_1_0  (
        .datain(\dffre_P[35]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[35]_output_0_0_to_P[35]_input_0_0  (
        .datain(\dffre_P[35]_output_0_0 ),
        .dataout(\P[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[36]_output_0_0_to_lut_$abc$3053$li37_li37_input_0_1  (
        .datain(\dffre_P[36]_output_0_0 ),
        .dataout(\lut_$abc$3053$li37_li37_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_P[36]_output_0_0_to_lut_$abc$3053$li36_li36_input_0_0  (
        .datain(\dffre_P[36]_output_0_0 ),
        .dataout(\lut_$abc$3053$li36_li36_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[36]_output_0_0_to_P[36]_input_0_0  (
        .datain(\dffre_P[36]_output_0_0 ),
        .dataout(\P[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[37]_output_0_0_to_lut_$abc$3053$li37_li37_input_0_0  (
        .datain(\dffre_P[37]_output_0_0 ),
        .dataout(\lut_$abc$3053$li37_li37_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_P[37]_output_0_0_to_P[37]_input_0_0  (
        .datain(\dffre_P[37]_output_0_0 ),
        .dataout(\P[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_1_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_i1[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_i1[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_P[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_P[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li00_li00_output_0_0_to_dffre_P[0]_input_0_0  (
        .datain(\lut_$abc$3053$li00_li00_output_0_0 ),
        .dataout(\dffre_P[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li01_li01_output_0_0_to_dffre_P[1]_input_0_0  (
        .datain(\lut_$abc$3053$li01_li01_output_0_0 ),
        .dataout(\dffre_P[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li02_li02_output_0_0_to_dffre_P[2]_input_0_0  (
        .datain(\lut_$abc$3053$li02_li02_output_0_0 ),
        .dataout(\dffre_P[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li03_li03_output_0_0_to_dffre_P[3]_input_0_0  (
        .datain(\lut_$abc$3053$li03_li03_output_0_0 ),
        .dataout(\dffre_P[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li04_li04_output_0_0_to_dffre_P[4]_input_0_0  (
        .datain(\lut_$abc$3053$li04_li04_output_0_0 ),
        .dataout(\dffre_P[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li05_li05_output_0_0_to_dffre_P[5]_input_0_0  (
        .datain(\lut_$abc$3053$li05_li05_output_0_0 ),
        .dataout(\dffre_P[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li06_li06_output_0_0_to_dffre_P[6]_input_0_0  (
        .datain(\lut_$abc$3053$li06_li06_output_0_0 ),
        .dataout(\dffre_P[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li07_li07_output_0_0_to_dffre_P[7]_input_0_0  (
        .datain(\lut_$abc$3053$li07_li07_output_0_0 ),
        .dataout(\dffre_P[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li08_li08_output_0_0_to_dffre_P[8]_input_0_0  (
        .datain(\lut_$abc$3053$li08_li08_output_0_0 ),
        .dataout(\dffre_P[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li09_li09_output_0_0_to_dffre_P[9]_input_0_0  (
        .datain(\lut_$abc$3053$li09_li09_output_0_0 ),
        .dataout(\dffre_P[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li10_li10_output_0_0_to_dffre_P[10]_input_0_0  (
        .datain(\lut_$abc$3053$li10_li10_output_0_0 ),
        .dataout(\dffre_P[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li11_li11_output_0_0_to_dffre_P[11]_input_0_0  (
        .datain(\lut_$abc$3053$li11_li11_output_0_0 ),
        .dataout(\dffre_P[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li12_li12_output_0_0_to_dffre_P[12]_input_0_0  (
        .datain(\lut_$abc$3053$li12_li12_output_0_0 ),
        .dataout(\dffre_P[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li13_li13_output_0_0_to_dffre_P[13]_input_0_0  (
        .datain(\lut_$abc$3053$li13_li13_output_0_0 ),
        .dataout(\dffre_P[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li14_li14_output_0_0_to_dffre_P[14]_input_0_0  (
        .datain(\lut_$abc$3053$li14_li14_output_0_0 ),
        .dataout(\dffre_P[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li15_li15_output_0_0_to_dffre_P[15]_input_0_0  (
        .datain(\lut_$abc$3053$li15_li15_output_0_0 ),
        .dataout(\dffre_P[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li16_li16_output_0_0_to_dffre_P[16]_input_0_0  (
        .datain(\lut_$abc$3053$li16_li16_output_0_0 ),
        .dataout(\dffre_P[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li17_li17_output_0_0_to_dffre_P[17]_input_0_0  (
        .datain(\lut_$abc$3053$li17_li17_output_0_0 ),
        .dataout(\dffre_P[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li18_li18_output_0_0_to_dffre_P[18]_input_0_0  (
        .datain(\lut_$abc$3053$li18_li18_output_0_0 ),
        .dataout(\dffre_P[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li19_li19_output_0_0_to_dffre_P[19]_input_0_0  (
        .datain(\lut_$abc$3053$li19_li19_output_0_0 ),
        .dataout(\dffre_P[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li20_li20_output_0_0_to_dffre_P[20]_input_0_0  (
        .datain(\lut_$abc$3053$li20_li20_output_0_0 ),
        .dataout(\dffre_P[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li21_li21_output_0_0_to_dffre_P[21]_input_0_0  (
        .datain(\lut_$abc$3053$li21_li21_output_0_0 ),
        .dataout(\dffre_P[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li22_li22_output_0_0_to_dffre_P[22]_input_0_0  (
        .datain(\lut_$abc$3053$li22_li22_output_0_0 ),
        .dataout(\dffre_P[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li23_li23_output_0_0_to_dffre_P[23]_input_0_0  (
        .datain(\lut_$abc$3053$li23_li23_output_0_0 ),
        .dataout(\dffre_P[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li24_li24_output_0_0_to_dffre_P[24]_input_0_0  (
        .datain(\lut_$abc$3053$li24_li24_output_0_0 ),
        .dataout(\dffre_P[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li25_li25_output_0_0_to_dffre_P[25]_input_0_0  (
        .datain(\lut_$abc$3053$li25_li25_output_0_0 ),
        .dataout(\dffre_P[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li26_li26_output_0_0_to_dffre_P[26]_input_0_0  (
        .datain(\lut_$abc$3053$li26_li26_output_0_0 ),
        .dataout(\dffre_P[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li27_li27_output_0_0_to_dffre_P[27]_input_0_0  (
        .datain(\lut_$abc$3053$li27_li27_output_0_0 ),
        .dataout(\dffre_P[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li28_li28_output_0_0_to_dffre_P[28]_input_0_0  (
        .datain(\lut_$abc$3053$li28_li28_output_0_0 ),
        .dataout(\dffre_P[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li29_li29_output_0_0_to_dffre_P[29]_input_0_0  (
        .datain(\lut_$abc$3053$li29_li29_output_0_0 ),
        .dataout(\dffre_P[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li30_li30_output_0_0_to_dffre_P[30]_input_0_0  (
        .datain(\lut_$abc$3053$li30_li30_output_0_0 ),
        .dataout(\dffre_P[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li31_li31_output_0_0_to_dffre_P[31]_input_0_0  (
        .datain(\lut_$abc$3053$li31_li31_output_0_0 ),
        .dataout(\dffre_P[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li32_li32_output_0_0_to_dffre_P[32]_input_0_0  (
        .datain(\lut_$abc$3053$li32_li32_output_0_0 ),
        .dataout(\dffre_P[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li33_li33_output_0_0_to_dffre_P[33]_input_0_0  (
        .datain(\lut_$abc$3053$li33_li33_output_0_0 ),
        .dataout(\dffre_P[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li34_li34_output_0_0_to_dffre_P[34]_input_0_0  (
        .datain(\lut_$abc$3053$li34_li34_output_0_0 ),
        .dataout(\dffre_P[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li35_li35_output_0_0_to_dffre_P[35]_input_0_0  (
        .datain(\lut_$abc$3053$li35_li35_output_0_0 ),
        .dataout(\dffre_P[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li36_li36_output_0_0_to_dffre_P[36]_input_0_0  (
        .datain(\lut_$abc$3053$li36_li36_output_0_0 ),
        .dataout(\dffre_P[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li37_li37_output_0_0_to_dffre_P[37]_input_0_0  (
        .datain(\lut_$abc$3053$li37_li37_output_0_0 ),
        .dataout(\dffre_P[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li38_li38_output_0_0_to_dffre_i1[0]_input_0_0  (
        .datain(\lut_$abc$3053$li38_li38_output_0_0 ),
        .dataout(\dffre_i1[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_0  (
        .datain(\dffre_i1[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_4  (
        .datain(\dffre_i1[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_2  (
        .datain(\dffre_i1[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[0]_output_0_0_to_lut_$abc$5285$new_new_n216___input_0_0  (
        .datain(\dffre_i1[0]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n216___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[0]_output_0_0_to_lut_$abc$5285$new_new_n215___input_0_0  (
        .datain(\dffre_i1[0]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n215___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[0]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_0  (
        .datain(\dffre_i1[0]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li39_li39_output_0_0_to_dffre_i1[1]_input_0_0  (
        .datain(\lut_$abc$3053$li39_li39_output_0_0 ),
        .dataout(\dffre_i1[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_1  (
        .datain(\dffre_i1[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_3  (
        .datain(\dffre_i1[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[1]_output_0_0_to_lut_$abc$5285$new_new_n216___input_0_2  (
        .datain(\dffre_i1[1]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n216___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[1]_output_0_0_to_lut_$abc$5285$new_new_n215___input_0_2  (
        .datain(\dffre_i1[1]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n215___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[1]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_2  (
        .datain(\dffre_i1[1]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li40_li40_output_0_0_to_dffre_i1[2]_input_0_0  (
        .datain(\lut_$abc$3053$li40_li40_output_0_0 ),
        .dataout(\dffre_i1[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_4  (
        .datain(\dffre_i1[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[2]_output_0_0_to_lut_$abc$5285$new_new_n216___input_0_4  (
        .datain(\dffre_i1[2]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n216___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[2]_output_0_0_to_lut_$abc$5285$new_new_n215___input_0_4  (
        .datain(\dffre_i1[2]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n215___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[2]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_4  (
        .datain(\dffre_i1[2]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li41_li41_output_0_0_to_dffre_i1[3]_input_0_0  (
        .datain(\lut_$abc$3053$li41_li41_output_0_0 ),
        .dataout(\dffre_i1[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[3]_output_0_0_to_lut_$abc$5285$new_new_n216___input_0_3  (
        .datain(\dffre_i1[3]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n216___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[3]_output_0_0_to_lut_$abc$5285$new_new_n215___input_0_3  (
        .datain(\dffre_i1[3]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n215___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[3]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_3  (
        .datain(\dffre_i1[3]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li42_li42_output_0_0_to_dffre_i1[4]_input_0_0  (
        .datain(\lut_$abc$3053$li42_li42_output_0_0 ),
        .dataout(\dffre_i1[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_3  (
        .datain(\dffre_i1[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[4]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_1  (
        .datain(\dffre_i1[4]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[4]_output_0_0_to_lut_$abc$5285$new_new_n216___input_0_5  (
        .datain(\dffre_i1[4]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n216___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li43_li43_output_0_0_to_dffre_i1[5]_input_0_0  (
        .datain(\lut_$abc$3053$li43_li43_output_0_0 ),
        .dataout(\dffre_i1[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[5]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_2  (
        .datain(\dffre_i1[5]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[5]_output_0_0_to_lut_$abc$5285$new_new_n216___input_0_1  (
        .datain(\dffre_i1[5]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n216___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li44_li44_output_0_0_to_dffre_i1[6]_input_0_0  (
        .datain(\lut_$abc$3053$li44_li44_output_0_0 ),
        .dataout(\dffre_i1[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_3  (
        .datain(\dffre_i1[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[6]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_1  (
        .datain(\dffre_i1[6]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[6]_output_0_0_to_lut_$abc$5285$new_new_n214___input_0_1  (
        .datain(\dffre_i1[6]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n214___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li45_li45_output_0_0_to_dffre_i1[7]_input_0_0  (
        .datain(\lut_$abc$3053$li45_li45_output_0_0 ),
        .dataout(\dffre_i1[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[7]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_4  (
        .datain(\dffre_i1[7]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[7]_output_0_0_to_lut_$abc$5285$new_new_n214___input_0_2  (
        .datain(\dffre_i1[7]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n214___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li46_li46_output_0_0_to_dffre_i1[8]_input_0_0  (
        .datain(\lut_$abc$3053$li46_li46_output_0_0 ),
        .dataout(\dffre_i1[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_2  (
        .datain(\dffre_i1[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[8]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_2  (
        .datain(\dffre_i1[8]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[8]_output_0_0_to_lut_$abc$5285$new_new_n228___input_0_2  (
        .datain(\dffre_i1[8]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n228___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[8]_output_0_0_to_lut_$abc$5285$new_new_n253___input_0_2  (
        .datain(\dffre_i1[8]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n253___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[8]_output_0_0_to_lut_$abc$5285$new_new_n217___input_0_5  (
        .datain(\dffre_i1[8]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n217___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li47_li47_output_0_0_to_dffre_i1[9]_input_0_0  (
        .datain(\lut_$abc$3053$li47_li47_output_0_0 ),
        .dataout(\dffre_i1[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[9]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_3  (
        .datain(\dffre_i1[9]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[9]_output_0_0_to_lut_$abc$5285$new_new_n228___input_0_4  (
        .datain(\dffre_i1[9]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n228___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[9]_output_0_0_to_lut_$abc$5285$new_new_n253___input_0_0  (
        .datain(\dffre_i1[9]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n253___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[9]_output_0_0_to_lut_$abc$5285$new_new_n217___input_0_0  (
        .datain(\dffre_i1[9]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n217___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li48_li48_output_0_0_to_dffre_i1[10]_input_0_0  (
        .datain(\lut_$abc$3053$li48_li48_output_0_0 ),
        .dataout(\dffre_i1[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_2  (
        .datain(\dffre_i1[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_2  (
        .datain(\dffre_i1[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[10]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_1  (
        .datain(\dffre_i1[10]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[10]_output_0_0_to_lut_$abc$5285$new_new_n253___input_0_3  (
        .datain(\dffre_i1[10]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n253___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[10]_output_0_0_to_lut_$abc$5285$new_new_n217___input_0_2  (
        .datain(\dffre_i1[10]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n217___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li49_li49_output_0_0_to_dffre_i1[11]_input_0_0  (
        .datain(\lut_$abc$3053$li49_li49_output_0_0 ),
        .dataout(\dffre_i1[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_1  (
        .datain(\dffre_i1[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[11]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_2  (
        .datain(\dffre_i1[11]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[11]_output_0_0_to_lut_$abc$5285$new_new_n253___input_0_4  (
        .datain(\dffre_i1[11]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n253___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[11]_output_0_0_to_lut_$abc$5285$new_new_n217___input_0_3  (
        .datain(\dffre_i1[11]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n217___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li50_li50_output_0_0_to_dffre_i1[12]_input_0_0  (
        .datain(\lut_$abc$3053$li50_li50_output_0_0 ),
        .dataout(\dffre_i1[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[12]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_0  (
        .datain(\dffre_i1[12]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[12]_output_0_0_to_lut_$abc$5285$new_new_n253___input_0_1  (
        .datain(\dffre_i1[12]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n253___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[12]_output_0_0_to_lut_$abc$5285$new_new_n217___input_0_1  (
        .datain(\dffre_i1[12]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n217___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li51_li51_output_0_0_to_dffre_i1[13]_input_0_0  (
        .datain(\lut_$abc$3053$li51_li51_output_0_0 ),
        .dataout(\dffre_i1[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[13]_output_0_0_to_lut_$abc$5285$new_new_n218___input_0_3  (
        .datain(\dffre_i1[13]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n218___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_0  (
        .datain(\dffre_i1[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[13]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_2  (
        .datain(\dffre_i1[13]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[13]_output_0_0_to_lut_$abc$5285$new_new_n213___input_0_2  (
        .datain(\dffre_i1[13]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n213___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li52_li52_output_0_0_to_dffre_i1[14]_input_0_0  (
        .datain(\lut_$abc$3053$li52_li52_output_0_0 ),
        .dataout(\dffre_i1[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[14]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_4  (
        .datain(\dffre_i1[14]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_i1[14]_output_0_0_to_lut_$abc$5285$new_new_n217___input_0_4  (
        .datain(\dffre_i1[14]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n217___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li53_li53_output_0_0_to_dffre_i1[15]_input_0_0  (
        .datain(\lut_$abc$3053$li53_li53_output_0_0 ),
        .dataout(\dffre_i1[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_2  (
        .datain(\dffre_i1[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[15]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_2  (
        .datain(\dffre_i1[15]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[15]_output_0_0_to_lut_$abc$5285$new_new_n226___input_0_2  (
        .datain(\dffre_i1[15]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n226___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[15]_output_0_0_to_lut_$abc$5285$new_new_n213___input_0_0  (
        .datain(\dffre_i1[15]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n213___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li54_li54_output_0_0_to_dffre_i1[16]_input_0_0  (
        .datain(\lut_$abc$3053$li54_li54_output_0_0 ),
        .dataout(\dffre_i1[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[16]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_0  (
        .datain(\dffre_i1[16]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[16]_output_0_0_to_lut_$abc$5285$new_new_n226___input_0_1  (
        .datain(\dffre_i1[16]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n226___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_i1[16]_output_0_0_to_lut_$abc$5285$new_new_n213___input_0_1  (
        .datain(\dffre_i1[16]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n213___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li55_li55_output_0_0_to_dffre_i1[17]_input_0_0  (
        .datain(\lut_$abc$3053$li55_li55_output_0_0 ),
        .dataout(\dffre_i1[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_3  (
        .datain(\dffre_i1[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[17]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_2  (
        .datain(\dffre_i1[17]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[17]_output_0_0_to_lut_$abc$5285$new_new_n213___input_0_4  (
        .datain(\dffre_i1[17]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n213___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li56_li56_output_0_0_to_dffre_i1[18]_input_0_0  (
        .datain(\lut_$abc$3053$li56_li56_output_0_0 ),
        .dataout(\dffre_i1[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[18]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_3  (
        .datain(\dffre_i1[18]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_i1[18]_output_0_0_to_lut_$abc$5285$new_new_n213___input_0_3  (
        .datain(\dffre_i1[18]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n213___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3053$li57_li57_output_0_0_to_dffre_i1[19]_input_0_0  (
        .datain(\lut_$abc$3053$li57_li57_output_0_0 ),
        .dataout(\dffre_i1[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_i1[19]_output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_2  (
        .datain(\dffre_i1[19]_output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_i1[19]_output_0_0_to_lut_$abc$5285$new_new_n233___input_0_3  (
        .datain(\dffre_i1[19]_output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n233___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n213___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_4  (
        .datain(\lut_$abc$5285$new_new_n213___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n213___output_0_0_to_lut_$abc$5285$new_new_n233___input_0_0  (
        .datain(\lut_$abc$5285$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n233___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n214___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n214___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n214___output_0_0_to_lut_$abc$5285$new_new_n233___input_0_4  (
        .datain(\lut_$abc$5285$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n233___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n214___output_0_0_to_lut_$abc$5285$new_new_n218___input_0_1  (
        .datain(\lut_$abc$5285$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n218___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n214___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n214___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n214___output_0_0_to_lut_$abc$5285$new_new_n228___input_0_1  (
        .datain(\lut_$abc$5285$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n228___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n214___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n214___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n215___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n215___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n215___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n215___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_3  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$abc$5285$new_new_n233___input_0_2  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n233___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$abc$5285$new_new_n218___input_0_0  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n218___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_5  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$abc$5285$new_new_n228___input_0_3  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n228___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n216___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n216___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n217___output_0_0_to_lut_$abc$5285$new_new_n233___input_0_1  (
        .datain(\lut_$abc$5285$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n233___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n217___output_0_0_to_lut_$abc$5285$new_new_n218___input_0_2  (
        .datain(\lut_$abc$5285$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$5285$new_new_n218___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n218___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n218___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n218___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n218___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n218___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n218___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n218___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n218___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n218___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_5  (
        .datain(\lut_$abc$5285$new_new_n218___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n226___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n226___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n226___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n226___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n228___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n228___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n228___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n228___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n228___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_4  (
        .datain(\lut_$abc$5285$new_new_n228___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n228___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n228___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_4  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_1  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_2  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_0  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$abc$3053$li37_li37_input_0_3  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$3053$li37_li37_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n233___output_0_0_to_lut_$abc$3053$li36_li36_input_0_3  (
        .datain(\lut_$abc$5285$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$3053$li36_li36_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n253___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_3  (
        .datain(\lut_$abc$5285$new_new_n253___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$5285$new_new_n253___output_0_0_to_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_5  (
        .datain(\lut_$abc$5285$new_new_n253___output_0_0 ),
        .dataout(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_output_0_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_0_0  (
        .datain(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_output_0_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_0_0_to_lut_$abc$3053$li24_li24_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_0_0 ),
        .dataout(\lut_$abc$3053$li24_li24_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_0_0_to_lut_$abc$3053$li27_li27_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_0_0 ),
        .dataout(\lut_$abc$3053$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_0_0_to_lut_$abc$3053$li30_li30_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_0_0 ),
        .dataout(\lut_$abc$3053$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_0_0_to_lut_$abc$3053$li33_li33_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_0_0 ),
        .dataout(\lut_$abc$3053$li33_li33_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0_to_lut_$abc$3053$li37_li37_input_0_4  (
        .datain(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0 ),
        .dataout(\lut_$abc$3053$li37_li37_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0_to_lut_$abc$3053$li36_li36_input_0_4  (
        .datain(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0 ),
        .dataout(\lut_$abc$3053$li36_li36_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_0_0_to_lut_$abc$3053$li35_li35_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_0_0 ),
        .dataout(\lut_$abc$3053$li35_li35_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_0_0_to_lut_$abc$3053$li32_li32_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_0_0 ),
        .dataout(\lut_$abc$3053$li32_li32_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_0_0_to_lut_$abc$3053$li29_li29_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_0_0 ),
        .dataout(\lut_$abc$3053$li29_li29_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_0_0_to_lut_$abc$3053$li26_li26_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_0_0 ),
        .dataout(\lut_$abc$3053$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_0_0_to_lut_$abc$3053$li23_li23_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_0_0 ),
        .dataout(\lut_$abc$3053$li23_li23_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_0_0_to_lut_$abc$3053$li20_li20_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_0_0 ),
        .dataout(\lut_$abc$3053$li20_li20_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_0_0_to_lut_$abc$3053$li21_li21_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_0_0 ),
        .dataout(\lut_$abc$3053$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_0_0_to_lut_$abc$3053$li22_li22_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_0_0 ),
        .dataout(\lut_$abc$3053$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_0_0_to_lut_$abc$3053$li25_li25_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_0_0 ),
        .dataout(\lut_$abc$3053$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_0_0_to_lut_$abc$3053$li28_li28_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_0_0 ),
        .dataout(\lut_$abc$3053$li28_li28_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_0_0_to_lut_$abc$3053$li31_li31_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_0_0 ),
        .dataout(\lut_$abc$3053$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_0_0_to_lut_$abc$3053$li34_li34_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_0_0 ),
        .dataout(\lut_$abc$3053$li34_li34_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_0_0_to_lut_$abc$3053$li19_li19_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_0_0 ),
        .dataout(\lut_$abc$3053$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_0_0_to_lut_$abc$3053$li18_li18_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_0_0 ),
        .dataout(\lut_$abc$3053$li18_li18_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_0_0_to_lut_$abc$3053$li17_li17_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_0_0 ),
        .dataout(\lut_$abc$3053$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_0_0_to_lut_$abc$3053$li16_li16_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_0_0 ),
        .dataout(\lut_$abc$3053$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_0_0_to_lut_$abc$3053$li15_li15_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_0_0 ),
        .dataout(\lut_$abc$3053$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_0_0_to_lut_$abc$3053$li14_li14_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_0_0 ),
        .dataout(\lut_$abc$3053$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_0_0_to_lut_$abc$3053$li13_li13_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_0_0 ),
        .dataout(\lut_$abc$3053$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_0_0_to_lut_$abc$3053$li12_li12_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_0_0 ),
        .dataout(\lut_$abc$3053$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_0_0_to_lut_$abc$3053$li11_li11_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_0_0 ),
        .dataout(\lut_$abc$3053$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_0_0_to_lut_$abc$3053$li10_li10_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_0_0 ),
        .dataout(\lut_$abc$3053$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_0_0_to_lut_$abc$3053$li09_li09_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_0_0 ),
        .dataout(\lut_$abc$3053$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_0_0_to_lut_$abc$3053$li08_li08_input_0_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_0_0 ),
        .dataout(\lut_$abc$3053$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_0_0_to_lut_$abc$3053$li07_li07_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_0_0 ),
        .dataout(\lut_$abc$3053$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_0_0_to_lut_$abc$3053$li06_li06_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_0_0 ),
        .dataout(\lut_$abc$3053$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_0_0_to_lut_$abc$3053$li05_li05_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_0_0 ),
        .dataout(\lut_$abc$3053$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_0_0_to_lut_$abc$3053$li04_li04_input_0_4  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_0_0 ),
        .dataout(\lut_$abc$3053$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_0_0_to_lut_$abc$3053$li03_li03_input_0_3  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_0_0 ),
        .dataout(\lut_$abc$3053$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_0_0_to_lut_$abc$3053$li02_li02_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_0_0 ),
        .dataout(\lut_$abc$3053$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_0_0_to_lut_$abc$3053$li01_li01_input_0_1  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_0_0 ),
        .dataout(\lut_$abc$3053$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_0_0_to_lut_$abc$3053$li00_li00_input_0_2  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_0_0 ),
        .dataout(\lut_$abc$3053$li00_li00_input_0_2 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_1_0_to_adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_1_0 ),
        .dataout(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_1_0_to_adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_2_0  (
        .datain(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_1_0 ),
        .dataout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_2_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10011001101010010110011001010110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110000000011111000011101111000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000100001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_2 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01100110100110010011011011001001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01100110010101101001100110101001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110111100011111000100001110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000001011010010100000100111100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[20]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[21]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[22]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[23]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[24]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[25]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[26]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[27]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[28]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[29]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[30]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]  (
        .cin(1'b0),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_output_1_0 ),
        .sumout()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[0]  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_2 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000001000101000100010000010001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10011001100111000110011001100011)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001100100100110110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110000000011110010110111010010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001001100110010110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[31]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[32]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[33]  (
        .in({
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[34]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_4 ,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[35]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]  (
        .cin(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_2_0 ),
        .g(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_1_0 ),
        .p(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_0_0 ),
        .cout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_1_0 ),
        .sumout(\adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_0_0 )
    );

    adder_carry #(
    ) \adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co  (
        .cin(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_2_0 ),
        .g(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_1_0 ),
        .p(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_0_0 ),
        .cout(),
        .sumout(\adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li34_li34  (
        .in({
            \lut_$abc$3053$li34_li34_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li34_li34_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li34_li34_output_0_0 )
    );

    dffre #(
    ) \dffre_P[34]  (
        .C(\dffre_P[34]_clock_0_0 ),
        .D(\dffre_P[34]_input_0_0 ),
        .E(\dffre_P[34]_input_2_0 ),
        .R(\dffre_P[34]_input_1_0 ),
        .Q(\dffre_P[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li35_li35  (
        .in({
            \lut_$abc$3053$li35_li35_input_0_4 ,
            \lut_$abc$3053$li35_li35_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li35_li35_output_0_0 )
    );

    dffre #(
    ) \dffre_P[35]  (
        .C(\dffre_P[35]_clock_0_0 ),
        .D(\dffre_P[35]_input_0_0 ),
        .E(\dffre_P[35]_input_2_0 ),
        .R(\dffre_P[35]_input_1_0 ),
        .Q(\dffre_P[35]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li32_li32  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li32_li32_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li32_li32_input_0_0 
         }),
        .out(\lut_$abc$3053$li32_li32_output_0_0 )
    );

    dffre #(
    ) \dffre_P[32]  (
        .C(\dffre_P[32]_clock_0_0 ),
        .D(\dffre_P[32]_input_0_0 ),
        .E(\dffre_P[32]_input_2_0 ),
        .R(\dffre_P[32]_input_1_0 ),
        .Q(\dffre_P[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li33_li33  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li33_li33_input_0_2 ,
            \lut_$abc$3053$li33_li33_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li33_li33_output_0_0 )
    );

    dffre #(
    ) \dffre_P[33]  (
        .C(\dffre_P[33]_clock_0_0 ),
        .D(\dffre_P[33]_input_0_0 ),
        .E(\dffre_P[33]_input_2_0 ),
        .R(\dffre_P[33]_input_1_0 ),
        .Q(\dffre_P[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010000001100000100100001010)
    ) \lut_$abc$3053$li37_li37  (
        .in({
            \lut_$abc$3053$li37_li37_input_0_4 ,
            \lut_$abc$3053$li37_li37_input_0_3 ,
            \lut_$abc$3053$li37_li37_input_0_2 ,
            \lut_$abc$3053$li37_li37_input_0_1 ,
            \lut_$abc$3053$li37_li37_input_0_0 
         }),
        .out(\lut_$abc$3053$li37_li37_output_0_0 )
    );

    dffre #(
    ) \dffre_P[37]  (
        .C(\dffre_P[37]_clock_0_0 ),
        .D(\dffre_P[37]_input_0_0 ),
        .E(\dffre_P[37]_input_2_0 ),
        .R(\dffre_P[37]_input_1_0 ),
        .Q(\dffre_P[37]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011111111000000001111111111111111100000001111111100000000)
    ) \lut_$abc$5285$new_new_n233__  (
        .in({
            \lut_$abc$5285$new_new_n233___input_0_5 ,
            \lut_$abc$5285$new_new_n233___input_0_4 ,
            \lut_$abc$5285$new_new_n233___input_0_3 ,
            \lut_$abc$5285$new_new_n233___input_0_2 ,
            \lut_$abc$5285$new_new_n233___input_0_1 ,
            \lut_$abc$5285$new_new_n233___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n233___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n216__  (
        .in({
            \lut_$abc$5285$new_new_n216___input_0_5 ,
            \lut_$abc$5285$new_new_n216___input_0_4 ,
            \lut_$abc$5285$new_new_n216___input_0_3 ,
            \lut_$abc$5285$new_new_n216___input_0_2 ,
            \lut_$abc$5285$new_new_n216___input_0_1 ,
            \lut_$abc$5285$new_new_n216___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n216___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li38_li38  (
        .in({
            \lut_$abc$3053$li38_li38_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li38_li38_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li38_li38_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[0]  (
        .C(\dffre_i1[0]_clock_0_0 ),
        .D(\dffre_i1[0]_input_0_0 ),
        .E(\dffre_i1[0]_input_2_0 ),
        .R(\dffre_i1[0]_input_1_0 ),
        .Q(\dffre_i1[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li39_li39  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li39_li39_input_0_2 ,
            \lut_$abc$3053$li39_li39_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li39_li39_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[1]  (
        .C(\dffre_i1[1]_clock_0_0 ),
        .D(\dffre_i1[1]_input_0_0 ),
        .E(\dffre_i1[1]_input_2_0 ),
        .R(\dffre_i1[1]_input_1_0 ),
        .Q(\dffre_i1[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n215__  (
        .in({
            \lut_$abc$5285$new_new_n215___input_0_4 ,
            \lut_$abc$5285$new_new_n215___input_0_3 ,
            \lut_$abc$5285$new_new_n215___input_0_2 ,
            1'b0,
            \lut_$abc$5285$new_new_n215___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n215___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li41_li41  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li41_li41_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li41_li41_input_0_0 
         }),
        .out(\lut_$abc$3053$li41_li41_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[3]  (
        .C(\dffre_i1[3]_clock_0_0 ),
        .D(\dffre_i1[3]_input_0_0 ),
        .E(\dffre_i1[3]_input_2_0 ),
        .R(\dffre_i1[3]_input_1_0 ),
        .Q(\dffre_i1[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li40_li40  (
        .in({
            \lut_$abc$3053$li40_li40_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li40_li40_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li40_li40_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[2]  (
        .C(\dffre_i1[2]_clock_0_0 ),
        .D(\dffre_i1[2]_input_0_0 ),
        .E(\dffre_i1[2]_input_2_0 ),
        .R(\dffre_i1[2]_input_1_0 ),
        .Q(\dffre_i1[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110000110011110011010011001000110011110011000011001011001101)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_5 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li03_li03  (
        .in({
            1'b0,
            \lut_$abc$3053$li03_li03_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$3053$li03_li03_output_0_0 )
    );

    dffre #(
    ) \dffre_P[3]  (
        .C(\dffre_P[3]_clock_0_0 ),
        .D(\dffre_P[3]_input_0_0 ),
        .E(\dffre_P[3]_input_2_0 ),
        .R(\dffre_P[3]_input_1_0 ),
        .Q(\dffre_P[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li42_li42  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li42_li42_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li42_li42_input_0_0 
         }),
        .out(\lut_$abc$3053$li42_li42_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[4]  (
        .C(\dffre_i1[4]_clock_0_0 ),
        .D(\dffre_i1[4]_input_0_0 ),
        .E(\dffre_i1[4]_input_2_0 ),
        .R(\dffre_i1[4]_input_1_0 ),
        .Q(\dffre_i1[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000010000000100000010)
    ) \lut_$abc$3053$li36_li36  (
        .in({
            \lut_$abc$3053$li36_li36_input_0_4 ,
            \lut_$abc$3053$li36_li36_input_0_3 ,
            1'b0,
            \lut_$abc$3053$li36_li36_input_0_1 ,
            \lut_$abc$3053$li36_li36_input_0_0 
         }),
        .out(\lut_$abc$3053$li36_li36_output_0_0 )
    );

    dffre #(
    ) \dffre_P[36]  (
        .C(\dffre_P[36]_clock_0_0 ),
        .D(\dffre_P[36]_input_0_0 ),
        .E(\dffre_P[36]_input_2_0 ),
        .R(\dffre_P[36]_input_1_0 ),
        .Q(\dffre_P[36]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li31_li31  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li31_li31_input_0_2 ,
            \lut_$abc$3053$li31_li31_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li31_li31_output_0_0 )
    );

    dffre #(
    ) \dffre_P[31]  (
        .C(\dffre_P[31]_clock_0_0 ),
        .D(\dffre_P[31]_input_0_0 ),
        .E(\dffre_P[31]_input_2_0 ),
        .R(\dffre_P[31]_input_1_0 ),
        .Q(\dffre_P[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001111111101111111)
    ) \lut_$abc$5285$new_new_n218__  (
        .in({
            \lut_$abc$5285$new_new_n218___input_0_4 ,
            \lut_$abc$5285$new_new_n218___input_0_3 ,
            \lut_$abc$5285$new_new_n218___input_0_2 ,
            \lut_$abc$5285$new_new_n218___input_0_1 ,
            \lut_$abc$5285$new_new_n218___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n218___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n214__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$5285$new_new_n214___input_0_2 ,
            \lut_$abc$5285$new_new_n214___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$5285$new_new_n214___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li44_li44  (
        .in({
            \lut_$abc$3053$li44_li44_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li44_li44_input_0_0 
         }),
        .out(\lut_$abc$3053$li44_li44_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[6]  (
        .C(\dffre_i1[6]_clock_0_0 ),
        .D(\dffre_i1[6]_input_0_0 ),
        .E(\dffre_i1[6]_input_2_0 ),
        .R(\dffre_i1[6]_input_1_0 ),
        .Q(\dffre_i1[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li45_li45  (
        .in({
            \lut_$abc$3053$li45_li45_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li45_li45_input_0_0 
         }),
        .out(\lut_$abc$3053$li45_li45_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[7]  (
        .C(\dffre_i1[7]_clock_0_0 ),
        .D(\dffre_i1[7]_input_0_0 ),
        .E(\dffre_i1[7]_input_2_0 ),
        .R(\dffre_i1[7]_input_1_0 ),
        .Q(\dffre_i1[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li46_li46  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li46_li46_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li46_li46_input_0_0 
         }),
        .out(\lut_$abc$3053$li46_li46_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[8]  (
        .C(\dffre_i1[8]_clock_0_0 ),
        .D(\dffre_i1[8]_input_0_0 ),
        .E(\dffre_i1[8]_input_2_0 ),
        .R(\dffre_i1[8]_input_1_0 ),
        .Q(\dffre_i1[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010111001010001010100011010111010101010010101010101010110101010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_5 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010101010101010101000101010101)
    ) \lut_$abc$5285$new_new_n228__  (
        .in({
            \lut_$abc$5285$new_new_n228___input_0_4 ,
            \lut_$abc$5285$new_new_n228___input_0_3 ,
            \lut_$abc$5285$new_new_n228___input_0_2 ,
            \lut_$abc$5285$new_new_n228___input_0_1 ,
            \lut_$abc$5285$new_new_n228___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n228___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li47_li47  (
        .in({
            \lut_$abc$3053$li47_li47_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li47_li47_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li47_li47_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[9]  (
        .C(\dffre_i1[9]_clock_0_0 ),
        .D(\dffre_i1[9]_input_0_0 ),
        .E(\dffre_i1[9]_input_2_0 ),
        .R(\dffre_i1[9]_input_1_0 ),
        .Q(\dffre_i1[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li09_li09  (
        .in({
            \lut_$abc$3053$li09_li09_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li09_li09_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li09_li09_output_0_0 )
    );

    dffre #(
    ) \dffre_P[9]  (
        .C(\dffre_P[9]_clock_0_0 ),
        .D(\dffre_P[9]_input_0_0 ),
        .E(\dffre_P[9]_input_2_0 ),
        .R(\dffre_P[9]_input_1_0 ),
        .Q(\dffre_P[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101010110101010101010100101010101010101101010100101011010101001)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_5 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li30_li30  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li30_li30_input_0_2 ,
            \lut_$abc$3053$li30_li30_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li30_li30_output_0_0 )
    );

    dffre #(
    ) \dffre_P[30]  (
        .C(\dffre_P[30]_clock_0_0 ),
        .D(\dffre_P[30]_input_0_0 ),
        .E(\dffre_P[30]_input_2_0 ),
        .R(\dffre_P[30]_input_1_0 ),
        .Q(\dffre_P[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li28_li28  (
        .in({
            \lut_$abc$3053$li28_li28_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li28_li28_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li28_li28_output_0_0 )
    );

    dffre #(
    ) \dffre_P[28]  (
        .C(\dffre_P[28]_clock_0_0 ),
        .D(\dffre_P[28]_input_0_0 ),
        .E(\dffre_P[28]_input_2_0 ),
        .R(\dffre_P[28]_input_1_0 ),
        .Q(\dffre_P[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li25_li25  (
        .in({
            1'b0,
            \lut_$abc$3053$li25_li25_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li25_li25_input_0_0 
         }),
        .out(\lut_$abc$3053$li25_li25_output_0_0 )
    );

    dffre #(
    ) \dffre_P[25]  (
        .C(\dffre_P[25]_clock_0_0 ),
        .D(\dffre_P[25]_input_0_0 ),
        .E(\dffre_P[25]_input_2_0 ),
        .R(\dffre_P[25]_input_1_0 ),
        .Q(\dffre_P[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li23_li23  (
        .in({
            \lut_$abc$3053$li23_li23_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$3053$li23_li23_output_0_0 )
    );

    dffre #(
    ) \dffre_P[23]  (
        .C(\dffre_P[23]_clock_0_0 ),
        .D(\dffre_P[23]_input_0_0 ),
        .E(\dffre_P[23]_input_2_0 ),
        .R(\dffre_P[23]_input_1_0 ),
        .Q(\dffre_P[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li26_li26  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li26_li26_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li26_li26_input_0_0 
         }),
        .out(\lut_$abc$3053$li26_li26_output_0_0 )
    );

    dffre #(
    ) \dffre_P[26]  (
        .C(\dffre_P[26]_clock_0_0 ),
        .D(\dffre_P[26]_input_0_0 ),
        .E(\dffre_P[26]_input_2_0 ),
        .R(\dffre_P[26]_input_1_0 ),
        .Q(\dffre_P[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li29_li29  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li29_li29_input_0_1 ,
            \lut_$abc$3053$li29_li29_input_0_0 
         }),
        .out(\lut_$abc$3053$li29_li29_output_0_0 )
    );

    dffre #(
    ) \dffre_P[29]  (
        .C(\dffre_P[29]_clock_0_0 ),
        .D(\dffre_P[29]_input_0_0 ),
        .E(\dffre_P[29]_input_2_0 ),
        .R(\dffre_P[29]_input_1_0 ),
        .Q(\dffre_P[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li27_li27  (
        .in({
            1'b0,
            \lut_$abc$3053$li27_li27_input_0_3 ,
            1'b0,
            \lut_$abc$3053$li27_li27_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li27_li27_output_0_0 )
    );

    dffre #(
    ) \dffre_P[27]  (
        .C(\dffre_P[27]_clock_0_0 ),
        .D(\dffre_P[27]_input_0_0 ),
        .E(\dffre_P[27]_input_2_0 ),
        .R(\dffre_P[27]_input_1_0 ),
        .Q(\dffre_P[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li24_li24  (
        .in({
            \lut_$abc$3053$li24_li24_input_0_4 ,
            \lut_$abc$3053$li24_li24_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li24_li24_output_0_0 )
    );

    dffre #(
    ) \dffre_P[24]  (
        .C(\dffre_P[24]_clock_0_0 ),
        .D(\dffre_P[24]_input_0_0 ),
        .E(\dffre_P[24]_input_2_0 ),
        .R(\dffre_P[24]_input_1_0 ),
        .Q(\dffre_P[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n253__  (
        .in({
            \lut_$abc$5285$new_new_n253___input_0_4 ,
            \lut_$abc$5285$new_new_n253___input_0_3 ,
            \lut_$abc$5285$new_new_n253___input_0_2 ,
            \lut_$abc$5285$new_new_n253___input_0_1 ,
            \lut_$abc$5285$new_new_n253___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n253___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li48_li48  (
        .in({
            \lut_$abc$3053$li48_li48_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li48_li48_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li48_li48_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[10]  (
        .C(\dffre_i1[10]_clock_0_0 ),
        .D(\dffre_i1[10]_input_0_0 ),
        .E(\dffre_i1[10]_input_2_0 ),
        .R(\dffre_i1[10]_input_1_0 ),
        .Q(\dffre_i1[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li49_li49  (
        .in({
            \lut_$abc$3053$li49_li49_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li49_li49_input_0_0 
         }),
        .out(\lut_$abc$3053$li49_li49_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[11]  (
        .C(\dffre_i1[11]_clock_0_0 ),
        .D(\dffre_i1[11]_input_0_0 ),
        .E(\dffre_i1[11]_input_2_0 ),
        .R(\dffre_i1[11]_input_1_0 ),
        .Q(\dffre_i1[11]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010101010101010100101010101010101010101010101010110101010101010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_5 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li13_li13  (
        .in({
            \lut_$abc$3053$li13_li13_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$3053$li13_li13_output_0_0 )
    );

    dffre #(
    ) \dffre_P[13]  (
        .C(\dffre_P[13]_clock_0_0 ),
        .D(\dffre_P[13]_input_0_0 ),
        .E(\dffre_P[13]_input_2_0 ),
        .R(\dffre_P[13]_input_1_0 ),
        .Q(\dffre_P[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li50_li50  (
        .in({
            1'b0,
            \lut_$abc$3053$li50_li50_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li50_li50_input_0_0 
         }),
        .out(\lut_$abc$3053$li50_li50_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[12]  (
        .C(\dffre_i1[12]_clock_0_0 ),
        .D(\dffre_i1[12]_input_0_0 ),
        .E(\dffre_i1[12]_input_2_0 ),
        .R(\dffre_i1[12]_input_1_0 ),
        .Q(\dffre_i1[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li22_li22  (
        .in({
            \lut_$abc$3053$li22_li22_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li22_li22_input_0_0 
         }),
        .out(\lut_$abc$3053$li22_li22_output_0_0 )
    );

    dffre #(
    ) \dffre_P[22]  (
        .C(\dffre_P[22]_clock_0_0 ),
        .D(\dffre_P[22]_input_0_0 ),
        .E(\dffre_P[22]_input_2_0 ),
        .R(\dffre_P[22]_input_1_0 ),
        .Q(\dffre_P[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n226__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$5285$new_new_n226___input_0_2 ,
            \lut_$abc$5285$new_new_n226___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$5285$new_new_n226___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001111001100001100111100110011001100001100110011100111000110)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_5 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li53_li53  (
        .in({
            1'b0,
            \lut_$abc$3053$li53_li53_input_0_3 ,
            \lut_$abc$3053$li53_li53_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li53_li53_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[15]  (
        .C(\dffre_i1[15]_clock_0_0 ),
        .D(\dffre_i1[15]_input_0_0 ),
        .E(\dffre_i1[15]_input_2_0 ),
        .R(\dffre_i1[15]_input_1_0 ),
        .Q(\dffre_i1[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li54_li54  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li54_li54_input_0_2 ,
            \lut_$abc$3053$li54_li54_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li54_li54_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[16]  (
        .C(\dffre_i1[16]_clock_0_0 ),
        .D(\dffre_i1[16]_input_0_0 ),
        .E(\dffre_i1[16]_input_2_0 ),
        .R(\dffre_i1[16]_input_1_0 ),
        .Q(\dffre_i1[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li55_li55  (
        .in({
            \lut_$abc$3053$li55_li55_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li55_li55_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li55_li55_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[17]  (
        .C(\dffre_i1[17]_clock_0_0 ),
        .D(\dffre_i1[17]_input_0_0 ),
        .E(\dffre_i1[17]_input_2_0 ),
        .R(\dffre_i1[17]_input_1_0 ),
        .Q(\dffre_i1[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li51_li51  (
        .in({
            \lut_$abc$3053$li51_li51_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li51_li51_input_0_0 
         }),
        .out(\lut_$abc$3053$li51_li51_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[13]  (
        .C(\dffre_i1[13]_clock_0_0 ),
        .D(\dffre_i1[13]_input_0_0 ),
        .E(\dffre_i1[13]_input_2_0 ),
        .R(\dffre_i1[13]_input_1_0 ),
        .Q(\dffre_i1[13]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010001101010100010101000010001100100010010101010101010100100010)
    ) \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]  (
        .in({
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_5 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_4 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_3 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_2 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_1 ,
            \lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_0 
         }),
        .out(\lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n213__  (
        .in({
            \lut_$abc$5285$new_new_n213___input_0_4 ,
            \lut_$abc$5285$new_new_n213___input_0_3 ,
            \lut_$abc$5285$new_new_n213___input_0_2 ,
            \lut_$abc$5285$new_new_n213___input_0_1 ,
            \lut_$abc$5285$new_new_n213___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n213___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li52_li52  (
        .in({
            \lut_$abc$3053$li52_li52_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li52_li52_input_0_0 
         }),
        .out(\lut_$abc$3053$li52_li52_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[14]  (
        .C(\dffre_i1[14]_clock_0_0 ),
        .D(\dffre_i1[14]_input_0_0 ),
        .E(\dffre_i1[14]_input_2_0 ),
        .R(\dffre_i1[14]_input_1_0 ),
        .Q(\dffre_i1[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li14_li14  (
        .in({
            \lut_$abc$3053$li14_li14_input_0_4 ,
            \lut_$abc$3053$li14_li14_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li14_li14_output_0_0 )
    );

    dffre #(
    ) \dffre_P[14]  (
        .C(\dffre_P[14]_clock_0_0 ),
        .D(\dffre_P[14]_input_0_0 ),
        .E(\dffre_P[14]_input_2_0 ),
        .R(\dffre_P[14]_input_1_0 ),
        .Q(\dffre_P[14]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000001)
    ) \lut_$abc$5285$new_new_n217__  (
        .in({
            \lut_$abc$5285$new_new_n217___input_0_5 ,
            \lut_$abc$5285$new_new_n217___input_0_4 ,
            \lut_$abc$5285$new_new_n217___input_0_3 ,
            \lut_$abc$5285$new_new_n217___input_0_2 ,
            \lut_$abc$5285$new_new_n217___input_0_1 ,
            \lut_$abc$5285$new_new_n217___input_0_0 
         }),
        .out(\lut_$abc$5285$new_new_n217___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li21_li21  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li21_li21_input_0_2 ,
            \lut_$abc$3053$li21_li21_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li21_li21_output_0_0 )
    );

    dffre #(
    ) \dffre_P[21]  (
        .C(\dffre_P[21]_clock_0_0 ),
        .D(\dffre_P[21]_input_0_0 ),
        .E(\dffre_P[21]_input_2_0 ),
        .R(\dffre_P[21]_input_1_0 ),
        .Q(\dffre_P[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li15_li15  (
        .in({
            \lut_$abc$3053$li15_li15_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li15_li15_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li15_li15_output_0_0 )
    );

    dffre #(
    ) \dffre_P[15]  (
        .C(\dffre_P[15]_clock_0_0 ),
        .D(\dffre_P[15]_input_0_0 ),
        .E(\dffre_P[15]_input_2_0 ),
        .R(\dffre_P[15]_input_1_0 ),
        .Q(\dffre_P[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li16_li16  (
        .in({
            1'b0,
            \lut_$abc$3053$li16_li16_input_0_3 ,
            \lut_$abc$3053$li16_li16_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li16_li16_output_0_0 )
    );

    dffre #(
    ) \dffre_P[16]  (
        .C(\dffre_P[16]_clock_0_0 ),
        .D(\dffre_P[16]_input_0_0 ),
        .E(\dffre_P[16]_input_2_0 ),
        .R(\dffre_P[16]_input_1_0 ),
        .Q(\dffre_P[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li17_li17  (
        .in({
            \lut_$abc$3053$li17_li17_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li17_li17_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li17_li17_output_0_0 )
    );

    dffre #(
    ) \dffre_P[17]  (
        .C(\dffre_P[17]_clock_0_0 ),
        .D(\dffre_P[17]_input_0_0 ),
        .E(\dffre_P[17]_input_2_0 ),
        .R(\dffre_P[17]_input_1_0 ),
        .Q(\dffre_P[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li18_li18  (
        .in({
            1'b0,
            \lut_$abc$3053$li18_li18_input_0_3 ,
            \lut_$abc$3053$li18_li18_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li18_li18_output_0_0 )
    );

    dffre #(
    ) \dffre_P[18]  (
        .C(\dffre_P[18]_clock_0_0 ),
        .D(\dffre_P[18]_input_0_0 ),
        .E(\dffre_P[18]_input_2_0 ),
        .R(\dffre_P[18]_input_1_0 ),
        .Q(\dffre_P[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li19_li19  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li19_li19_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$3053$li19_li19_output_0_0 )
    );

    dffre #(
    ) \dffre_P[19]  (
        .C(\dffre_P[19]_clock_0_0 ),
        .D(\dffre_P[19]_input_0_0 ),
        .E(\dffre_P[19]_input_2_0 ),
        .R(\dffre_P[19]_input_1_0 ),
        .Q(\dffre_P[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li20_li20  (
        .in({
            \lut_$abc$3053$li20_li20_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li20_li20_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li20_li20_output_0_0 )
    );

    dffre #(
    ) \dffre_P[20]  (
        .C(\dffre_P[20]_clock_0_0 ),
        .D(\dffre_P[20]_input_0_0 ),
        .E(\dffre_P[20]_input_2_0 ),
        .R(\dffre_P[20]_input_1_0 ),
        .Q(\dffre_P[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li57_li57  (
        .in({
            \lut_$abc$3053$li57_li57_input_0_4 ,
            \lut_$abc$3053$li57_li57_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li57_li57_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[19]  (
        .C(\dffre_i1[19]_clock_0_0 ),
        .D(\dffre_i1[19]_input_0_0 ),
        .E(\dffre_i1[19]_input_2_0 ),
        .R(\dffre_i1[19]_input_1_0 ),
        .Q(\dffre_i1[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li00_li00  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li00_li00_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li00_li00_input_0_0 
         }),
        .out(\lut_$abc$3053$li00_li00_output_0_0 )
    );

    dffre #(
    ) \dffre_P[0]  (
        .C(\dffre_P[0]_clock_0_0 ),
        .D(\dffre_P[0]_input_0_0 ),
        .E(\dffre_P[0]_input_2_0 ),
        .R(\dffre_P[0]_input_1_0 ),
        .Q(\dffre_P[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li01_li01  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li01_li01_input_0_1 ,
            \lut_$abc$3053$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$3053$li01_li01_output_0_0 )
    );

    dffre #(
    ) \dffre_P[1]  (
        .C(\dffre_P[1]_clock_0_0 ),
        .D(\dffre_P[1]_input_0_0 ),
        .E(\dffre_P[1]_input_2_0 ),
        .R(\dffre_P[1]_input_1_0 ),
        .Q(\dffre_P[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li43_li43  (
        .in({
            \lut_$abc$3053$li43_li43_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li43_li43_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li43_li43_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[5]  (
        .C(\dffre_i1[5]_clock_0_0 ),
        .D(\dffre_i1[5]_input_0_0 ),
        .E(\dffre_i1[5]_input_2_0 ),
        .R(\dffre_i1[5]_input_1_0 ),
        .Q(\dffre_i1[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li56_li56  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li56_li56_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li56_li56_input_0_0 
         }),
        .out(\lut_$abc$3053$li56_li56_output_0_0 )
    );

    dffre #(
    ) \dffre_i1[18]  (
        .C(\dffre_i1[18]_clock_0_0 ),
        .D(\dffre_i1[18]_input_0_0 ),
        .E(\dffre_i1[18]_input_2_0 ),
        .R(\dffre_i1[18]_input_1_0 ),
        .Q(\dffre_i1[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$3053$li02_li02  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3053$li02_li02_input_0_2 ,
            1'b0,
            \lut_$abc$3053$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$3053$li02_li02_output_0_0 )
    );

    dffre #(
    ) \dffre_P[2]  (
        .C(\dffre_P[2]_clock_0_0 ),
        .D(\dffre_P[2]_input_0_0 ),
        .E(\dffre_P[2]_input_2_0 ),
        .R(\dffre_P[2]_input_1_0 ),
        .Q(\dffre_P[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li04_li04  (
        .in({
            \lut_$abc$3053$li04_li04_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$3053$li04_li04_output_0_0 )
    );

    dffre #(
    ) \dffre_P[4]  (
        .C(\dffre_P[4]_clock_0_0 ),
        .D(\dffre_P[4]_input_0_0 ),
        .E(\dffre_P[4]_input_2_0 ),
        .R(\dffre_P[4]_input_1_0 ),
        .Q(\dffre_P[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$3053$li06_li06  (
        .in({
            1'b0,
            \lut_$abc$3053$li06_li06_input_0_3 ,
            \lut_$abc$3053$li06_li06_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li06_li06_output_0_0 )
    );

    dffre #(
    ) \dffre_P[6]  (
        .C(\dffre_P[6]_clock_0_0 ),
        .D(\dffre_P[6]_input_0_0 ),
        .E(\dffre_P[6]_input_2_0 ),
        .R(\dffre_P[6]_input_1_0 ),
        .Q(\dffre_P[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li05_li05  (
        .in({
            \lut_$abc$3053$li05_li05_input_0_4 ,
            1'b0,
            \lut_$abc$3053$li05_li05_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3053$li05_li05_output_0_0 )
    );

    dffre #(
    ) \dffre_P[5]  (
        .C(\dffre_P[5]_clock_0_0 ),
        .D(\dffre_P[5]_input_0_0 ),
        .E(\dffre_P[5]_input_2_0 ),
        .R(\dffre_P[5]_input_1_0 ),
        .Q(\dffre_P[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$3053$li12_li12  (
        .in({
            \lut_$abc$3053$li12_li12_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$3053$li12_li12_output_0_0 )
    );

    dffre #(
    ) \dffre_P[12]  (
        .C(\dffre_P[12]_clock_0_0 ),
        .D(\dffre_P[12]_input_0_0 ),
        .E(\dffre_P[12]_input_2_0 ),
        .R(\dffre_P[12]_input_1_0 ),
        .Q(\dffre_P[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li07_li07  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li07_li07_input_0_1 ,
            \lut_$abc$3053$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$3053$li07_li07_output_0_0 )
    );

    dffre #(
    ) \dffre_P[7]  (
        .C(\dffre_P[7]_clock_0_0 ),
        .D(\dffre_P[7]_input_0_0 ),
        .E(\dffre_P[7]_input_2_0 ),
        .R(\dffre_P[7]_input_1_0 ),
        .Q(\dffre_P[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li08_li08  (
        .in({
            \lut_$abc$3053$li08_li08_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$3053$li08_li08_output_0_0 )
    );

    dffre #(
    ) \dffre_P[8]  (
        .C(\dffre_P[8]_clock_0_0 ),
        .D(\dffre_P[8]_input_0_0 ),
        .E(\dffre_P[8]_input_2_0 ),
        .R(\dffre_P[8]_input_1_0 ),
        .Q(\dffre_P[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$3053$li10_li10  (
        .in({
            \lut_$abc$3053$li10_li10_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$3053$li10_li10_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3053$li10_li10_output_0_0 )
    );

    dffre #(
    ) \dffre_P[10]  (
        .C(\dffre_P[10]_clock_0_0 ),
        .D(\dffre_P[10]_input_0_0 ),
        .E(\dffre_P[10]_input_2_0 ),
        .R(\dffre_P[10]_input_1_0 ),
        .Q(\dffre_P[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$3053$li11_li11  (
        .in({
            \lut_$abc$3053$li11_li11_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$3053$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$3053$li11_li11_output_0_0 )
    );

    dffre #(
    ) \dffre_P[11]  (
        .C(\dffre_P[11]_clock_0_0 ),
        .D(\dffre_P[11]_input_0_0 ),
        .E(\dffre_P[11]_input_2_0 ),
        .R(\dffre_P[11]_input_1_0 ),
        .Q(\dffre_P[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );


endmodule
