# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab3_TestBench_time_impl.v" \
"../../../../../lab3_example.srcs/sim_1/imports/lab3/lab3_TestBench.v" \

# Do not sort compile order
nosort
