/* $Id: $
 * 
 * $Copyright: Copyright 2016 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 * 
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 * search for 'sw_state_cbs_t' for the root of the struct
 */

#ifndef _SHR_SW_STATE_DPP_BCM_ALLOC_MNGR_ACCESS_H_
#define _SHR_SW_STATE_DPP_BCM_ALLOC_MNGR_ACCESS_H_

/********************************* access calbacks definitions *************************************/
/* this set of callbacks, are the callbacks used in the access calbacks struct 'sw_state_cbs_t' to */
/* access the data in 'sw_state_t'.                                                                */
/* the calbacks are inserted into the access struct by 'sw_state_access_cb_init'.                  */
/***************************************************************************************************/

/* implemented by: sw_state_dpp_bcm_alloc_mngr_alloc */
typedef int (*sw_state_dpp_bcm_alloc_mngr_alloc_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_is_allocated */
typedef int (*sw_state_dpp_bcm_alloc_mngr_is_allocated_cb)(
    int _unit, uint8 *is_allocated);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_free */
typedef int (*sw_state_dpp_bcm_alloc_mngr_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_set_cb)(
    int _unit, int fec_bank_groups_idx_0, uint8 fec_bank_groups);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_get_cb)(
    int _unit, int fec_bank_groups_idx_0, uint8 *fec_bank_groups);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_verify_cb)(
    int _unit, int fec_bank_groups_idx_0);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_set_cb)(
    int _unit, int resource_to_pool_map_idx_0, int resource_to_pool_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_get_cb)(
    int _unit, int resource_to_pool_map_idx_0, int *resource_to_pool_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_alloc */
typedef int (*sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_alloc_cb)(
    int _unit, int nof_instances_to_alloc);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_is_allocated */
typedef int (*sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_is_allocated_cb)(
    int _unit, uint8 *is_allocated);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_free */
typedef int (*sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_verify_cb)(
    int _unit, int resource_to_pool_map_idx_0);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_set_cb)(
    int _unit, int template_to_pool_map_idx_0, int template_to_pool_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_get_cb)(
    int _unit, int template_to_pool_map_idx_0, int *template_to_pool_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_alloc */
typedef int (*sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_alloc_cb)(
    int _unit, int nof_instances_to_alloc);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_is_allocated */
typedef int (*sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_is_allocated_cb)(
    int _unit, uint8 *is_allocated);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_free */
typedef int (*sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_verify_cb)(
    int _unit, int template_to_pool_map_idx_0);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_alloc_bitmap */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_alloc_bitmap_cb)(
    int _unit, int _nof_bits_to_alloc);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_free */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_set_cb)(
    int _unit, int _bit_num);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_clear */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_clear_cb)(
    int _unit, int _bit_num);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_get_cb)(
    int _unit, int _bit_num, uint8* result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_read */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_read_cb)(
    int _unit, int sw_state_bmp_first, int result_first, int _range, SHR_BITDCL *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_write */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_write_cb)(
    int _unit, int sw_state_bmp_first, int input_bmp_first, int _range, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_and */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_and_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_or */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_or_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_xor */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_xor_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_remove */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_remove_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_negate */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_negate_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_clear */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_clear_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_set_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_null */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_null_cb)(
    int _unit, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_test */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_test_cb)(
    int _unit, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_eq */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_eq_cb)(
    int _unit, SHR_BITDCL *input_bmp, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_count */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_count_cb)(
    int _unit, int _first, int _range, int *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_set_cb)(
    int _unit, uint8 egress_encap_count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_get_cb)(
    int _unit, uint8 *egress_encap_count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_init_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_init_set_cb)(
    int _unit, uint8 init);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_init_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_init_get_cb)(
    int _unit, uint8 *init);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egress_encap_init_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egress_encap_init_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_alloc_bitmap */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_alloc_bitmap_cb)(
    int _unit, int _nof_bits_to_alloc);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_free */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_set_cb)(
    int _unit, int _bit_num);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_clear */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_clear_cb)(
    int _unit, int _bit_num);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_get_cb)(
    int _unit, int _bit_num, uint8* result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_read */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_read_cb)(
    int _unit, int sw_state_bmp_first, int result_first, int _range, SHR_BITDCL *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_write */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_write_cb)(
    int _unit, int sw_state_bmp_first, int input_bmp_first, int _range, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_and */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_and_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_or */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_or_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_xor */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_xor_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_remove */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_remove_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_negate */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_negate_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_clear */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_clear_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_set_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_null */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_null_cb)(
    int _unit, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_test */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_test_cb)(
    int _unit, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_eq */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_eq_cb)(
    int _unit, SHR_BITDCL *input_bmp, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_count */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_count_cb)(
    int _unit, int _first, int _range, int *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_set_cb)(
    int _unit, uint8 ingress_lif_count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_get_cb)(
    int _unit, uint8 *ingress_lif_count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_set_cb)(
    int _unit, uint8 init);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_get_cb)(
    int _unit, uint8 *init);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_alloc_bitmap */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_alloc_bitmap_cb)(
    int _unit, int _nof_bits_to_alloc);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_free */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_free_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_set_cb)(
    int _unit, int _bit_num);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_clear */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_clear_cb)(
    int _unit, int _bit_num);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_get_cb)(
    int _unit, int _bit_num, uint8* result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_read */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_read_cb)(
    int _unit, int sw_state_bmp_first, int result_first, int _range, SHR_BITDCL *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_write */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_write_cb)(
    int _unit, int sw_state_bmp_first, int input_bmp_first, int _range, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_and */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_and_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_or */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_or_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_xor */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_xor_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_remove */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_remove_cb)(
    int _unit, int _first, int _count, SHR_BITDCL *input_bmp);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_negate */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_negate_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_clear */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_clear_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_set_cb)(
    int _unit, int _first, int _count);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_null */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_null_cb)(
    int _unit, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_test */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_test_cb)(
    int _unit, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_eq */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_eq_cb)(
    int _unit, SHR_BITDCL *input_bmp, int _first, int _count, uint8 *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_count */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_count_cb)(
    int _unit, int _first, int _range, int *result);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_init_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_init_set_cb)(
    int _unit, uint8 init);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_init_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_init_get_cb)(
    int _unit, uint8 *init);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_sync_lif_init_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_sync_lif_init_verify_cb)(
    int _unit);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_set_cb)(
    int _unit, int egr_thresh_map_idx_0, int egr_thresh_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_get_cb)(
    int _unit, int egr_thresh_map_idx_0, int *egr_thresh_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_verify_cb)(
    int _unit, int egr_thresh_map_idx_0);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_set_cb)(
    int _unit, int egr_interface_unicast_thresh_map_idx_0, int egr_interface_unicast_thresh_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_get_cb)(
    int _unit, int egr_interface_unicast_thresh_map_idx_0, int *egr_interface_unicast_thresh_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_verify_cb)(
    int _unit, int egr_interface_unicast_thresh_map_idx_0);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_set */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_set_cb)(
    int _unit, int egr_interface_multicast_thresh_map_idx_0, int egr_interface_multicast_thresh_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_get */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_get_cb)(
    int _unit, int egr_interface_multicast_thresh_map_idx_0, int *egr_interface_multicast_thresh_map);

/* implemented by: sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_verify */
typedef int (*sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_verify_cb)(
    int _unit, int egr_interface_multicast_thresh_map_idx_0);

/*********************************** access calbacks struct ****************************************/
/* this set of structs, rooted at 'sw_state_cbs_t' define the access layer for the entire SW state.*/
/* use this tree to alloc/free/set/get fields in the sw state rooted at 'sw_state_t'.              */
/* NOTE: 'sw_state_t' data should not be accessed directly.                                        */
/***************************************************************************************************/

typedef struct sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_alloc_cb alloc;
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_is_allocated_cb is_allocated;
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_free_cb free;
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_alloc_cb alloc;
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_is_allocated_cb is_allocated;
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_free_cb free;
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_alloc_bitmap_cb alloc_bitmap;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_free_cb free;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_set_cb bit_set;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_clear_cb bit_clear;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_get_cb bit_get;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_read_cb bit_range_read;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_write_cb bit_range_write;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_and_cb bit_range_and;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_or_cb bit_range_or;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_xor_cb bit_range_xor;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_remove_cb bit_range_remove;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_negate_cb bit_range_negate;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_clear_cb bit_range_clear;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_set_cb bit_range_set;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_null_cb bit_range_null;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_test_cb bit_range_test;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_eq_cb bit_range_eq;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_bit_range_count_cb bit_range_count;
} sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egress_encap_init_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egress_encap_init_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_init_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_init_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_egress_encap_init_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egress_encap_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egress_encap_verify_cb verify;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_banks_cbs_t egress_encap_banks;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_egress_encap_count_cbs_t egress_encap_count;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_init_cbs_t init;
} sw_state_dpp_bcm_alloc_mngr_egress_encap_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_alloc_bitmap_cb alloc_bitmap;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_free_cb free;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_set_cb bit_set;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_clear_cb bit_clear;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_get_cb bit_get;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_read_cb bit_range_read;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_write_cb bit_range_write;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_and_cb bit_range_and;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_or_cb bit_range_or;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_xor_cb bit_range_xor;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_remove_cb bit_range_remove;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_negate_cb bit_range_negate;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_clear_cb bit_range_clear;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_set_cb bit_range_set;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_null_cb bit_range_null;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_test_cb bit_range_test;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_eq_cb bit_range_eq;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_bit_range_count_cb bit_range_count;
} sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_ingress_lif_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_verify_cb verify;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_banks_cbs_t ingress_lif_banks;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_ingress_lif_count_cbs_t ingress_lif_count;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_init_cbs_t init;
} sw_state_dpp_bcm_alloc_mngr_ingress_lif_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_alloc_bitmap_cb alloc_bitmap;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_free_cb free;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_set_cb bit_set;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_clear_cb bit_clear;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_get_cb bit_get;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_read_cb bit_range_read;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_write_cb bit_range_write;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_and_cb bit_range_and;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_or_cb bit_range_or;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_xor_cb bit_range_xor;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_remove_cb bit_range_remove;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_negate_cb bit_range_negate;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_clear_cb bit_range_clear;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_set_cb bit_range_set;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_null_cb bit_range_null;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_test_cb bit_range_test;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_eq_cb bit_range_eq;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_bit_range_count_cb bit_range_count;
} sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_sync_lif_init_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_sync_lif_init_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_init_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_init_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_sync_lif_init_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_sync_lif_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_sync_lif_verify_cb verify;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_sync_lif_banks_cbs_t sync_lif_banks;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_init_cbs_t init;
} sw_state_dpp_bcm_alloc_mngr_sync_lif_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_set_cb set;
    sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_get_cb get;
    sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_verify_cb verify;
} sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_cbs_t;

typedef struct sw_state_dpp_bcm_alloc_mngr_cbs_s {
    sw_state_dpp_bcm_alloc_mngr_alloc_cb alloc;
    sw_state_dpp_bcm_alloc_mngr_is_allocated_cb is_allocated;
    sw_state_dpp_bcm_alloc_mngr_free_cb free;
    sw_state_dpp_bcm_alloc_mngr_verify_cb verify;
    sw_state_dpp_bcm_alloc_mngr_fec_bank_groups_cbs_t fec_bank_groups;
    sw_state_dpp_bcm_alloc_mngr_resource_to_pool_map_cbs_t resource_to_pool_map;
    sw_state_dpp_bcm_alloc_mngr_template_to_pool_map_cbs_t template_to_pool_map;
    sw_state_dpp_bcm_alloc_mngr_egress_encap_cbs_t egress_encap;
    sw_state_dpp_bcm_alloc_mngr_ingress_lif_cbs_t ingress_lif;
    sw_state_dpp_bcm_alloc_mngr_sync_lif_cbs_t sync_lif;
    sw_state_dpp_bcm_alloc_mngr_egr_thresh_map_cbs_t egr_thresh_map;
    sw_state_dpp_bcm_alloc_mngr_egr_interface_unicast_thresh_map_cbs_t egr_interface_unicast_thresh_map;
    sw_state_dpp_bcm_alloc_mngr_egr_interface_multicast_thresh_map_cbs_t egr_interface_multicast_thresh_map;
} sw_state_dpp_bcm_alloc_mngr_cbs_t;


int sw_state_dpp_bcm_alloc_mngr_access_cb_init(int _unit);

#endif /* _SHR_SW_STATE_DPP_BCM_ALLOC_MNGR_ACCESS_H_ */
