--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3677 paths analyzed, 685 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.031ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_4/I_ModeCtrl/cntY_8 (SLICE_X55Y84.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntY_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_9 to XLXI_4/I_ModeCtrl/cntY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.587   XLXI_4/I_ModeCtrl/cntX<8>
                                                       XLXI_4/I_ModeCtrl/cntX_9
    SLICE_X54Y73.G2      net (fanout=8)        1.478   XLXI_4/I_ModeCtrl/cntX<9>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y84.F1      net (fanout=19)       1.126   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y84.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/VActive
                                                       XLXI_4/I_ModeCtrl/iLineNo_and00001
    SLICE_X55Y84.SR      net (fanout=8)        1.430   XLXI_4/I_ModeCtrl/iLineNo_and0000
    SLICE_X55Y84.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntY<8>
                                                       XLXI_4/I_ModeCtrl/cntY_8
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (4.533ns logic, 4.498ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntY_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_7 to XLXI_4/I_ModeCtrl/cntY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.YQ      Tcko                  0.587   XLXI_4/I_ModeCtrl/cntX<6>
                                                       XLXI_4/I_ModeCtrl/cntX_7
    SLICE_X54Y73.G3      net (fanout=9)        1.116   XLXI_4/I_ModeCtrl/cntX<7>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y84.F1      net (fanout=19)       1.126   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y84.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/VActive
                                                       XLXI_4/I_ModeCtrl/iLineNo_and00001
    SLICE_X55Y84.SR      net (fanout=8)        1.430   XLXI_4/I_ModeCtrl/iLineNo_and0000
    SLICE_X55Y84.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntY<8>
                                                       XLXI_4/I_ModeCtrl/cntY_8
    -------------------------------------------------  ---------------------------
    Total                                      8.669ns (4.533ns logic, 4.136ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntY_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.574ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_10 to XLXI_4/I_ModeCtrl/cntY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.XQ      Tcko                  0.591   XLXI_4/I_ModeCtrl/cntX<10>
                                                       XLXI_4/I_ModeCtrl/cntX_10
    SLICE_X54Y73.G1      net (fanout=4)        1.017   XLXI_4/I_ModeCtrl/cntX<10>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y84.F1      net (fanout=19)       1.126   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y84.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/VActive
                                                       XLXI_4/I_ModeCtrl/iLineNo_and00001
    SLICE_X55Y84.SR      net (fanout=8)        1.430   XLXI_4/I_ModeCtrl/iLineNo_and0000
    SLICE_X55Y84.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntY<8>
                                                       XLXI_4/I_ModeCtrl/cntY_8
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (4.537ns logic, 4.037ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/I_ModeCtrl/cntY_9 (SLICE_X55Y84.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntY_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_9 to XLXI_4/I_ModeCtrl/cntY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.587   XLXI_4/I_ModeCtrl/cntX<8>
                                                       XLXI_4/I_ModeCtrl/cntX_9
    SLICE_X54Y73.G2      net (fanout=8)        1.478   XLXI_4/I_ModeCtrl/cntX<9>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y84.F1      net (fanout=19)       1.126   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y84.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/VActive
                                                       XLXI_4/I_ModeCtrl/iLineNo_and00001
    SLICE_X55Y84.SR      net (fanout=8)        1.430   XLXI_4/I_ModeCtrl/iLineNo_and0000
    SLICE_X55Y84.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntY<8>
                                                       XLXI_4/I_ModeCtrl/cntY_9
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (4.533ns logic, 4.498ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntY_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_7 to XLXI_4/I_ModeCtrl/cntY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.YQ      Tcko                  0.587   XLXI_4/I_ModeCtrl/cntX<6>
                                                       XLXI_4/I_ModeCtrl/cntX_7
    SLICE_X54Y73.G3      net (fanout=9)        1.116   XLXI_4/I_ModeCtrl/cntX<7>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y84.F1      net (fanout=19)       1.126   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y84.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/VActive
                                                       XLXI_4/I_ModeCtrl/iLineNo_and00001
    SLICE_X55Y84.SR      net (fanout=8)        1.430   XLXI_4/I_ModeCtrl/iLineNo_and0000
    SLICE_X55Y84.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntY<8>
                                                       XLXI_4/I_ModeCtrl/cntY_9
    -------------------------------------------------  ---------------------------
    Total                                      8.669ns (4.533ns logic, 4.136ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntY_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.574ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_10 to XLXI_4/I_ModeCtrl/cntY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.XQ      Tcko                  0.591   XLXI_4/I_ModeCtrl/cntX<10>
                                                       XLXI_4/I_ModeCtrl/cntX_10
    SLICE_X54Y73.G1      net (fanout=4)        1.017   XLXI_4/I_ModeCtrl/cntX<10>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y84.F1      net (fanout=19)       1.126   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y84.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/VActive
                                                       XLXI_4/I_ModeCtrl/iLineNo_and00001
    SLICE_X55Y84.SR      net (fanout=8)        1.430   XLXI_4/I_ModeCtrl/iLineNo_and0000
    SLICE_X55Y84.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntY<8>
                                                       XLXI_4/I_ModeCtrl/cntY_9
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (4.537ns logic, 4.037ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/I_ModeCtrl/cntMod30_0 (SLICE_X54Y81.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntMod30_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_9 to XLXI_4/I_ModeCtrl/cntMod30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.587   XLXI_4/I_ModeCtrl/cntX<8>
                                                       XLXI_4/I_ModeCtrl/cntX_9
    SLICE_X54Y73.G2      net (fanout=8)        1.478   XLXI_4/I_ModeCtrl/cntX<9>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y82.G1      net (fanout=19)       1.135   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y82.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_4/I_ModeCtrl/cntMod30_and00001
    SLICE_X54Y81.SR      net (fanout=3)        1.379   XLXI_4/I_ModeCtrl/cntMod30_and0000
    SLICE_X54Y81.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntMod30<0>
                                                       XLXI_4/I_ModeCtrl/cntMod30_0
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (4.533ns logic, 4.456ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntMod30_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.627ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_7 to XLXI_4/I_ModeCtrl/cntMod30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.YQ      Tcko                  0.587   XLXI_4/I_ModeCtrl/cntX<6>
                                                       XLXI_4/I_ModeCtrl/cntX_7
    SLICE_X54Y73.G3      net (fanout=9)        1.116   XLXI_4/I_ModeCtrl/cntX<7>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y82.G1      net (fanout=19)       1.135   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y82.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_4/I_ModeCtrl/cntMod30_and00001
    SLICE_X54Y81.SR      net (fanout=3)        1.379   XLXI_4/I_ModeCtrl/cntMod30_and0000
    SLICE_X54Y81.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntMod30<0>
                                                       XLXI_4/I_ModeCtrl/cntMod30_0
    -------------------------------------------------  ---------------------------
    Total                                      8.627ns (4.533ns logic, 4.094ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_4/I_ModeCtrl/cntMod30_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.532ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/I_ModeCtrl/cntX_10 to XLXI_4/I_ModeCtrl/cntMod30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.XQ      Tcko                  0.591   XLXI_4/I_ModeCtrl/cntX<10>
                                                       XLXI_4/I_ModeCtrl/cntX_10
    SLICE_X54Y73.G1      net (fanout=4)        1.017   XLXI_4/I_ModeCtrl/cntX<10>
    SLICE_X54Y73.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X54Y73.F3      net (fanout=1)        0.023   XLXI_4/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X54Y73.X       Tilo                  0.759   XLXI_4/I_ModeCtrl/N5
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X54Y74.G1      net (fanout=2)        0.441   XLXI_4/I_ModeCtrl/N5
    SLICE_X54Y74.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_4/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X52Y82.G1      net (fanout=19)       1.135   XLXI_4/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X52Y82.Y       Tilo                  0.759   XLXI_4/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_4/I_ModeCtrl/cntMod30_and00001
    SLICE_X54Y81.SR      net (fanout=3)        1.379   XLXI_4/I_ModeCtrl/cntMod30_and0000
    SLICE_X54Y81.CLK     Tsrck                 0.910   XLXI_4/I_ModeCtrl/cntMod30<0>
                                                       XLXI_4/I_ModeCtrl/cntMod30_0
    -------------------------------------------------  ---------------------------
    Total                                      8.532ns (4.537ns logic, 3.995ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_115/XLXI_148/Mshreg_O/SRL16E (SLICE_X54Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_4/XLXI_115/XLXI_148/Mshreg_O/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.023 - 0.015)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/I_ModeCtrl/cntX_1 to XLXI_4/XLXI_115/XLXI_148/Mshreg_O/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.470   XLXI_4/I_ModeCtrl/cntX<0>
                                                       XLXI_4/I_ModeCtrl/cntX_1
    SLICE_X54Y78.BY      net (fanout=8)        0.448   XLXI_4/I_ModeCtrl/cntX<1>
    SLICE_X54Y78.CLK     Tdh         (-Th)     0.127   XLXI_4/XLXI_115/XLXI_148/O
                                                       XLXI_4/XLXI_115/XLXI_148/Mshreg_O/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.343ns logic, 0.448ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/ResStart/DIn_SR_1 (SLICE_X19Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/start (FF)
  Destination:          XLXI_23/ResStart/DIn_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.055 - 0.074)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/start to XLXI_23/ResStart/DIn_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.YQ      Tcko                  0.470   XLXI_17/start
                                                       XLXI_17/start
    SLICE_X19Y22.BX      net (fanout=2)        0.397   XLXI_17/start
    SLICE_X19Y22.CLK     Tckdi       (-Th)    -0.093   XLXI_23/ResStart/DIn_SR<1>
                                                       XLXI_23/ResStart/DIn_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.563ns logic, 0.397ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/DATASys_11 (SLICE_X21Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/nextcounter_3 (FF)
  Destination:          XLXI_23/DATASys_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.015 - 0.022)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/nextcounter_3 to XLXI_23/DATASys_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.XQ      Tcko                  0.473   XLXI_17/nextcounter<3>
                                                       XLXI_17/nextcounter_3
    SLICE_X21Y18.BX      net (fanout=2)        0.406   XLXI_17/nextcounter<3>
    SLICE_X21Y18.CLK     Tckdi       (-Th)    -0.093   XLXI_23/DATASys<11>
                                                       XLXI_23/DATASys_11
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.566ns logic, 0.406ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_4/XLXI_3/CLKA
  Logical resource: XLXI_4/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_4/XLXI_3/CLKA
  Logical resource: XLXI_4/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_4/XLXI_3/CLKA
  Logical resource: XLXI_4/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.031|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3677 paths, 0 nets, and 1174 connections

Design statistics:
   Minimum period:   9.031ns{1}   (Maximum frequency: 110.730MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 10 14:08:02 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



