--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14671 paths analyzed, 809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.530ns.
--------------------------------------------------------------------------------
Slack:                  8.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D3      net (fanout=15)       2.188   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D       Tilo                  0.235   alu/M_alu_a[13]
                                                       alu/Mmux_M_alu_a31
    SLICE_X18Y52.CX      net (fanout=10)       1.302   alu/M_alu_a[13]
    SLICE_X18Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     11.452ns (2.569ns logic, 8.883ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  8.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D3      net (fanout=15)       2.188   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D       Tilo                  0.235   alu/M_alu_a[13]
                                                       alu/Mmux_M_alu_a31
    SLICE_X18Y52.CX      net (fanout=10)       1.302   alu/M_alu_a[13]
    SLICE_X18Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.337ns (2.722ns logic, 8.615ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.966ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D3      net (fanout=15)       2.188   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D       Tilo                  0.235   alu/M_alu_a[13]
                                                       alu/Mmux_M_alu_a31
    SLICE_X18Y52.CX      net (fanout=10)       1.302   alu/M_alu_a[13]
    SLICE_X18Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.BMUX    Topab                 0.532   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.D6      net (fanout=1)        0.167   alu/M_alu_out[15]_GND_6_o_add_101_OUT[1]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.966ns (2.645ns logic, 8.321ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  9.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.553ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C1      net (fanout=2)        0.765   alu/M_adder_out[13]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.553ns (2.692ns logic, 7.861ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  9.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.509ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.DMUX    Tcind                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.A1      net (fanout=2)        1.510   alu/M_adder_n
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.509ns (2.445ns logic, 8.064ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  9.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.438ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C1      net (fanout=2)        0.765   alu/M_adder_out[13]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.438ns (2.845ns logic, 7.593ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.395ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D3      net (fanout=15)       2.188   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X22Y48.D       Tilo                  0.235   alu/M_alu_a[13]
                                                       alu/Mmux_M_alu_a31
    SLICE_X18Y52.CX      net (fanout=10)       1.302   alu/M_alu_a[13]
    SLICE_X18Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X13Y48.A5      net (fanout=2)        0.699   alu/M_boolean_out[0]
    SLICE_X13Y48.A       Tilo                  0.259   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
    SLICE_X13Y48.B6      net (fanout=2)        0.151   alu/M_alu_out[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.395ns (2.372ns logic, 8.023ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  9.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.394ns (Levels of Logic = 8)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.DMUX    Tcind                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.A1      net (fanout=2)        1.510   alu/M_adder_n
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.394ns (2.598ns logic, 7.796ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  9.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.365ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.CMUX    Tcinc                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C4      net (fanout=2)        0.565   alu/M_adder_out[14]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.365ns (2.704ns logic, 7.661ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  9.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.329ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.DMUX    Tcind                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X15Y50.C5      net (fanout=2)        0.623   alu/M_adder_out[11]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.329ns (2.613ns logic, 7.716ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  9.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y51.B4      net (fanout=9)        1.608   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y51.B       Tilo                  0.235   alu/M_alu_a[11]
                                                       alu/Mmux_M_alu_a51
    SLICE_X18Y52.D6      net (fanout=15)       0.504   alu/M_alu_a[11]
    SLICE_X18Y52.CMUX    Topdc                 0.402   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.284ns (2.779ns logic, 7.505ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  9.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.250ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.CMUX    Tcinc                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C4      net (fanout=2)        0.565   alu/M_adder_out[14]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.250ns (2.857ns logic, 7.393ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  9.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_13 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.247ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_13 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.BQ      Tcko                  0.476   alu/M_ram2_read_data[15]
                                                       alu/ram2/read_data_13
    SLICE_X22Y48.D6      net (fanout=6)        0.937   alu/M_ram2_read_data[13]
    SLICE_X22Y48.D       Tilo                  0.235   alu/M_alu_a[13]
                                                       alu/Mmux_M_alu_a31
    SLICE_X18Y52.CX      net (fanout=10)       1.302   alu/M_alu_a[13]
    SLICE_X18Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.247ns (2.615ns logic, 7.632ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  9.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.214ns (Levels of Logic = 8)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.DMUX    Tcind                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X15Y50.C5      net (fanout=2)        0.623   alu/M_adder_out[11]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.214ns (2.766ns logic, 7.448ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  9.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X18Y52.B5      net (fanout=15)       1.445   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X18Y52.B       Tilo                  0.235   alu/M_ram2_read_data[15]
                                                       alu/Mmux_M_alu_a41
    SLICE_X18Y52.D1      net (fanout=12)       0.583   alu/M_alu_a[12]
    SLICE_X18Y52.CMUX    Topdc                 0.402   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.200ns (2.779ns logic, 7.421ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  9.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.169ns (Levels of Logic = 7)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y51.B4      net (fanout=9)        1.608   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y51.B       Tilo                  0.235   alu/M_alu_a[11]
                                                       alu/Mmux_M_alu_a51
    SLICE_X18Y52.D6      net (fanout=15)       0.504   alu/M_alu_a[11]
    SLICE_X18Y52.CMUX    Topdc                 0.402   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.169ns (2.932ns logic, 7.237ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  9.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.189ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.BQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_1
    SLICE_X3Y44.C4       net (fanout=2)        2.537   alu/M_ram2_read_data[1]
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C1      net (fanout=2)        0.765   alu/M_adder_out[13]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (2.692ns logic, 7.497ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  9.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.142ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.BMUX    Tcinb                 0.277   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X15Y50.B2      net (fanout=2)        0.760   alu/M_adder_out[9]
    SLICE_X15Y50.B       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out25
    SLICE_X15Y50.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.142ns (2.601ns logic, 7.541ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  9.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.112ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.AMUX    Tcina                 0.210   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C6      net (fanout=2)        0.391   alu/M_adder_out[12]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.112ns (2.625ns logic, 7.487ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  9.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.145ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.BQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_1
    SLICE_X3Y44.C4       net (fanout=2)        2.537   alu/M_ram2_read_data[1]
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.DMUX    Tcind                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.A1      net (fanout=2)        1.510   alu/M_adder_n
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.145ns (2.445ns logic, 7.700ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  9.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_13 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.132ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.296 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_13 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.BQ      Tcko                  0.476   alu/M_ram2_read_data[15]
                                                       alu/ram2/read_data_13
    SLICE_X22Y48.D6      net (fanout=6)        0.937   alu/M_ram2_read_data[13]
    SLICE_X22Y48.D       Tilo                  0.235   alu/M_alu_a[13]
                                                       alu/Mmux_M_alu_a31
    SLICE_X18Y52.CX      net (fanout=10)       1.302   alu/M_alu_a[13]
    SLICE_X18Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.132ns (2.768ns logic, 7.364ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.085ns (Levels of Logic = 7)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X18Y52.B5      net (fanout=15)       1.445   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X18Y52.B       Tilo                  0.235   alu/M_ram2_read_data[15]
                                                       alu/Mmux_M_alu_a41
    SLICE_X18Y52.D1      net (fanout=12)       0.583   alu/M_alu_a[12]
    SLICE_X18Y52.CMUX    Topdc                 0.402   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CX      net (fanout=1)        1.304   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X10Y51.CMUX    Tcxc                  0.192   alu/M_alu_b[1]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A4      net (fanout=1)        1.393   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X10Y53.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X12Y53.A1      net (fanout=1)        0.986   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X12Y53.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.085ns (2.932ns logic, 7.153ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  9.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.067ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C1      net (fanout=2)        0.765   alu/M_adder_out[13]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.BMUX    Topab                 0.532   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.D6      net (fanout=1)        0.167   alu/M_alu_out[15]_GND_6_o_add_101_OUT[1]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.067ns (2.768ns logic, 7.299ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  9.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.074ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.BQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_1
    SLICE_X3Y44.C4       net (fanout=2)        2.537   alu/M_ram2_read_data[1]
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C1      net (fanout=2)        0.765   alu/M_adder_out[13]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.074ns (2.845ns logic, 7.229ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  9.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.027ns (Levels of Logic = 8)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.BMUX    Tcinb                 0.277   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X15Y50.B2      net (fanout=2)        0.760   alu/M_adder_out[9]
    SLICE_X15Y50.B       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out25
    SLICE_X15Y50.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.027ns (2.754ns logic, 7.273ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  9.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.023ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.DMUX    Tcind                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.A1      net (fanout=2)        1.510   alu/M_adder_n
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.BMUX    Topab                 0.532   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.D6      net (fanout=1)        0.167   alu/M_alu_out[15]_GND_6_o_add_101_OUT[1]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.023ns (2.521ns logic, 7.502ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  9.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.997ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.663 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.AMUX    Tcina                 0.210   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C6      net (fanout=2)        0.391   alu/M_adder_out[12]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.997ns (2.778ns logic, 7.219ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  9.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.030ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.BQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_1
    SLICE_X3Y44.C4       net (fanout=2)        2.537   alu/M_ram2_read_data[1]
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.DMUX    Tcind                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.A1      net (fanout=2)        1.510   alu/M_adder_n
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.CMUX    Topac                 0.633   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X14Y48.B5      net (fanout=1)        0.461   alu/M_alu_out[15]_GND_6_o_add_101_OUT[2]
    SLICE_X14Y48.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.030ns (2.598ns logic, 7.432ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  9.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.001ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.BQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_1
    SLICE_X3Y44.C4       net (fanout=2)        2.537   alu/M_ram2_read_data[1]
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X14Y49.BX      net (fanout=14)       1.923   alu/M_alu_a[1]
    SLICE_X14Y49.COUT    Tbxcy                 0.197   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X14Y50.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X14Y51.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X14Y52.CMUX    Tcinc                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X15Y50.C4      net (fanout=2)        0.565   alu/M_adder_out[14]
    SLICE_X15Y50.C       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out27
    SLICE_X15Y50.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X15Y50.A       Tilo                  0.259   alu/alu/Mmux_out25
                                                       alu/alu/Mmux_out28
    SLICE_X12Y48.A1      net (fanout=2)        0.992   alu/Mmux_out27
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                     10.001ns (2.704ns logic, 7.297ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  9.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.934ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.662 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C5       net (fanout=10)       2.901   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X3Y44.C        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X13Y52.B2      net (fanout=14)       2.367   alu/M_alu_a[1]
    SLICE_X13Y52.B       Tilo                  0.259   alu/alu/boolean/GND_19_o_b[15]_or_16_OUT[0]
                                                       alu/alu/boolean/GND_19_o_b[15]_or_16_OUT<0>1
    SLICE_X12Y53.C1      net (fanout=1)        0.724   alu/alu/boolean/GND_19_o_b[15]_or_16_OUT[0]
    SLICE_X12Y53.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X12Y48.A2      net (fanout=2)        0.981   alu/M_boolean_out[0]
    SLICE_X12Y48.AMUX    Topaa                 0.456   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_101_OUT_xor<2>
    SLICE_X13Y48.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_add_101_OUT[0]
    SLICE_X13Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.934ns (2.232ns logic, 7.702ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.530|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14671 paths, 0 nets, and 1482 connections

Design statistics:
   Minimum period:  11.530ns{1}   (Maximum frequency:  86.730MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 09:52:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



