#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c87828a5f0 .scope module, "sync_ring_counter_tb" "sync_ring_counter_tb" 2 1;
 .timescale 0 0;
v000001c8782e8de0_0 .net "Q", 3 0, L_000001c8782e7940;  1 drivers
v000001c8782e8ca0_0 .var "clk", 0 0;
S_000001c87828a780 .scope module, "M_UUT" "sync_ring_counter" 2 6, 3 1 0, S_000001c87828a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "Q";
L_000001c87828cc10 .functor AND 1, v000001c87828b870_0, L_000001c8782e7e40, C4<1>, C4<1>;
L_000001c878263210 .functor AND 1, L_000001c8782e87a0, v000001c87828b370_0, C4<1>, C4<1>;
L_000001c878263010 .functor OR 1, L_000001c87828cc10, L_000001c878263210, C4<0>, C4<0>;
v000001c87828ab50_0 .net "D0", 0 0, L_000001c8782e8f20;  1 drivers
v000001c87828ac90_0 .net "D1", 0 0, L_000001c8782e8840;  1 drivers
v000001c87828ae70_0 .net "D2", 0 0, L_000001c8782e85c0;  1 drivers
v000001c87828af10_0 .net "D3", 0 0, L_000001c878263010;  1 drivers
v000001c87828afb0_0 .net "Q", 3 0, L_000001c8782e7940;  alias, 1 drivers
v000001c87828b230_0 .net "Qb0", 0 0, v000001c87828b370_0;  1 drivers
v000001c87828b050_0 .net "Qb1", 0 0, v000001c87828b870_0;  1 drivers
v000001c87828b2d0_0 .net "Qb2", 0 0, v000001c87828b690_0;  1 drivers
v000001c8782e79e0_0 .net "Qb3", 0 0, v000001c87828b7d0_0;  1 drivers
v000001c8782e9060_0 .net *"_ivl_1", 0 0, L_000001c8782e7e40;  1 drivers
v000001c8782e8e80_0 .net *"_ivl_3", 0 0, L_000001c87828cc10;  1 drivers
v000001c8782e78a0_0 .net *"_ivl_5", 0 0, L_000001c8782e87a0;  1 drivers
v000001c8782e8660_0 .net *"_ivl_7", 0 0, L_000001c878263210;  1 drivers
v000001c8782e8fc0_0 .net "clk", 0 0, v000001c8782e8ca0_0;  1 drivers
L_000001c8782e7e40 .part L_000001c8782e7940, 0, 1;
L_000001c8782e87a0 .part L_000001c8782e7940, 1, 1;
L_000001c8782e85c0 .part L_000001c8782e7940, 3, 1;
L_000001c8782e8840 .part L_000001c8782e7940, 2, 1;
L_000001c8782e8f20 .part L_000001c8782e7940, 1, 1;
L_000001c8782e7940 .concat8 [ 1 1 1 1], v000001c87828b730_0, v000001c87828b550_0, v000001c87828b190_0, v000001c87828b5f0_0;
S_000001c87829afd0 .scope module, "ff0" "DFF1" 3 17, 4 1 0, S_000001c87828a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
v000001c87828abf0_0 .net "D", 0 0, L_000001c8782e8f20;  alias, 1 drivers
v000001c87828b730_0 .var "Q", 0 0;
v000001c87828b370_0 .var "Qb", 0 0;
v000001c87828b0f0_0 .net "clk", 0 0, v000001c8782e8ca0_0;  alias, 1 drivers
E_000001c8782857e0 .event posedge, v000001c87828b0f0_0;
S_000001c87829b160 .scope module, "ff1" "DFF2" 3 16, 5 1 0, S_000001c87828a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
v000001c87828b910_0 .net "D", 0 0, L_000001c8782e8840;  alias, 1 drivers
v000001c87828b550_0 .var "Q", 0 0;
v000001c87828b870_0 .var "Qb", 0 0;
v000001c87828b4b0_0 .net "clk", 0 0, v000001c8782e8ca0_0;  alias, 1 drivers
S_000001c87829b2f0 .scope module, "ff2" "DFF1" 3 15, 4 1 0, S_000001c87828a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
v000001c87828add0_0 .net "D", 0 0, L_000001c8782e85c0;  alias, 1 drivers
v000001c87828b190_0 .var "Q", 0 0;
v000001c87828b690_0 .var "Qb", 0 0;
v000001c87828aa10_0 .net "clk", 0 0, v000001c8782e8ca0_0;  alias, 1 drivers
S_000001c878295d60 .scope module, "ff3" "DFF2" 3 14, 5 1 0, S_000001c87828a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
v000001c87828aab0_0 .net "D", 0 0, L_000001c878263010;  alias, 1 drivers
v000001c87828b5f0_0 .var "Q", 0 0;
v000001c87828b7d0_0 .var "Qb", 0 0;
v000001c87828ad30_0 .net "clk", 0 0, v000001c8782e8ca0_0;  alias, 1 drivers
    .scope S_000001c878295d60;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c87828b5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87828b7d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001c878295d60;
T_1 ;
    %wait E_000001c8782857e0;
    %load/vec4 v000001c87828aab0_0;
    %store/vec4 v000001c87828b5f0_0, 0, 1;
    %load/vec4 v000001c87828b5f0_0;
    %inv;
    %store/vec4 v000001c87828b7d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c87829b2f0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87828b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c87828b690_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001c87829b2f0;
T_3 ;
    %wait E_000001c8782857e0;
    %load/vec4 v000001c87828add0_0;
    %store/vec4 v000001c87828b190_0, 0, 1;
    %load/vec4 v000001c87828b190_0;
    %inv;
    %store/vec4 v000001c87828b690_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c87829b160;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c87828b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87828b870_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001c87829b160;
T_5 ;
    %wait E_000001c8782857e0;
    %load/vec4 v000001c87828b910_0;
    %store/vec4 v000001c87828b550_0, 0, 1;
    %load/vec4 v000001c87828b550_0;
    %inv;
    %store/vec4 v000001c87828b870_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c87829afd0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c87828b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c87828b370_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001c87829afd0;
T_7 ;
    %wait E_000001c8782857e0;
    %load/vec4 v000001c87828abf0_0;
    %store/vec4 v000001c87828b730_0, 0, 1;
    %load/vec4 v000001c87828b730_0;
    %inv;
    %store/vec4 v000001c87828b370_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c87828a5f0;
T_8 ;
    %delay 500, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001c87828a5f0;
T_9 ;
    %vpi_call 2 10 "$dumpfile", "syncRing.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c87828a5f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8782e8ca0_0, 0, 1;
T_9.0 ;
    %delay 10, 0;
    %load/vec4 v000001c8782e8ca0_0;
    %inv;
    %store/vec4 v000001c8782e8ca0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sync_ring_counter_tb.v";
    "sync_ring_counter.v";
    "DFF.v";
    "DFF2.v";
