// Seed: 1918537262
module module_0;
  logic id_1;
  assign id_1 = -1;
  logic id_2;
  wire  id_3;
  wire  id_4;
  logic id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wire id_7,
    output supply0 id_8,
    input wire id_9,
    input wire id_10,
    output tri id_11,
    input tri id_12,
    input uwire id_13,
    output tri1 id_14
);
  assign id_3 = id_2;
  module_0 modCall_1 ();
endmodule
