{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736379857788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736379857789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 17:44:17 2025 " "Processing started: Wed Jan  8 17:44:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736379857789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379857789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379857789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736379858291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736379858291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod_16_xy.vhd 2 1 " "Using design file mod_16_xy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD_16_XY-behavioral " "Found design unit 1: MOD_16_XY-behavioral" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736379871186 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD_16_XY " "Found entity 1: MOD_16_XY" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736379871186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736379871186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_16_XY " "Elaborating entity \"MOD_16_XY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736379871193 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display1 mod_16_xy.vhd(69) " "VHDL Process Statement warning at mod_16_xy.vhd(69): inferring latch(es) for signal or variable \"display1\", which holds its previous value in one or more paths through the process" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736379871199 "|MOD_16_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display2 mod_16_xy.vhd(69) " "VHDL Process Statement warning at mod_16_xy.vhd(69): inferring latch(es) for signal or variable \"display2\", which holds its previous value in one or more paths through the process" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736379871199 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[0\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[0\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[1\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[1\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[2\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[2\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[3\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[3\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[4\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[4\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[5\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[5\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[6\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[6\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[0\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[0\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871201 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[1\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[1\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871202 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[2\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[2\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871202 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[3\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[3\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871202 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[4\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[4\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871203 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[5\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[5\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871203 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[6\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[6\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871203 "|MOD_16_XY"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_1hz " "Inserted always-enabled tri-state buffer between \"clk_1hz\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379871527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[0\] " "Inserted always-enabled tri-state buffer between \"estado\[0\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379871527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[1\] " "Inserted always-enabled tri-state buffer between \"estado\[1\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379871527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[2\] " "Inserted always-enabled tri-state buffer between \"estado\[2\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379871527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[3\] " "Inserted always-enabled tri-state buffer between \"estado\[3\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379871527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[4\] " "Inserted always-enabled tri-state buffer between \"estado\[4\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379871527 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1736379871527 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_1hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_1hz\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379871528 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[0\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379871528 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[1\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379871528 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[2\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379871528 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[3\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379871528 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[4\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379871528 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1736379871528 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display1\[6\]\$latch display1\[2\]\$latch " "Duplicate LATCH primitive \"display1\[6\]\$latch\" merged with LATCH primitive \"display1\[2\]\$latch\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736379871529 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display1\[3\]\$latch display1\[2\]\$latch " "Duplicate LATCH primitive \"display1\[3\]\$latch\" merged with LATCH primitive \"display1\[2\]\$latch\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736379871529 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display2\[6\]\$latch display2\[3\]\$latch " "Duplicate LATCH primitive \"display2\[6\]\$latch\" merged with LATCH primitive \"display2\[3\]\$latch\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736379871529 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1736379871529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[0\]\$latch " "Latch display1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[4\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871529 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[1\]\$latch " "Latch display1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871529 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[2\]\$latch " "Latch display1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[3\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871529 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[4\]\$latch " "Latch display1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[4\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[0\]\$latch " "Latch display2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[1\]\$latch " "Latch display2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[3\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[2\]\$latch " "Latch display2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[3\]\$latch " "Latch display2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[4\]\$latch " "Latch display2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[5\]\$latch " "Latch display2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379871530 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379871530 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_1hz~synth " "Node \"clk_1hz~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379871557 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[0\]~synth " "Node \"estado\[0\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379871557 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[1\]~synth " "Node \"estado\[1\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379871557 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[2\]~synth " "Node \"estado\[2\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379871557 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[3\]~synth " "Node \"estado\[3\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379871557 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[4\]~synth " "Node \"estado\[4\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379871557 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1736379871557 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736379871557 "|MOD_16_XY|display1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736379871557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736379871614 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736379871614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736379871614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736379871614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736379871614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736379871684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 17:44:31 2025 " "Processing ended: Wed Jan  8 17:44:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736379871684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736379871684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736379871684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379871684 ""}
