<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C25/EP4CE22 (0x020F30DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="8"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="65472"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2018/03/22 09:36:20  #0">
      <clock name="psec4a_core:xPSEC4A_CNTRL|clk_i" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.done_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch0_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch1_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch2_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.idle_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch0_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch1_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch2_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch3_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.next_load_latch_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.ramp_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_channel_update_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.start_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|sample_hold_int" tap_mode="classic" type="register"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|sample_rdy_int" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.done_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch0_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch1_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch2_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.idle_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch0_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch1_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch2_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch3_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.next_load_latch_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.ramp_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_channel_update_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.start_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|sample_hold_int" tap_mode="classic" type="register"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|sample_rdy_int" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.done_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch0_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch1_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch2_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.idle_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch0_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch1_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch2_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch3_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.next_load_latch_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.ramp_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_channel_update_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.start_st" tap_mode="classic" type="combinatorial"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|sample_hold_int" tap_mode="classic" type="register"/>
          <wire name="psec4a_core:xPSEC4A_CNTRL|sample_rdy_int" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.done_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch0_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch1_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch2_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.idle_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch0_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch1_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch2_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch3_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.next_load_latch_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.ramp_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_channel_update_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.start_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|sample_hold_int"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|sample_rdy_int"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.done_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch0_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch1_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch2_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.idle_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch0_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch1_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch2_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch3_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.next_load_latch_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.ramp_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_channel_update_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.start_st"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|sample_hold_int"/>
          <net is_signal_inverted="no" name="psec4a_core:xPSEC4A_CNTRL|sample_rdy_int"/>
        </setup_view>
      </presentation>
      <trigger CRC="EC033D8F" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2018/03/22 09:36:20  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.done_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch0_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch1_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.empty_latch2_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.idle_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch0_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch1_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch2_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.load_latch3_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.next_load_latch_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.ramp_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_channel_update_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.readout_st' == low &amp;&amp; 'psec4a_core:xPSEC4A_CNTRL|psec4a_conversion_state.start_st' == low
            <power_up enabled="yes">
            </power_up>
            <op_node>
              <op_node left="810" top="263" type="Advanced Trigger Level Result"/>
            </op_node>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000
            <pwr_up_transitional>0000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/03/22 09:38:17  #0" power_up_mode="false" sample_depth="128" trigger_position="16">00001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1018"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
    <multi attribute="column width" size="23" value="34,34,579,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
  </global_info>
  <static_plugin_mnemonics/>
</session>
