// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module chan_est_top_chan_est_top_Pipeline_weight_out (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_stream_TREADY,
        w_re_address0,
        w_re_ce0,
        w_re_q0,
        w_re_1_address0,
        w_re_1_ce0,
        w_re_1_q0,
        w_re_2_address0,
        w_re_2_ce0,
        w_re_2_q0,
        w_re_3_address0,
        w_re_3_ce0,
        w_re_3_q0,
        w_im_address0,
        w_im_ce0,
        w_im_q0,
        w_im_1_address0,
        w_im_1_ce0,
        w_im_1_q0,
        w_im_2_address0,
        w_im_2_ce0,
        w_im_2_q0,
        w_im_3_address0,
        w_im_3_ce0,
        w_im_3_q0,
        weight_stream_TDATA,
        weight_stream_TVALID,
        weight_stream_TKEEP,
        weight_stream_TSTRB,
        weight_stream_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   weight_stream_TREADY;
output  [9:0] w_re_address0;
output   w_re_ce0;
input  [15:0] w_re_q0;
output  [9:0] w_re_1_address0;
output   w_re_1_ce0;
input  [15:0] w_re_1_q0;
output  [9:0] w_re_2_address0;
output   w_re_2_ce0;
input  [15:0] w_re_2_q0;
output  [9:0] w_re_3_address0;
output   w_re_3_ce0;
input  [15:0] w_re_3_q0;
output  [9:0] w_im_address0;
output   w_im_ce0;
input  [15:0] w_im_q0;
output  [9:0] w_im_1_address0;
output   w_im_1_ce0;
input  [15:0] w_im_1_q0;
output  [9:0] w_im_2_address0;
output   w_im_2_ce0;
input  [15:0] w_im_2_q0;
output  [9:0] w_im_3_address0;
output   w_im_3_ce0;
input  [15:0] w_im_3_q0;
output  [31:0] weight_stream_TDATA;
output   weight_stream_TVALID;
output  [3:0] weight_stream_TKEEP;
output  [3:0] weight_stream_TSTRB;
output  [0:0] weight_stream_TLAST;

reg ap_idle;
reg weight_stream_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln283_fu_212_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    weight_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_347;
reg   [0:0] tmp_1_reg_355;
wire   [0:0] w_last_fu_256_p2;
reg   [0:0] w_last_reg_381;
reg   [0:0] w_last_reg_381_pp0_iter1_reg;
wire   [15:0] select_ln289_2_fu_281_p3;
reg   [15:0] select_ln289_2_reg_386;
wire   [15:0] select_ln290_2_fu_302_p3;
reg   [15:0] select_ln290_2_reg_391;
wire   [63:0] zext_ln289_fu_228_p1;
reg   [12:0] idx_fu_78;
wire   [12:0] idx_2_fu_218_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_idx_1;
reg    ap_block_pp0_stage0_01001;
reg    w_re_ce0_local;
reg    w_re_1_ce0_local;
reg    w_re_2_ce0_local;
reg    w_re_3_ce0_local;
reg    w_im_ce0_local;
reg    w_im_1_ce0_local;
reg    w_im_2_ce0_local;
reg    w_im_3_ce0_local;
wire   [9:0] k_fu_224_p1;
wire   [15:0] select_ln289_1_fu_274_p3;
wire   [15:0] select_ln289_fu_267_p3;
wire   [15:0] select_ln290_1_fu_295_p3;
wire   [15:0] select_ln290_fu_288_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 idx_fu_78 = 13'd0;
#0 ap_done_reg = 1'b0;
end

chan_est_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln283_fu_212_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_78 <= idx_2_fu_218_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_78 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        select_ln289_2_reg_386 <= select_ln289_2_fu_281_p3;
        select_ln290_2_reg_391 <= select_ln290_2_fu_302_p3;
        tmp_1_reg_355 <= ap_sig_allocacmp_idx_1[32'd11];
        tmp_reg_347 <= ap_sig_allocacmp_idx_1[32'd10];
        w_last_reg_381 <= w_last_fu_256_p2;
        w_last_reg_381_pp0_iter1_reg <= w_last_reg_381;
    end
end

always @ (*) begin
    if (((icmp_ln283_fu_212_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_idx_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_idx_1 = idx_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_im_1_ce0_local = 1'b1;
    end else begin
        w_im_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_im_2_ce0_local = 1'b1;
    end else begin
        w_im_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_im_3_ce0_local = 1'b1;
    end else begin
        w_im_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_im_ce0_local = 1'b1;
    end else begin
        w_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_re_1_ce0_local = 1'b1;
    end else begin
        w_re_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_re_2_ce0_local = 1'b1;
    end else begin
        w_re_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_re_3_ce0_local = 1'b1;
    end else begin
        w_re_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_re_ce0_local = 1'b1;
    end else begin
        w_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weight_stream_TDATA_blk_n = weight_stream_TREADY;
    end else begin
        weight_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weight_stream_TVALID = 1'b1;
    end else begin
        weight_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((weight_stream_TREADY == 1'b0) | (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((weight_stream_TREADY == 1'b0) | (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (weight_stream_TREADY == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln283_fu_212_p2 = ((ap_sig_allocacmp_idx_1 == 13'd4096) ? 1'b1 : 1'b0);

assign idx_2_fu_218_p2 = (ap_sig_allocacmp_idx_1 + 13'd1);

assign k_fu_224_p1 = ap_sig_allocacmp_idx_1[9:0];

assign select_ln289_1_fu_274_p3 = ((tmp_reg_347[0:0] == 1'b1) ? w_re_3_q0 : w_re_2_q0);

assign select_ln289_2_fu_281_p3 = ((tmp_1_reg_355[0:0] == 1'b1) ? select_ln289_1_fu_274_p3 : select_ln289_fu_267_p3);

assign select_ln289_fu_267_p3 = ((tmp_reg_347[0:0] == 1'b1) ? w_re_1_q0 : w_re_q0);

assign select_ln290_1_fu_295_p3 = ((tmp_reg_347[0:0] == 1'b1) ? w_im_3_q0 : w_im_2_q0);

assign select_ln290_2_fu_302_p3 = ((tmp_1_reg_355[0:0] == 1'b1) ? select_ln290_1_fu_295_p3 : select_ln290_fu_288_p3);

assign select_ln290_fu_288_p3 = ((tmp_reg_347[0:0] == 1'b1) ? w_im_1_q0 : w_im_q0);

assign w_im_1_address0 = zext_ln289_fu_228_p1;

assign w_im_1_ce0 = w_im_1_ce0_local;

assign w_im_2_address0 = zext_ln289_fu_228_p1;

assign w_im_2_ce0 = w_im_2_ce0_local;

assign w_im_3_address0 = zext_ln289_fu_228_p1;

assign w_im_3_ce0 = w_im_3_ce0_local;

assign w_im_address0 = zext_ln289_fu_228_p1;

assign w_im_ce0 = w_im_ce0_local;

assign w_last_fu_256_p2 = ((ap_sig_allocacmp_idx_1 == 13'd4095) ? 1'b1 : 1'b0);

assign w_re_1_address0 = zext_ln289_fu_228_p1;

assign w_re_1_ce0 = w_re_1_ce0_local;

assign w_re_2_address0 = zext_ln289_fu_228_p1;

assign w_re_2_ce0 = w_re_2_ce0_local;

assign w_re_3_address0 = zext_ln289_fu_228_p1;

assign w_re_3_ce0 = w_re_3_ce0_local;

assign w_re_address0 = zext_ln289_fu_228_p1;

assign w_re_ce0 = w_re_ce0_local;

assign weight_stream_TDATA = {{select_ln290_2_reg_391}, {select_ln289_2_reg_386}};

assign weight_stream_TKEEP = 4'd15;

assign weight_stream_TLAST = w_last_reg_381_pp0_iter1_reg;

assign weight_stream_TSTRB = 'bx;

assign zext_ln289_fu_228_p1 = k_fu_224_p1;

endmodule //chan_est_top_chan_est_top_Pipeline_weight_out
