// Seed: 2775958340
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4
    , id_6
);
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign id_3 = id_1;
  logic [7:0] id_7;
  nand primCall (id_2, id_1, id_5);
  wire id_8;
  always #1 id_7[1 : 1] = 1;
endmodule
