{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463994289856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994289857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:04:49 2016 " "Processing started: Mon May 23 19:04:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994289857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463994289857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463994289858 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1463994290199 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1463994290199 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994290199 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1463994290317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463994290380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994290380 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291140 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291141 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291141 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291141 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291141 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291142 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291142 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291142 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291142 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291143 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291143 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291143 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291143 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291144 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291144 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291144 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291144 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291145 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291145 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291145 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291145 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291146 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291146 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291146 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291146 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291147 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291147 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291147 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291147 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291148 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291148 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994291148 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 226 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[2\] " "No output dependent on input pin \"iSW\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[3\] " "No output dependent on input pin \"iSW\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[9\] " "No output dependent on input pin \"iSW\[9\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[15\] " "No output dependent on input pin \"iSW\[15\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[16\] " "No output dependent on input pin \"iSW\[16\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iSW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RTS " "No output dependent on input pin \"iUART_RTS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iUART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIRDA_RXD " "No output dependent on input pin \"iIRDA_RXD\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iIRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iFLASH_RY_N " "No output dependent on input pin \"iFLASH_RY_N\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iFLASH_RY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT0 " "No output dependent on input pin \"iOTG_INT0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iOTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT1 " "No output dependent on input pin \"iOTG_INT1\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iOTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ0 " "No output dependent on input pin \"iOTG_DREQ0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iOTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ1 " "No output dependent on input pin \"iOTG_DREQ1\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iOTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iENET_INT " "No output dependent on input pin \"iENET_INT\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAUD_ADCDAT " "No output dependent on input pin \"iAUD_ADCDAT\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iAUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_CLK27 " "No output dependent on input pin \"iTD1_CLK27\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[0\] " "No output dependent on input pin \"iTD1_D\[0\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[1\] " "No output dependent on input pin \"iTD1_D\[1\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[2\] " "No output dependent on input pin \"iTD1_D\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[3\] " "No output dependent on input pin \"iTD1_D\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[4\] " "No output dependent on input pin \"iTD1_D\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[5\] " "No output dependent on input pin \"iTD1_D\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[6\] " "No output dependent on input pin \"iTD1_D\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[7\] " "No output dependent on input pin \"iTD1_D\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_HS " "No output dependent on input pin \"iTD1_HS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_VS " "No output dependent on input pin \"iTD1_VS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD1_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_CLK27 " "No output dependent on input pin \"iTD2_CLK27\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[0\] " "No output dependent on input pin \"iTD2_D\[0\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[1\] " "No output dependent on input pin \"iTD2_D\[1\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[2\] " "No output dependent on input pin \"iTD2_D\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[3\] " "No output dependent on input pin \"iTD2_D\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[4\] " "No output dependent on input pin \"iTD2_D\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[5\] " "No output dependent on input pin \"iTD2_D\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[6\] " "No output dependent on input pin \"iTD2_D\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[7\] " "No output dependent on input pin \"iTD2_D\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_HS " "No output dependent on input pin \"iTD2_HS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_VS " "No output dependent on input pin \"iTD2_VS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 381 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|iTD2_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|GPIO_CLKIN_N0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|GPIO_CLKIN_P0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994291185 "|DE2_70|GPIO_CLKIN_P1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463994291185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3073 " "Implemented 3073 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463994291188 ""} { "Info" "ICUT_CUT_TM_OPINS" "261 " "Implemented 261 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463994291188 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "205 " "Implemented 205 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1463994291188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2357 " "Implemented 2357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463994291188 ""} { "Info" "ICUT_CUT_TM_RAMS" "184 " "Implemented 184 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463994291188 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463994291188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463994291188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994291383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:04:51 2016 " "Processing ended: Mon May 23 19:04:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994291383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994291383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994291383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994291383 ""}
