<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="c" filename="/usr/local/share/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="d" filename="ROB.v" language="1800-2023"/>
  </files>
  <module_files>
    <file id="d" filename="ROB.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="d,232,8,232,11" name="ROB" submodname="ROB" hier="ROB">
      <cell loc="d,424,18,424,28" name="shared_mem" submodname="ROB_shared_mem" hier="ROB.shared_mem">
        <cell loc="d,55,13,55,20" name="mem_ext" submodname="mem_64x37" hier="ROB.shared_mem.mem_ext"/>
      </cell>
      <cell loc="d,437,14,437,28" name="ROB_WB_banks_0" submodname="ROB_WB_mem" hier="ROB.ROB_WB_banks_0">
        <cell loc="d,141,12,141,19" name="mem_ext" submodname="mem_64x2" hier="ROB.ROB_WB_banks_0.mem_ext"/>
      </cell>
      <cell loc="d,452,14,452,28" name="ROB_WB_banks_1" submodname="ROB_WB_mem" hier="ROB.ROB_WB_banks_1">
        <cell loc="d,141,12,141,19" name="mem_ext" submodname="mem_64x2" hier="ROB.ROB_WB_banks_1.mem_ext"/>
      </cell>
      <cell loc="d,467,14,467,28" name="ROB_WB_banks_2" submodname="ROB_WB_mem" hier="ROB.ROB_WB_banks_2">
        <cell loc="d,141,12,141,19" name="mem_ext" submodname="mem_64x2" hier="ROB.ROB_WB_banks_2.mem_ext"/>
      </cell>
      <cell loc="d,482,14,482,28" name="ROB_WB_banks_3" submodname="ROB_WB_mem" hier="ROB.ROB_WB_banks_3">
        <cell loc="d,141,12,141,19" name="mem_ext" submodname="mem_64x2" hier="ROB.ROB_WB_banks_3.mem_ext"/>
      </cell>
      <cell loc="d,497,17,497,34" name="ROB_entry_banks_0" submodname="ROB_entry_mem" hier="ROB.ROB_entry_banks_0">
        <cell loc="d,212,12,212,19" name="mem_ext" submodname="mem_64x4" hier="ROB.ROB_entry_banks_0.mem_ext"/>
      </cell>
      <cell loc="d,511,17,511,34" name="ROB_entry_banks_1" submodname="ROB_entry_mem" hier="ROB.ROB_entry_banks_1">
        <cell loc="d,212,12,212,19" name="mem_ext" submodname="mem_64x4" hier="ROB.ROB_entry_banks_1.mem_ext"/>
      </cell>
      <cell loc="d,525,17,525,34" name="ROB_entry_banks_2" submodname="ROB_entry_mem" hier="ROB.ROB_entry_banks_2">
        <cell loc="d,212,12,212,19" name="mem_ext" submodname="mem_64x4" hier="ROB.ROB_entry_banks_2.mem_ext"/>
      </cell>
      <cell loc="d,539,17,539,34" name="ROB_entry_banks_3" submodname="ROB_entry_mem" hier="ROB.ROB_entry_banks_3">
        <cell loc="d,212,12,212,19" name="mem_ext" submodname="mem_64x4" hier="ROB.ROB_entry_banks_3.mem_ext"/>
      </cell>
    </cell>
  </cells>
  <netlist>
    <module loc="d,232,8,232,11" name="ROB" origName="ROB" topModule="1">
      <var loc="d,233,17,233,22" name="clock" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clock"/>
      <var loc="d,234,17,234,22" name="reset" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="reset"/>
      <var loc="d,235,17,235,36" name="io_ROB_packet_ready" dtype_id="1" dir="output" pinIndex="3" vartype="logic" origName="io_ROB_packet_ready"/>
      <var loc="d,236,17,236,36" name="io_ROB_packet_valid" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="io_ROB_packet_valid"/>
      <var loc="d,237,17,237,44" name="io_ROB_packet_bits_fetch_PC" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="io_ROB_packet_bits_fetch_PC"/>
      <var loc="d,238,17,238,78" name="io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready"/>
      <var loc="d,239,17,239,78" name="io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready"/>
      <var loc="d,240,17,240,60" name="io_ROB_packet_bits_decoded_instruction_0_RD" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RD"/>
      <var loc="d,241,17,241,66" name="io_ROB_packet_bits_decoded_instruction_0_RD_valid" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RD_valid"/>
      <var loc="d,242,17,242,61" name="io_ROB_packet_bits_decoded_instruction_0_RS1" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RS1"/>
      <var loc="d,243,17,243,67" name="io_ROB_packet_bits_decoded_instruction_0_RS1_valid" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RS1_valid"/>
      <var loc="d,244,17,244,61" name="io_ROB_packet_bits_decoded_instruction_0_RS2" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RS2"/>
      <var loc="d,245,17,245,67" name="io_ROB_packet_bits_decoded_instruction_0_RS2_valid" dtype_id="1" dir="input" pinIndex="13" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RS2_valid"/>
      <var loc="d,246,17,246,61" name="io_ROB_packet_bits_decoded_instruction_0_IMM" dtype_id="2" dir="input" pinIndex="14" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_IMM"/>
      <var loc="d,247,17,247,64" name="io_ROB_packet_bits_decoded_instruction_0_FUNCT3" dtype_id="4" dir="input" pinIndex="15" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_FUNCT3"/>
      <var loc="d,248,17,248,70" name="io_ROB_packet_bits_decoded_instruction_0_packet_index" dtype_id="5" dir="input" pinIndex="16" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_packet_index"/>
      <var loc="d,249,17,249,67" name="io_ROB_packet_bits_decoded_instruction_0_ROB_index" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_ROB_index"/>
      <var loc="d,250,17,250,73" name="io_ROB_packet_bits_decoded_instruction_0_instructionType" dtype_id="6" dir="input" pinIndex="18" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_instructionType"/>
      <var loc="d,251,17,251,64" name="io_ROB_packet_bits_decoded_instruction_0_portID" dtype_id="7" dir="input" pinIndex="19" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_portID"/>
      <var loc="d,252,17,252,65" name="io_ROB_packet_bits_decoded_instruction_0_RS_type" dtype_id="7" dir="input" pinIndex="20" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_RS_type"/>
      <var loc="d,253,17,253,67" name="io_ROB_packet_bits_decoded_instruction_0_needs_ALU" dtype_id="1" dir="input" pinIndex="21" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_needs_ALU"/>
      <var loc="d,254,17,254,75" name="io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit" dtype_id="1" dir="input" pinIndex="22" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit"/>
      <var loc="d,255,17,255,68" name="io_ROB_packet_bits_decoded_instruction_0_needs_CSRs" dtype_id="1" dir="input" pinIndex="23" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_needs_CSRs"/>
      <var loc="d,256,17,256,66" name="io_ROB_packet_bits_decoded_instruction_0_SUBTRACT" dtype_id="1" dir="input" pinIndex="24" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_SUBTRACT"/>
      <var loc="d,257,17,257,66" name="io_ROB_packet_bits_decoded_instruction_0_MULTIPLY" dtype_id="1" dir="input" pinIndex="25" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_MULTIPLY"/>
      <var loc="d,258,17,258,67" name="io_ROB_packet_bits_decoded_instruction_0_IMMEDIATE" dtype_id="1" dir="input" pinIndex="26" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_IMMEDIATE"/>
      <var loc="d,259,17,259,65" name="io_ROB_packet_bits_decoded_instruction_0_is_load" dtype_id="1" dir="input" pinIndex="27" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_is_load"/>
      <var loc="d,260,17,260,66" name="io_ROB_packet_bits_decoded_instruction_0_is_store" dtype_id="1" dir="input" pinIndex="28" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_0_is_store"/>
      <var loc="d,261,17,261,78" name="io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready" dtype_id="1" dir="input" pinIndex="29" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready"/>
      <var loc="d,262,17,262,78" name="io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready" dtype_id="1" dir="input" pinIndex="30" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready"/>
      <var loc="d,263,17,263,60" name="io_ROB_packet_bits_decoded_instruction_1_RD" dtype_id="3" dir="input" pinIndex="31" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RD"/>
      <var loc="d,264,17,264,66" name="io_ROB_packet_bits_decoded_instruction_1_RD_valid" dtype_id="1" dir="input" pinIndex="32" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RD_valid"/>
      <var loc="d,265,17,265,61" name="io_ROB_packet_bits_decoded_instruction_1_RS1" dtype_id="3" dir="input" pinIndex="33" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RS1"/>
      <var loc="d,266,17,266,67" name="io_ROB_packet_bits_decoded_instruction_1_RS1_valid" dtype_id="1" dir="input" pinIndex="34" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RS1_valid"/>
      <var loc="d,267,17,267,61" name="io_ROB_packet_bits_decoded_instruction_1_RS2" dtype_id="3" dir="input" pinIndex="35" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RS2"/>
      <var loc="d,268,17,268,67" name="io_ROB_packet_bits_decoded_instruction_1_RS2_valid" dtype_id="1" dir="input" pinIndex="36" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RS2_valid"/>
      <var loc="d,269,17,269,61" name="io_ROB_packet_bits_decoded_instruction_1_IMM" dtype_id="2" dir="input" pinIndex="37" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_IMM"/>
      <var loc="d,270,17,270,64" name="io_ROB_packet_bits_decoded_instruction_1_FUNCT3" dtype_id="4" dir="input" pinIndex="38" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_FUNCT3"/>
      <var loc="d,271,17,271,70" name="io_ROB_packet_bits_decoded_instruction_1_packet_index" dtype_id="5" dir="input" pinIndex="39" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_packet_index"/>
      <var loc="d,272,17,272,67" name="io_ROB_packet_bits_decoded_instruction_1_ROB_index" dtype_id="3" dir="input" pinIndex="40" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_ROB_index"/>
      <var loc="d,273,17,273,73" name="io_ROB_packet_bits_decoded_instruction_1_instructionType" dtype_id="6" dir="input" pinIndex="41" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_instructionType"/>
      <var loc="d,274,17,274,64" name="io_ROB_packet_bits_decoded_instruction_1_portID" dtype_id="7" dir="input" pinIndex="42" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_portID"/>
      <var loc="d,275,17,275,65" name="io_ROB_packet_bits_decoded_instruction_1_RS_type" dtype_id="7" dir="input" pinIndex="43" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_RS_type"/>
      <var loc="d,276,17,276,67" name="io_ROB_packet_bits_decoded_instruction_1_needs_ALU" dtype_id="1" dir="input" pinIndex="44" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_needs_ALU"/>
      <var loc="d,277,17,277,75" name="io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit" dtype_id="1" dir="input" pinIndex="45" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit"/>
      <var loc="d,278,17,278,68" name="io_ROB_packet_bits_decoded_instruction_1_needs_CSRs" dtype_id="1" dir="input" pinIndex="46" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_needs_CSRs"/>
      <var loc="d,279,17,279,66" name="io_ROB_packet_bits_decoded_instruction_1_SUBTRACT" dtype_id="1" dir="input" pinIndex="47" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_SUBTRACT"/>
      <var loc="d,280,17,280,66" name="io_ROB_packet_bits_decoded_instruction_1_MULTIPLY" dtype_id="1" dir="input" pinIndex="48" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_MULTIPLY"/>
      <var loc="d,281,17,281,67" name="io_ROB_packet_bits_decoded_instruction_1_IMMEDIATE" dtype_id="1" dir="input" pinIndex="49" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_IMMEDIATE"/>
      <var loc="d,282,17,282,65" name="io_ROB_packet_bits_decoded_instruction_1_is_load" dtype_id="1" dir="input" pinIndex="50" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_is_load"/>
      <var loc="d,283,17,283,66" name="io_ROB_packet_bits_decoded_instruction_1_is_store" dtype_id="1" dir="input" pinIndex="51" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_1_is_store"/>
      <var loc="d,284,17,284,78" name="io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready" dtype_id="1" dir="input" pinIndex="52" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready"/>
      <var loc="d,285,17,285,78" name="io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready" dtype_id="1" dir="input" pinIndex="53" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready"/>
      <var loc="d,286,17,286,60" name="io_ROB_packet_bits_decoded_instruction_2_RD" dtype_id="3" dir="input" pinIndex="54" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RD"/>
      <var loc="d,287,17,287,66" name="io_ROB_packet_bits_decoded_instruction_2_RD_valid" dtype_id="1" dir="input" pinIndex="55" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RD_valid"/>
      <var loc="d,288,17,288,61" name="io_ROB_packet_bits_decoded_instruction_2_RS1" dtype_id="3" dir="input" pinIndex="56" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RS1"/>
      <var loc="d,289,17,289,67" name="io_ROB_packet_bits_decoded_instruction_2_RS1_valid" dtype_id="1" dir="input" pinIndex="57" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RS1_valid"/>
      <var loc="d,290,17,290,61" name="io_ROB_packet_bits_decoded_instruction_2_RS2" dtype_id="3" dir="input" pinIndex="58" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RS2"/>
      <var loc="d,291,17,291,67" name="io_ROB_packet_bits_decoded_instruction_2_RS2_valid" dtype_id="1" dir="input" pinIndex="59" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RS2_valid"/>
      <var loc="d,292,17,292,61" name="io_ROB_packet_bits_decoded_instruction_2_IMM" dtype_id="2" dir="input" pinIndex="60" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_IMM"/>
      <var loc="d,293,17,293,64" name="io_ROB_packet_bits_decoded_instruction_2_FUNCT3" dtype_id="4" dir="input" pinIndex="61" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_FUNCT3"/>
      <var loc="d,294,17,294,70" name="io_ROB_packet_bits_decoded_instruction_2_packet_index" dtype_id="5" dir="input" pinIndex="62" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_packet_index"/>
      <var loc="d,295,17,295,67" name="io_ROB_packet_bits_decoded_instruction_2_ROB_index" dtype_id="3" dir="input" pinIndex="63" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_ROB_index"/>
      <var loc="d,296,17,296,73" name="io_ROB_packet_bits_decoded_instruction_2_instructionType" dtype_id="6" dir="input" pinIndex="64" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_instructionType"/>
      <var loc="d,297,17,297,64" name="io_ROB_packet_bits_decoded_instruction_2_portID" dtype_id="7" dir="input" pinIndex="65" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_portID"/>
      <var loc="d,298,17,298,65" name="io_ROB_packet_bits_decoded_instruction_2_RS_type" dtype_id="7" dir="input" pinIndex="66" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_RS_type"/>
      <var loc="d,299,17,299,67" name="io_ROB_packet_bits_decoded_instruction_2_needs_ALU" dtype_id="1" dir="input" pinIndex="67" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_needs_ALU"/>
      <var loc="d,300,17,300,75" name="io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit" dtype_id="1" dir="input" pinIndex="68" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit"/>
      <var loc="d,301,17,301,68" name="io_ROB_packet_bits_decoded_instruction_2_needs_CSRs" dtype_id="1" dir="input" pinIndex="69" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_needs_CSRs"/>
      <var loc="d,302,17,302,66" name="io_ROB_packet_bits_decoded_instruction_2_SUBTRACT" dtype_id="1" dir="input" pinIndex="70" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_SUBTRACT"/>
      <var loc="d,303,17,303,66" name="io_ROB_packet_bits_decoded_instruction_2_MULTIPLY" dtype_id="1" dir="input" pinIndex="71" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_MULTIPLY"/>
      <var loc="d,304,17,304,67" name="io_ROB_packet_bits_decoded_instruction_2_IMMEDIATE" dtype_id="1" dir="input" pinIndex="72" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_IMMEDIATE"/>
      <var loc="d,305,17,305,65" name="io_ROB_packet_bits_decoded_instruction_2_is_load" dtype_id="1" dir="input" pinIndex="73" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_is_load"/>
      <var loc="d,306,17,306,66" name="io_ROB_packet_bits_decoded_instruction_2_is_store" dtype_id="1" dir="input" pinIndex="74" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_2_is_store"/>
      <var loc="d,307,17,307,78" name="io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready" dtype_id="1" dir="input" pinIndex="75" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready"/>
      <var loc="d,308,17,308,78" name="io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready" dtype_id="1" dir="input" pinIndex="76" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready"/>
      <var loc="d,309,17,309,60" name="io_ROB_packet_bits_decoded_instruction_3_RD" dtype_id="3" dir="input" pinIndex="77" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RD"/>
      <var loc="d,310,17,310,66" name="io_ROB_packet_bits_decoded_instruction_3_RD_valid" dtype_id="1" dir="input" pinIndex="78" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RD_valid"/>
      <var loc="d,311,17,311,61" name="io_ROB_packet_bits_decoded_instruction_3_RS1" dtype_id="3" dir="input" pinIndex="79" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RS1"/>
      <var loc="d,312,17,312,67" name="io_ROB_packet_bits_decoded_instruction_3_RS1_valid" dtype_id="1" dir="input" pinIndex="80" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RS1_valid"/>
      <var loc="d,313,17,313,61" name="io_ROB_packet_bits_decoded_instruction_3_RS2" dtype_id="3" dir="input" pinIndex="81" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RS2"/>
      <var loc="d,314,17,314,67" name="io_ROB_packet_bits_decoded_instruction_3_RS2_valid" dtype_id="1" dir="input" pinIndex="82" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RS2_valid"/>
      <var loc="d,315,17,315,61" name="io_ROB_packet_bits_decoded_instruction_3_IMM" dtype_id="2" dir="input" pinIndex="83" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_IMM"/>
      <var loc="d,316,17,316,64" name="io_ROB_packet_bits_decoded_instruction_3_FUNCT3" dtype_id="4" dir="input" pinIndex="84" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_FUNCT3"/>
      <var loc="d,317,17,317,70" name="io_ROB_packet_bits_decoded_instruction_3_packet_index" dtype_id="5" dir="input" pinIndex="85" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_packet_index"/>
      <var loc="d,318,17,318,67" name="io_ROB_packet_bits_decoded_instruction_3_ROB_index" dtype_id="3" dir="input" pinIndex="86" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_ROB_index"/>
      <var loc="d,319,17,319,73" name="io_ROB_packet_bits_decoded_instruction_3_instructionType" dtype_id="6" dir="input" pinIndex="87" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_instructionType"/>
      <var loc="d,320,17,320,64" name="io_ROB_packet_bits_decoded_instruction_3_portID" dtype_id="7" dir="input" pinIndex="88" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_portID"/>
      <var loc="d,321,17,321,65" name="io_ROB_packet_bits_decoded_instruction_3_RS_type" dtype_id="7" dir="input" pinIndex="89" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_RS_type"/>
      <var loc="d,322,17,322,67" name="io_ROB_packet_bits_decoded_instruction_3_needs_ALU" dtype_id="1" dir="input" pinIndex="90" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_needs_ALU"/>
      <var loc="d,323,17,323,75" name="io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit" dtype_id="1" dir="input" pinIndex="91" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit"/>
      <var loc="d,324,17,324,68" name="io_ROB_packet_bits_decoded_instruction_3_needs_CSRs" dtype_id="1" dir="input" pinIndex="92" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_needs_CSRs"/>
      <var loc="d,325,17,325,66" name="io_ROB_packet_bits_decoded_instruction_3_SUBTRACT" dtype_id="1" dir="input" pinIndex="93" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_SUBTRACT"/>
      <var loc="d,326,17,326,66" name="io_ROB_packet_bits_decoded_instruction_3_MULTIPLY" dtype_id="1" dir="input" pinIndex="94" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_MULTIPLY"/>
      <var loc="d,327,17,327,67" name="io_ROB_packet_bits_decoded_instruction_3_IMMEDIATE" dtype_id="1" dir="input" pinIndex="95" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_IMMEDIATE"/>
      <var loc="d,328,17,328,65" name="io_ROB_packet_bits_decoded_instruction_3_is_load" dtype_id="1" dir="input" pinIndex="96" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_is_load"/>
      <var loc="d,329,17,329,66" name="io_ROB_packet_bits_decoded_instruction_3_is_store" dtype_id="1" dir="input" pinIndex="97" vartype="logic" origName="io_ROB_packet_bits_decoded_instruction_3_is_store"/>
      <var loc="d,330,17,330,48" name="io_ROB_packet_bits_valid_bits_0" dtype_id="1" dir="input" pinIndex="98" vartype="logic" origName="io_ROB_packet_bits_valid_bits_0"/>
      <var loc="d,331,17,331,48" name="io_ROB_packet_bits_valid_bits_1" dtype_id="1" dir="input" pinIndex="99" vartype="logic" origName="io_ROB_packet_bits_valid_bits_1"/>
      <var loc="d,332,17,332,48" name="io_ROB_packet_bits_valid_bits_2" dtype_id="1" dir="input" pinIndex="100" vartype="logic" origName="io_ROB_packet_bits_valid_bits_2"/>
      <var loc="d,333,17,333,48" name="io_ROB_packet_bits_valid_bits_3" dtype_id="1" dir="input" pinIndex="101" vartype="logic" origName="io_ROB_packet_bits_valid_bits_3"/>
      <var loc="d,334,17,334,43" name="io_ROB_packet_bits_RAT_index" dtype_id="5" dir="input" pinIndex="102" vartype="logic" origName="io_ROB_packet_bits_RAT_index"/>
      <var loc="d,335,17,335,38" name="io_FU_outputs_0_valid" dtype_id="1" dir="input" pinIndex="103" vartype="logic" origName="io_FU_outputs_0_valid"/>
      <var loc="d,336,17,336,40" name="io_FU_outputs_0_bits_RD" dtype_id="8" dir="input" pinIndex="104" vartype="logic" origName="io_FU_outputs_0_bits_RD"/>
      <var loc="d,337,17,337,45" name="io_FU_outputs_0_bits_RD_data" dtype_id="2" dir="input" pinIndex="105" vartype="logic" origName="io_FU_outputs_0_bits_RD_data"/>
      <var loc="d,338,17,338,46" name="io_FU_outputs_0_bits_RD_valid" dtype_id="1" dir="input" pinIndex="106" vartype="logic" origName="io_FU_outputs_0_bits_RD_valid"/>
      <var loc="d,339,17,339,52" name="io_FU_outputs_0_bits_instruction_PC" dtype_id="2" dir="input" pinIndex="107" vartype="logic" origName="io_FU_outputs_0_bits_instruction_PC"/>
      <var loc="d,340,17,340,50" name="io_FU_outputs_0_bits_branch_taken" dtype_id="1" dir="input" pinIndex="108" vartype="logic" origName="io_FU_outputs_0_bits_branch_taken"/>
      <var loc="d,341,17,341,52" name="io_FU_outputs_0_bits_target_address" dtype_id="2" dir="input" pinIndex="109" vartype="logic" origName="io_FU_outputs_0_bits_target_address"/>
      <var loc="d,342,17,342,50" name="io_FU_outputs_0_bits_branch_valid" dtype_id="1" dir="input" pinIndex="110" vartype="logic" origName="io_FU_outputs_0_bits_branch_valid"/>
      <var loc="d,343,17,343,47" name="io_FU_outputs_0_bits_ROB_index" dtype_id="3" dir="input" pinIndex="111" vartype="logic" origName="io_FU_outputs_0_bits_ROB_index"/>
      <var loc="d,344,17,344,56" name="io_FU_outputs_0_bits_fetch_packet_index" dtype_id="7" dir="input" pinIndex="112" vartype="logic" origName="io_FU_outputs_0_bits_fetch_packet_index"/>
      <var loc="d,345,17,345,38" name="io_FU_outputs_1_valid" dtype_id="1" dir="input" pinIndex="113" vartype="logic" origName="io_FU_outputs_1_valid"/>
      <var loc="d,346,17,346,40" name="io_FU_outputs_1_bits_RD" dtype_id="8" dir="input" pinIndex="114" vartype="logic" origName="io_FU_outputs_1_bits_RD"/>
      <var loc="d,347,17,347,45" name="io_FU_outputs_1_bits_RD_data" dtype_id="2" dir="input" pinIndex="115" vartype="logic" origName="io_FU_outputs_1_bits_RD_data"/>
      <var loc="d,348,17,348,46" name="io_FU_outputs_1_bits_RD_valid" dtype_id="1" dir="input" pinIndex="116" vartype="logic" origName="io_FU_outputs_1_bits_RD_valid"/>
      <var loc="d,349,17,349,52" name="io_FU_outputs_1_bits_instruction_PC" dtype_id="2" dir="input" pinIndex="117" vartype="logic" origName="io_FU_outputs_1_bits_instruction_PC"/>
      <var loc="d,350,17,350,50" name="io_FU_outputs_1_bits_branch_taken" dtype_id="1" dir="input" pinIndex="118" vartype="logic" origName="io_FU_outputs_1_bits_branch_taken"/>
      <var loc="d,351,17,351,52" name="io_FU_outputs_1_bits_target_address" dtype_id="2" dir="input" pinIndex="119" vartype="logic" origName="io_FU_outputs_1_bits_target_address"/>
      <var loc="d,352,17,352,50" name="io_FU_outputs_1_bits_branch_valid" dtype_id="1" dir="input" pinIndex="120" vartype="logic" origName="io_FU_outputs_1_bits_branch_valid"/>
      <var loc="d,353,17,353,47" name="io_FU_outputs_1_bits_ROB_index" dtype_id="3" dir="input" pinIndex="121" vartype="logic" origName="io_FU_outputs_1_bits_ROB_index"/>
      <var loc="d,354,17,354,56" name="io_FU_outputs_1_bits_fetch_packet_index" dtype_id="7" dir="input" pinIndex="122" vartype="logic" origName="io_FU_outputs_1_bits_fetch_packet_index"/>
      <var loc="d,355,17,355,38" name="io_FU_outputs_2_valid" dtype_id="1" dir="input" pinIndex="123" vartype="logic" origName="io_FU_outputs_2_valid"/>
      <var loc="d,356,17,356,40" name="io_FU_outputs_2_bits_RD" dtype_id="8" dir="input" pinIndex="124" vartype="logic" origName="io_FU_outputs_2_bits_RD"/>
      <var loc="d,357,17,357,45" name="io_FU_outputs_2_bits_RD_data" dtype_id="2" dir="input" pinIndex="125" vartype="logic" origName="io_FU_outputs_2_bits_RD_data"/>
      <var loc="d,358,17,358,46" name="io_FU_outputs_2_bits_RD_valid" dtype_id="1" dir="input" pinIndex="126" vartype="logic" origName="io_FU_outputs_2_bits_RD_valid"/>
      <var loc="d,359,17,359,52" name="io_FU_outputs_2_bits_instruction_PC" dtype_id="2" dir="input" pinIndex="127" vartype="logic" origName="io_FU_outputs_2_bits_instruction_PC"/>
      <var loc="d,360,17,360,50" name="io_FU_outputs_2_bits_branch_taken" dtype_id="1" dir="input" pinIndex="128" vartype="logic" origName="io_FU_outputs_2_bits_branch_taken"/>
      <var loc="d,361,17,361,52" name="io_FU_outputs_2_bits_target_address" dtype_id="2" dir="input" pinIndex="129" vartype="logic" origName="io_FU_outputs_2_bits_target_address"/>
      <var loc="d,362,17,362,50" name="io_FU_outputs_2_bits_branch_valid" dtype_id="1" dir="input" pinIndex="130" vartype="logic" origName="io_FU_outputs_2_bits_branch_valid"/>
      <var loc="d,363,17,363,47" name="io_FU_outputs_2_bits_ROB_index" dtype_id="3" dir="input" pinIndex="131" vartype="logic" origName="io_FU_outputs_2_bits_ROB_index"/>
      <var loc="d,364,17,364,56" name="io_FU_outputs_2_bits_fetch_packet_index" dtype_id="7" dir="input" pinIndex="132" vartype="logic" origName="io_FU_outputs_2_bits_fetch_packet_index"/>
      <var loc="d,365,17,365,38" name="io_FU_outputs_3_valid" dtype_id="1" dir="input" pinIndex="133" vartype="logic" origName="io_FU_outputs_3_valid"/>
      <var loc="d,366,17,366,40" name="io_FU_outputs_3_bits_RD" dtype_id="8" dir="input" pinIndex="134" vartype="logic" origName="io_FU_outputs_3_bits_RD"/>
      <var loc="d,367,17,367,45" name="io_FU_outputs_3_bits_RD_data" dtype_id="2" dir="input" pinIndex="135" vartype="logic" origName="io_FU_outputs_3_bits_RD_data"/>
      <var loc="d,368,17,368,46" name="io_FU_outputs_3_bits_RD_valid" dtype_id="1" dir="input" pinIndex="136" vartype="logic" origName="io_FU_outputs_3_bits_RD_valid"/>
      <var loc="d,369,17,369,52" name="io_FU_outputs_3_bits_instruction_PC" dtype_id="2" dir="input" pinIndex="137" vartype="logic" origName="io_FU_outputs_3_bits_instruction_PC"/>
      <var loc="d,370,17,370,50" name="io_FU_outputs_3_bits_branch_taken" dtype_id="1" dir="input" pinIndex="138" vartype="logic" origName="io_FU_outputs_3_bits_branch_taken"/>
      <var loc="d,371,17,371,52" name="io_FU_outputs_3_bits_target_address" dtype_id="2" dir="input" pinIndex="139" vartype="logic" origName="io_FU_outputs_3_bits_target_address"/>
      <var loc="d,372,17,372,50" name="io_FU_outputs_3_bits_branch_valid" dtype_id="1" dir="input" pinIndex="140" vartype="logic" origName="io_FU_outputs_3_bits_branch_valid"/>
      <var loc="d,373,17,373,47" name="io_FU_outputs_3_bits_ROB_index" dtype_id="3" dir="input" pinIndex="141" vartype="logic" origName="io_FU_outputs_3_bits_ROB_index"/>
      <var loc="d,374,17,374,56" name="io_FU_outputs_3_bits_fetch_packet_index" dtype_id="7" dir="input" pinIndex="142" vartype="logic" origName="io_FU_outputs_3_bits_fetch_packet_index"/>
      <var loc="d,375,17,375,36" name="io_ROB_output_valid" dtype_id="1" dir="output" pinIndex="143" vartype="logic" origName="io_ROB_output_valid"/>
      <var loc="d,376,17,376,44" name="io_ROB_output_bits_fetch_PC" dtype_id="2" dir="output" pinIndex="144" vartype="logic" origName="io_ROB_output_bits_fetch_PC"/>
      <var loc="d,377,17,377,43" name="io_ROB_output_bits_RAT_index" dtype_id="5" dir="output" pinIndex="145" vartype="logic" origName="io_ROB_output_bits_RAT_index"/>
      <var loc="d,378,17,378,55" name="io_ROB_output_bits_ROB_entries_0_valid" dtype_id="1" dir="output" pinIndex="146" vartype="logic" origName="io_ROB_output_bits_ROB_entries_0_valid"/>
      <var loc="d,379,17,379,59" name="io_ROB_output_bits_ROB_entries_0_is_branch" dtype_id="1" dir="output" pinIndex="147" vartype="logic" origName="io_ROB_output_bits_ROB_entries_0_is_branch"/>
      <var loc="d,380,17,380,57" name="io_ROB_output_bits_ROB_entries_0_is_load" dtype_id="1" dir="output" pinIndex="148" vartype="logic" origName="io_ROB_output_bits_ROB_entries_0_is_load"/>
      <var loc="d,381,17,381,58" name="io_ROB_output_bits_ROB_entries_0_is_store" dtype_id="1" dir="output" pinIndex="149" vartype="logic" origName="io_ROB_output_bits_ROB_entries_0_is_store"/>
      <var loc="d,382,17,382,55" name="io_ROB_output_bits_ROB_entries_1_valid" dtype_id="1" dir="output" pinIndex="150" vartype="logic" origName="io_ROB_output_bits_ROB_entries_1_valid"/>
      <var loc="d,383,17,383,59" name="io_ROB_output_bits_ROB_entries_1_is_branch" dtype_id="1" dir="output" pinIndex="151" vartype="logic" origName="io_ROB_output_bits_ROB_entries_1_is_branch"/>
      <var loc="d,384,17,384,57" name="io_ROB_output_bits_ROB_entries_1_is_load" dtype_id="1" dir="output" pinIndex="152" vartype="logic" origName="io_ROB_output_bits_ROB_entries_1_is_load"/>
      <var loc="d,385,17,385,58" name="io_ROB_output_bits_ROB_entries_1_is_store" dtype_id="1" dir="output" pinIndex="153" vartype="logic" origName="io_ROB_output_bits_ROB_entries_1_is_store"/>
      <var loc="d,386,17,386,55" name="io_ROB_output_bits_ROB_entries_2_valid" dtype_id="1" dir="output" pinIndex="154" vartype="logic" origName="io_ROB_output_bits_ROB_entries_2_valid"/>
      <var loc="d,387,17,387,59" name="io_ROB_output_bits_ROB_entries_2_is_branch" dtype_id="1" dir="output" pinIndex="155" vartype="logic" origName="io_ROB_output_bits_ROB_entries_2_is_branch"/>
      <var loc="d,388,17,388,57" name="io_ROB_output_bits_ROB_entries_2_is_load" dtype_id="1" dir="output" pinIndex="156" vartype="logic" origName="io_ROB_output_bits_ROB_entries_2_is_load"/>
      <var loc="d,389,17,389,58" name="io_ROB_output_bits_ROB_entries_2_is_store" dtype_id="1" dir="output" pinIndex="157" vartype="logic" origName="io_ROB_output_bits_ROB_entries_2_is_store"/>
      <var loc="d,390,17,390,55" name="io_ROB_output_bits_ROB_entries_3_valid" dtype_id="1" dir="output" pinIndex="158" vartype="logic" origName="io_ROB_output_bits_ROB_entries_3_valid"/>
      <var loc="d,391,17,391,59" name="io_ROB_output_bits_ROB_entries_3_is_branch" dtype_id="1" dir="output" pinIndex="159" vartype="logic" origName="io_ROB_output_bits_ROB_entries_3_is_branch"/>
      <var loc="d,392,17,392,57" name="io_ROB_output_bits_ROB_entries_3_is_load" dtype_id="1" dir="output" pinIndex="160" vartype="logic" origName="io_ROB_output_bits_ROB_entries_3_is_load"/>
      <var loc="d,393,17,393,58" name="io_ROB_output_bits_ROB_entries_3_is_store" dtype_id="1" dir="output" pinIndex="161" vartype="logic" origName="io_ROB_output_bits_ROB_entries_3_is_store"/>
      <var loc="d,394,17,394,32" name="io_commit_valid" dtype_id="1" dir="input" pinIndex="162" vartype="logic" origName="io_commit_valid"/>
      <var loc="d,395,17,395,35" name="io_commit_fetch_PC" dtype_id="2" dir="input" pinIndex="163" vartype="logic" origName="io_commit_fetch_PC"/>
      <var loc="d,396,17,396,31" name="io_commit_T_NT" dtype_id="1" dir="input" pinIndex="164" vartype="logic" origName="io_commit_T_NT"/>
      <var loc="d,397,17,397,34" name="io_commit_br_type" dtype_id="4" dir="input" pinIndex="165" vartype="logic" origName="io_commit_br_type"/>
      <var loc="d,398,17,398,45" name="io_commit_fetch_packet_index" dtype_id="7" dir="input" pinIndex="166" vartype="logic" origName="io_commit_fetch_packet_index"/>
      <var loc="d,399,17,399,43" name="io_commit_is_misprediction" dtype_id="1" dir="input" pinIndex="167" vartype="logic" origName="io_commit_is_misprediction"/>
      <var loc="d,400,17,400,38" name="io_commit_expected_PC" dtype_id="2" dir="input" pinIndex="168" vartype="logic" origName="io_commit_expected_PC"/>
      <var loc="d,401,17,401,30" name="io_commit_GHR" dtype_id="9" dir="input" pinIndex="169" vartype="logic" origName="io_commit_GHR"/>
      <var loc="d,402,17,402,30" name="io_commit_TOS" dtype_id="10" dir="input" pinIndex="170" vartype="logic" origName="io_commit_TOS"/>
      <var loc="d,403,17,403,31" name="io_commit_NEXT" dtype_id="10" dir="input" pinIndex="171" vartype="logic" origName="io_commit_NEXT"/>
      <var loc="d,404,17,404,34" name="io_commit_RAT_index" dtype_id="5" dir="input" pinIndex="172" vartype="logic" origName="io_commit_RAT_index"/>
      <var loc="d,405,17,405,37" name="io_PC_file_exec_addr" dtype_id="3" dir="input" pinIndex="173" vartype="logic" origName="io_PC_file_exec_addr"/>
      <var loc="d,406,17,406,37" name="io_PC_file_exec_data" dtype_id="3" dir="output" pinIndex="174" vartype="logic" origName="io_PC_file_exec_data"/>
      <var loc="d,410,15,410,48" name="_ROB_WB_banks_3_io_readDataG_busy" dtype_id="1" vartype="logic" origName="_ROB_WB_banks_3_io_readDataG_busy"/>
      <var loc="d,411,15,411,48" name="_ROB_WB_banks_2_io_readDataG_busy" dtype_id="1" vartype="logic" origName="_ROB_WB_banks_2_io_readDataG_busy"/>
      <var loc="d,412,15,412,48" name="_ROB_WB_banks_1_io_readDataG_busy" dtype_id="1" vartype="logic" origName="_ROB_WB_banks_1_io_readDataG_busy"/>
      <var loc="d,413,15,413,48" name="_ROB_WB_banks_0_io_readDataG_busy" dtype_id="1" vartype="logic" origName="_ROB_WB_banks_0_io_readDataG_busy"/>
      <var loc="d,414,15,414,48" name="_shared_mem_io_readDataC_fetch_PC" dtype_id="2" vartype="logic" origName="_shared_mem_io_readDataC_fetch_PC"/>
      <var loc="d,415,15,415,28" name="front_pointer" dtype_id="10" vartype="logic" origName="front_pointer"/>
      <var loc="d,416,15,416,23" name="allocate" dtype_id="1" vartype="logic" origName="allocate"/>
      <always loc="d,418,3,418,9">
        <sentree loc="d,418,10,418,11">
          <senitem loc="d,418,12,418,19" edgeType="POS">
            <varref loc="d,418,20,418,25" name="clock" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,418,27,418,32">
          <assigndly loc="d,420,21,420,23" dtype_id="10">
            <cond loc="d,420,24,420,28" dtype_id="10">
              <varref loc="d,419,9,419,14" name="reset" dtype_id="1"/>
              <const loc="d,420,24,420,28" name="7&apos;h0" dtype_id="10"/>
              <add loc="d,422,38,422,39" dtype_id="10">
                <varref loc="d,422,24,422,37" name="front_pointer" dtype_id="10"/>
                <extend loc="d,422,45,422,46" dtype_id="10" width="7" widthminv="1">
                  <varref loc="d,422,47,422,55" name="allocate" dtype_id="1"/>
                </extend>
              </add>
            </cond>
            <varref loc="d,420,7,420,20" name="front_pointer" dtype_id="10"/>
          </assigndly>
        </begin>
      </always>
      <instance loc="d,424,18,424,28" name="shared_mem" defName="ROB_shared_mem" origName="shared_mem">
        <port loc="d,425,6,425,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,425,31,425,36" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,426,6,426,14" name="io_addrA" direction="in" portIndex="2">
          <sel loc="d,426,44,426,45" dtype_id="3">
            <varref loc="d,426,31,426,44" name="front_pointer" dtype_id="10"/>
            <const loc="d,426,47,426,48" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,426,45,426,46" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,427,6,427,29" name="io_writeDataA_row_valid" direction="in" portIndex="3">
          <varref loc="d,427,31,427,50" name="io_ROB_packet_valid" dtype_id="1"/>
        </port>
        <port loc="d,428,6,428,28" name="io_writeDataA_fetch_PC" direction="in" portIndex="4">
          <varref loc="d,428,31,428,58" name="io_ROB_packet_bits_fetch_PC" dtype_id="2"/>
        </port>
        <port loc="d,429,6,429,27" name="io_writeDataA_RAT_index" direction="in" portIndex="5">
          <varref loc="d,429,31,429,57" name="io_ROB_packet_bits_RAT_index" dtype_id="5"/>
        </port>
        <port loc="d,430,6,430,21" name="io_writeEnableA" direction="in" portIndex="6">
          <varref loc="d,430,31,430,39" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,431,6,431,14" name="io_addrB" direction="in" portIndex="7">
          <sel loc="d,431,44,431,45" dtype_id="3">
            <varref loc="d,431,31,431,44" name="front_pointer" dtype_id="10"/>
            <const loc="d,431,47,431,48" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,431,45,431,46" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,432,6,432,27" name="io_readDataB_fetch_PC" direction="out" portIndex="8">
          <varref loc="d,432,31,432,58" name="io_ROB_output_bits_fetch_PC" dtype_id="2"/>
        </port>
        <port loc="d,433,6,433,26" name="io_readDataB_RAT_index" direction="out" portIndex="9">
          <varref loc="d,433,31,433,57" name="io_ROB_output_bits_RAT_index" dtype_id="5"/>
        </port>
        <port loc="d,434,6,434,14" name="io_addrC" direction="in" portIndex="10">
          <varref loc="d,434,31,434,51" name="io_PC_file_exec_addr" dtype_id="3"/>
        </port>
        <port loc="d,435,6,435,27" name="io_readDataC_fetch_PC" direction="out" portIndex="11">
          <varref loc="d,435,31,435,64" name="_shared_mem_io_readDataC_fetch_PC" dtype_id="2"/>
        </port>
      </instance>
      <instance loc="d,437,14,437,28" name="ROB_WB_banks_0" defName="ROB_WB_mem" origName="ROB_WB_banks_0">
        <port loc="d,438,6,438,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,438,25,438,30" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,439,6,439,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,439,25,439,29" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,440,6,440,21" name="io_writeEnableA" direction="in" portIndex="3">
          <varref loc="d,440,25,440,33" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,441,6,441,14" name="io_addrB" direction="in" portIndex="4">
          <varref loc="d,441,25,441,55" name="io_FU_outputs_0_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,442,6,442,21" name="io_writeEnableB" direction="in" portIndex="5">
          <varref loc="d,442,25,442,46" name="io_FU_outputs_0_valid" dtype_id="1"/>
        </port>
        <port loc="d,443,6,443,14" name="io_addrC" direction="in" portIndex="6">
          <varref loc="d,443,25,443,55" name="io_FU_outputs_0_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,444,6,444,21" name="io_writeEnableC" direction="in" portIndex="7">
          <varref loc="d,444,25,444,46" name="io_FU_outputs_0_valid" dtype_id="1"/>
        </port>
        <port loc="d,445,6,445,14" name="io_addrD" direction="in" portIndex="8">
          <varref loc="d,445,25,445,55" name="io_FU_outputs_0_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,446,6,446,21" name="io_writeEnableD" direction="in" portIndex="9">
          <varref loc="d,446,25,446,46" name="io_FU_outputs_0_valid" dtype_id="1"/>
        </port>
        <port loc="d,447,6,447,14" name="io_addrE" direction="in" portIndex="10">
          <varref loc="d,447,25,447,55" name="io_FU_outputs_0_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,448,6,448,21" name="io_writeEnableE" direction="in" portIndex="11">
          <varref loc="d,448,25,448,46" name="io_FU_outputs_0_valid" dtype_id="1"/>
        </port>
        <port loc="d,449,6,449,14" name="io_addrG" direction="in" portIndex="12">
          <sel loc="d,449,38,449,39" dtype_id="3">
            <varref loc="d,449,25,449,38" name="front_pointer" dtype_id="10"/>
            <const loc="d,449,41,449,42" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,449,39,449,40" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,450,6,450,23" name="io_readDataG_busy" direction="out" portIndex="13">
          <varref loc="d,450,25,450,58" name="_ROB_WB_banks_0_io_readDataG_busy" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,452,14,452,28" name="ROB_WB_banks_1" defName="ROB_WB_mem" origName="ROB_WB_banks_1">
        <port loc="d,453,6,453,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,453,25,453,30" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,454,6,454,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,454,25,454,29" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,455,6,455,21" name="io_writeEnableA" direction="in" portIndex="3">
          <varref loc="d,455,25,455,33" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,456,6,456,14" name="io_addrB" direction="in" portIndex="4">
          <varref loc="d,456,25,456,55" name="io_FU_outputs_1_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,457,6,457,21" name="io_writeEnableB" direction="in" portIndex="5">
          <varref loc="d,457,25,457,46" name="io_FU_outputs_1_valid" dtype_id="1"/>
        </port>
        <port loc="d,458,6,458,14" name="io_addrC" direction="in" portIndex="6">
          <varref loc="d,458,25,458,55" name="io_FU_outputs_1_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,459,6,459,21" name="io_writeEnableC" direction="in" portIndex="7">
          <varref loc="d,459,25,459,46" name="io_FU_outputs_1_valid" dtype_id="1"/>
        </port>
        <port loc="d,460,6,460,14" name="io_addrD" direction="in" portIndex="8">
          <varref loc="d,460,25,460,55" name="io_FU_outputs_1_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,461,6,461,21" name="io_writeEnableD" direction="in" portIndex="9">
          <varref loc="d,461,25,461,46" name="io_FU_outputs_1_valid" dtype_id="1"/>
        </port>
        <port loc="d,462,6,462,14" name="io_addrE" direction="in" portIndex="10">
          <varref loc="d,462,25,462,55" name="io_FU_outputs_1_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,463,6,463,21" name="io_writeEnableE" direction="in" portIndex="11">
          <varref loc="d,463,25,463,46" name="io_FU_outputs_1_valid" dtype_id="1"/>
        </port>
        <port loc="d,464,6,464,14" name="io_addrG" direction="in" portIndex="12">
          <sel loc="d,464,38,464,39" dtype_id="3">
            <varref loc="d,464,25,464,38" name="front_pointer" dtype_id="10"/>
            <const loc="d,464,41,464,42" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,464,39,464,40" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,465,6,465,23" name="io_readDataG_busy" direction="out" portIndex="13">
          <varref loc="d,465,25,465,58" name="_ROB_WB_banks_1_io_readDataG_busy" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,467,14,467,28" name="ROB_WB_banks_2" defName="ROB_WB_mem" origName="ROB_WB_banks_2">
        <port loc="d,468,6,468,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,468,25,468,30" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,469,6,469,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,469,25,469,29" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,470,6,470,21" name="io_writeEnableA" direction="in" portIndex="3">
          <varref loc="d,470,25,470,33" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,471,6,471,14" name="io_addrB" direction="in" portIndex="4">
          <varref loc="d,471,25,471,55" name="io_FU_outputs_2_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,472,6,472,21" name="io_writeEnableB" direction="in" portIndex="5">
          <varref loc="d,472,25,472,46" name="io_FU_outputs_2_valid" dtype_id="1"/>
        </port>
        <port loc="d,473,6,473,14" name="io_addrC" direction="in" portIndex="6">
          <varref loc="d,473,25,473,55" name="io_FU_outputs_2_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,474,6,474,21" name="io_writeEnableC" direction="in" portIndex="7">
          <varref loc="d,474,25,474,46" name="io_FU_outputs_2_valid" dtype_id="1"/>
        </port>
        <port loc="d,475,6,475,14" name="io_addrD" direction="in" portIndex="8">
          <varref loc="d,475,25,475,55" name="io_FU_outputs_2_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,476,6,476,21" name="io_writeEnableD" direction="in" portIndex="9">
          <varref loc="d,476,25,476,46" name="io_FU_outputs_2_valid" dtype_id="1"/>
        </port>
        <port loc="d,477,6,477,14" name="io_addrE" direction="in" portIndex="10">
          <varref loc="d,477,25,477,55" name="io_FU_outputs_2_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,478,6,478,21" name="io_writeEnableE" direction="in" portIndex="11">
          <varref loc="d,478,25,478,46" name="io_FU_outputs_2_valid" dtype_id="1"/>
        </port>
        <port loc="d,479,6,479,14" name="io_addrG" direction="in" portIndex="12">
          <sel loc="d,479,38,479,39" dtype_id="3">
            <varref loc="d,479,25,479,38" name="front_pointer" dtype_id="10"/>
            <const loc="d,479,41,479,42" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,479,39,479,40" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,480,6,480,23" name="io_readDataG_busy" direction="out" portIndex="13">
          <varref loc="d,480,25,480,58" name="_ROB_WB_banks_2_io_readDataG_busy" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,482,14,482,28" name="ROB_WB_banks_3" defName="ROB_WB_mem" origName="ROB_WB_banks_3">
        <port loc="d,483,6,483,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,483,25,483,30" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,484,6,484,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,484,25,484,29" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,485,6,485,21" name="io_writeEnableA" direction="in" portIndex="3">
          <varref loc="d,485,25,485,33" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,486,6,486,14" name="io_addrB" direction="in" portIndex="4">
          <varref loc="d,486,25,486,55" name="io_FU_outputs_3_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,487,6,487,21" name="io_writeEnableB" direction="in" portIndex="5">
          <varref loc="d,487,25,487,46" name="io_FU_outputs_3_valid" dtype_id="1"/>
        </port>
        <port loc="d,488,6,488,14" name="io_addrC" direction="in" portIndex="6">
          <varref loc="d,488,25,488,55" name="io_FU_outputs_3_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,489,6,489,21" name="io_writeEnableC" direction="in" portIndex="7">
          <varref loc="d,489,25,489,46" name="io_FU_outputs_3_valid" dtype_id="1"/>
        </port>
        <port loc="d,490,6,490,14" name="io_addrD" direction="in" portIndex="8">
          <varref loc="d,490,25,490,55" name="io_FU_outputs_3_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,491,6,491,21" name="io_writeEnableD" direction="in" portIndex="9">
          <varref loc="d,491,25,491,46" name="io_FU_outputs_3_valid" dtype_id="1"/>
        </port>
        <port loc="d,492,6,492,14" name="io_addrE" direction="in" portIndex="10">
          <varref loc="d,492,25,492,55" name="io_FU_outputs_3_bits_ROB_index" dtype_id="3"/>
        </port>
        <port loc="d,493,6,493,21" name="io_writeEnableE" direction="in" portIndex="11">
          <varref loc="d,493,25,493,46" name="io_FU_outputs_3_valid" dtype_id="1"/>
        </port>
        <port loc="d,494,6,494,14" name="io_addrG" direction="in" portIndex="12">
          <sel loc="d,494,38,494,39" dtype_id="3">
            <varref loc="d,494,25,494,38" name="front_pointer" dtype_id="10"/>
            <const loc="d,494,41,494,42" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,494,39,494,40" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,495,6,495,23" name="io_readDataG_busy" direction="out" portIndex="13">
          <varref loc="d,495,25,495,58" name="_ROB_WB_banks_3_io_readDataG_busy" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,497,17,497,34" name="ROB_entry_banks_0" defName="ROB_entry_mem" origName="ROB_entry_banks_0">
        <port loc="d,498,6,498,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,498,31,498,36" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,499,6,499,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,499,31,499,35" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,500,6,500,25" name="io_writeDataA_valid" direction="in" portIndex="3">
          <varref loc="d,500,31,500,62" name="io_ROB_packet_bits_valid_bits_0" dtype_id="1"/>
        </port>
        <port loc="d,501,6,501,29" name="io_writeDataA_is_branch" direction="in" portIndex="4">
          <varref loc="d,501,31,501,89" name="io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit" dtype_id="1"/>
        </port>
        <port loc="d,502,6,502,27" name="io_writeDataA_is_load" direction="in" portIndex="5">
          <varref loc="d,502,31,502,79" name="io_ROB_packet_bits_decoded_instruction_0_is_load" dtype_id="1"/>
        </port>
        <port loc="d,503,6,503,28" name="io_writeDataA_is_store" direction="in" portIndex="6">
          <varref loc="d,503,31,503,80" name="io_ROB_packet_bits_decoded_instruction_0_is_store" dtype_id="1"/>
        </port>
        <port loc="d,504,6,504,21" name="io_writeEnableA" direction="in" portIndex="7">
          <varref loc="d,504,31,504,39" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,505,6,505,14" name="io_addrB" direction="in" portIndex="8">
          <sel loc="d,505,44,505,45" dtype_id="3">
            <varref loc="d,505,31,505,44" name="front_pointer" dtype_id="10"/>
            <const loc="d,505,47,505,48" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,505,45,505,46" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,506,6,506,24" name="io_readDataB_valid" direction="out" portIndex="9">
          <varref loc="d,506,31,506,69" name="io_ROB_output_bits_ROB_entries_0_valid" dtype_id="1"/>
        </port>
        <port loc="d,507,6,507,28" name="io_readDataB_is_branch" direction="out" portIndex="10">
          <varref loc="d,507,31,507,73" name="io_ROB_output_bits_ROB_entries_0_is_branch" dtype_id="1"/>
        </port>
        <port loc="d,508,6,508,26" name="io_readDataB_is_load" direction="out" portIndex="11">
          <varref loc="d,508,31,508,71" name="io_ROB_output_bits_ROB_entries_0_is_load" dtype_id="1"/>
        </port>
        <port loc="d,509,6,509,27" name="io_readDataB_is_store" direction="out" portIndex="12">
          <varref loc="d,509,31,509,72" name="io_ROB_output_bits_ROB_entries_0_is_store" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,511,17,511,34" name="ROB_entry_banks_1" defName="ROB_entry_mem" origName="ROB_entry_banks_1">
        <port loc="d,512,6,512,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,512,31,512,36" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,513,6,513,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,513,31,513,35" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,514,6,514,25" name="io_writeDataA_valid" direction="in" portIndex="3">
          <varref loc="d,514,31,514,62" name="io_ROB_packet_bits_valid_bits_1" dtype_id="1"/>
        </port>
        <port loc="d,515,6,515,29" name="io_writeDataA_is_branch" direction="in" portIndex="4">
          <varref loc="d,515,31,515,89" name="io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit" dtype_id="1"/>
        </port>
        <port loc="d,516,6,516,27" name="io_writeDataA_is_load" direction="in" portIndex="5">
          <varref loc="d,516,31,516,79" name="io_ROB_packet_bits_decoded_instruction_1_is_load" dtype_id="1"/>
        </port>
        <port loc="d,517,6,517,28" name="io_writeDataA_is_store" direction="in" portIndex="6">
          <varref loc="d,517,31,517,80" name="io_ROB_packet_bits_decoded_instruction_1_is_store" dtype_id="1"/>
        </port>
        <port loc="d,518,6,518,21" name="io_writeEnableA" direction="in" portIndex="7">
          <varref loc="d,518,31,518,39" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,519,6,519,14" name="io_addrB" direction="in" portIndex="8">
          <sel loc="d,519,44,519,45" dtype_id="3">
            <varref loc="d,519,31,519,44" name="front_pointer" dtype_id="10"/>
            <const loc="d,519,47,519,48" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,519,45,519,46" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,520,6,520,24" name="io_readDataB_valid" direction="out" portIndex="9">
          <varref loc="d,520,31,520,69" name="io_ROB_output_bits_ROB_entries_1_valid" dtype_id="1"/>
        </port>
        <port loc="d,521,6,521,28" name="io_readDataB_is_branch" direction="out" portIndex="10">
          <varref loc="d,521,31,521,73" name="io_ROB_output_bits_ROB_entries_1_is_branch" dtype_id="1"/>
        </port>
        <port loc="d,522,6,522,26" name="io_readDataB_is_load" direction="out" portIndex="11">
          <varref loc="d,522,31,522,71" name="io_ROB_output_bits_ROB_entries_1_is_load" dtype_id="1"/>
        </port>
        <port loc="d,523,6,523,27" name="io_readDataB_is_store" direction="out" portIndex="12">
          <varref loc="d,523,31,523,72" name="io_ROB_output_bits_ROB_entries_1_is_store" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,525,17,525,34" name="ROB_entry_banks_2" defName="ROB_entry_mem" origName="ROB_entry_banks_2">
        <port loc="d,526,6,526,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,526,31,526,36" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,527,6,527,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,527,31,527,35" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,528,6,528,25" name="io_writeDataA_valid" direction="in" portIndex="3">
          <varref loc="d,528,31,528,62" name="io_ROB_packet_bits_valid_bits_2" dtype_id="1"/>
        </port>
        <port loc="d,529,6,529,29" name="io_writeDataA_is_branch" direction="in" portIndex="4">
          <varref loc="d,529,31,529,89" name="io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit" dtype_id="1"/>
        </port>
        <port loc="d,530,6,530,27" name="io_writeDataA_is_load" direction="in" portIndex="5">
          <varref loc="d,530,31,530,79" name="io_ROB_packet_bits_decoded_instruction_2_is_load" dtype_id="1"/>
        </port>
        <port loc="d,531,6,531,28" name="io_writeDataA_is_store" direction="in" portIndex="6">
          <varref loc="d,531,31,531,80" name="io_ROB_packet_bits_decoded_instruction_2_is_store" dtype_id="1"/>
        </port>
        <port loc="d,532,6,532,21" name="io_writeEnableA" direction="in" portIndex="7">
          <varref loc="d,532,31,532,39" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,533,6,533,14" name="io_addrB" direction="in" portIndex="8">
          <sel loc="d,533,44,533,45" dtype_id="3">
            <varref loc="d,533,31,533,44" name="front_pointer" dtype_id="10"/>
            <const loc="d,533,47,533,48" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,533,45,533,46" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,534,6,534,24" name="io_readDataB_valid" direction="out" portIndex="9">
          <varref loc="d,534,31,534,69" name="io_ROB_output_bits_ROB_entries_2_valid" dtype_id="1"/>
        </port>
        <port loc="d,535,6,535,28" name="io_readDataB_is_branch" direction="out" portIndex="10">
          <varref loc="d,535,31,535,73" name="io_ROB_output_bits_ROB_entries_2_is_branch" dtype_id="1"/>
        </port>
        <port loc="d,536,6,536,26" name="io_readDataB_is_load" direction="out" portIndex="11">
          <varref loc="d,536,31,536,71" name="io_ROB_output_bits_ROB_entries_2_is_load" dtype_id="1"/>
        </port>
        <port loc="d,537,6,537,27" name="io_readDataB_is_store" direction="out" portIndex="12">
          <varref loc="d,537,31,537,72" name="io_ROB_output_bits_ROB_entries_2_is_store" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="d,539,17,539,34" name="ROB_entry_banks_3" defName="ROB_entry_mem" origName="ROB_entry_banks_3">
        <port loc="d,540,6,540,11" name="clock" direction="in" portIndex="1">
          <varref loc="d,540,31,540,36" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,541,6,541,14" name="io_addrA" direction="in" portIndex="2">
          <const loc="d,541,31,541,35" name="6&apos;h0" dtype_id="3"/>
        </port>
        <port loc="d,542,6,542,25" name="io_writeDataA_valid" direction="in" portIndex="3">
          <varref loc="d,542,31,542,62" name="io_ROB_packet_bits_valid_bits_3" dtype_id="1"/>
        </port>
        <port loc="d,543,6,543,29" name="io_writeDataA_is_branch" direction="in" portIndex="4">
          <varref loc="d,543,31,543,89" name="io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit" dtype_id="1"/>
        </port>
        <port loc="d,544,6,544,27" name="io_writeDataA_is_load" direction="in" portIndex="5">
          <varref loc="d,544,31,544,79" name="io_ROB_packet_bits_decoded_instruction_3_is_load" dtype_id="1"/>
        </port>
        <port loc="d,545,6,545,28" name="io_writeDataA_is_store" direction="in" portIndex="6">
          <varref loc="d,545,31,545,80" name="io_ROB_packet_bits_decoded_instruction_3_is_store" dtype_id="1"/>
        </port>
        <port loc="d,546,6,546,21" name="io_writeEnableA" direction="in" portIndex="7">
          <varref loc="d,546,31,546,39" name="allocate" dtype_id="1"/>
        </port>
        <port loc="d,547,6,547,14" name="io_addrB" direction="in" portIndex="8">
          <sel loc="d,547,44,547,45" dtype_id="3">
            <varref loc="d,547,31,547,44" name="front_pointer" dtype_id="10"/>
            <const loc="d,547,47,547,48" name="3&apos;h1" dtype_id="11"/>
            <const loc="d,547,45,547,46" name="32&apos;h6" dtype_id="2"/>
          </sel>
        </port>
        <port loc="d,548,6,548,24" name="io_readDataB_valid" direction="out" portIndex="9">
          <varref loc="d,548,31,548,69" name="io_ROB_output_bits_ROB_entries_3_valid" dtype_id="1"/>
        </port>
        <port loc="d,549,6,549,28" name="io_readDataB_is_branch" direction="out" portIndex="10">
          <varref loc="d,549,31,549,73" name="io_ROB_output_bits_ROB_entries_3_is_branch" dtype_id="1"/>
        </port>
        <port loc="d,550,6,550,26" name="io_readDataB_is_load" direction="out" portIndex="11">
          <varref loc="d,550,31,550,71" name="io_ROB_output_bits_ROB_entries_3_is_load" dtype_id="1"/>
        </port>
        <port loc="d,551,6,551,27" name="io_readDataB_is_store" direction="out" portIndex="12">
          <varref loc="d,551,31,551,72" name="io_ROB_output_bits_ROB_entries_3_is_store" dtype_id="1"/>
        </port>
      </instance>
      <contassign loc="d,553,30,553,31" dtype_id="1">
        <not loc="d,416,48,416,49" dtype_id="1">
          <and loc="d,417,44,417,45" dtype_id="1">
            <eq loc="d,417,36,417,38" dtype_id="1">
              <const loc="d,417,39,417,43" name="6&apos;h0" dtype_id="3"/>
              <sel loc="d,417,30,417,31" dtype_id="3">
                <varref loc="d,415,15,415,28" name="front_pointer" dtype_id="10"/>
                <const loc="d,417,30,417,31" name="32&apos;h1" dtype_id="2"/>
                <const loc="d,417,30,417,31" name="32&apos;h6" dtype_id="2"/>
              </sel>
            </eq>
            <redor loc="d,417,47,417,48" dtype_id="1">
              <varref loc="d,415,15,415,28" name="front_pointer" dtype_id="10"/>
            </redor>
          </and>
        </not>
        <varref loc="d,553,30,553,31" name="io_ROB_packet_ready" dtype_id="1"/>
      </contassign>
      <contassign loc="d,416,24,416,25" dtype_id="1">
        <and loc="d,416,46,416,47" dtype_id="1">
          <varref loc="d,235,17,235,36" name="io_ROB_packet_ready" dtype_id="1"/>
          <varref loc="d,236,17,236,36" name="io_ROB_packet_valid" dtype_id="1"/>
        </and>
        <varref loc="d,416,24,416,25" name="allocate" dtype_id="1"/>
      </contassign>
      <contassign loc="d,554,30,554,31" dtype_id="1">
        <and loc="d,555,39,555,40" dtype_id="1">
          <varref loc="d,413,15,413,48" name="_ROB_WB_banks_0_io_readDataG_busy" dtype_id="1"/>
          <and loc="d,556,5,556,6" dtype_id="1">
            <varref loc="d,412,15,412,48" name="_ROB_WB_banks_1_io_readDataG_busy" dtype_id="1"/>
            <and loc="d,556,41,556,42" dtype_id="1">
              <varref loc="d,411,15,411,48" name="_ROB_WB_banks_2_io_readDataG_busy" dtype_id="1"/>
              <varref loc="d,410,15,410,48" name="_ROB_WB_banks_3_io_readDataG_busy" dtype_id="1"/>
            </and>
          </and>
        </and>
        <varref loc="d,554,30,554,31" name="io_ROB_output_valid" dtype_id="1"/>
      </contassign>
      <contassign loc="d,557,31,557,32" dtype_id="3">
        <sel loc="d,557,66,557,67" dtype_id="3">
          <varref loc="d,414,15,414,48" name="_shared_mem_io_readDataC_fetch_PC" dtype_id="2"/>
          <const loc="d,557,66,557,67" name="32&apos;h0" dtype_id="2"/>
          <const loc="d,557,66,557,67" name="32&apos;h6" dtype_id="2"/>
        </sel>
        <varref loc="d,557,31,557,32" name="io_PC_file_exec_data" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="d,39,8,39,22" name="ROB_shared_mem" origName="ROB_shared_mem">
      <var loc="d,40,17,40,22" name="clock" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clock"/>
      <var loc="d,41,17,41,25" name="io_addrA" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="io_addrA"/>
      <var loc="d,42,17,42,40" name="io_writeDataA_row_valid" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="io_writeDataA_row_valid"/>
      <var loc="d,43,17,43,39" name="io_writeDataA_fetch_PC" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="io_writeDataA_fetch_PC"/>
      <var loc="d,44,17,44,38" name="io_writeDataA_RAT_index" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="io_writeDataA_RAT_index"/>
      <var loc="d,45,17,45,32" name="io_writeEnableA" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="io_writeEnableA"/>
      <var loc="d,46,17,46,25" name="io_addrB" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="io_addrB"/>
      <var loc="d,47,17,47,38" name="io_readDataB_fetch_PC" dtype_id="2" dir="output" pinIndex="8" vartype="logic" origName="io_readDataB_fetch_PC"/>
      <var loc="d,48,17,48,37" name="io_readDataB_RAT_index" dtype_id="5" dir="output" pinIndex="9" vartype="logic" origName="io_readDataB_RAT_index"/>
      <var loc="d,49,17,49,25" name="io_addrC" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="io_addrC"/>
      <var loc="d,50,17,50,38" name="io_readDataC_fetch_PC" dtype_id="2" dir="output" pinIndex="11" vartype="logic" origName="io_readDataC_fetch_PC"/>
      <var loc="d,53,15,53,31" name="_mem_ext_R0_data" dtype_id="12" vartype="logic" origName="_mem_ext_R0_data"/>
      <var loc="d,54,15,54,31" name="_mem_ext_R1_data" dtype_id="12" vartype="logic" origName="_mem_ext_R1_data"/>
      <instance loc="d,55,13,55,20" name="mem_ext" defName="mem_64x37" origName="mem_ext">
        <port loc="d,56,6,56,13" name="R0_addr" direction="in" portIndex="1">
          <varref loc="d,56,15,56,23" name="io_addrC" dtype_id="3"/>
        </port>
        <port loc="d,57,6,57,11" name="R0_en" direction="in" portIndex="2">
          <const loc="d,57,15,57,19" name="1&apos;h1" dtype_id="1"/>
        </port>
        <port loc="d,58,6,58,12" name="R0_clk" direction="in" portIndex="3">
          <varref loc="d,58,15,58,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,59,6,59,13" name="R0_data" direction="out" portIndex="4">
          <varref loc="d,59,15,59,31" name="_mem_ext_R0_data" dtype_id="12"/>
        </port>
        <port loc="d,60,6,60,13" name="R1_addr" direction="in" portIndex="5">
          <varref loc="d,60,15,60,23" name="io_addrB" dtype_id="3"/>
        </port>
        <port loc="d,61,6,61,11" name="R1_en" direction="in" portIndex="6">
          <const loc="d,61,15,61,19" name="1&apos;h1" dtype_id="1"/>
        </port>
        <port loc="d,62,6,62,12" name="R1_clk" direction="in" portIndex="7">
          <varref loc="d,62,15,62,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,63,6,63,13" name="R1_data" direction="out" portIndex="8">
          <varref loc="d,63,15,63,31" name="_mem_ext_R1_data" dtype_id="12"/>
        </port>
        <port loc="d,64,6,64,13" name="W0_addr" direction="in" portIndex="9">
          <varref loc="d,64,15,64,23" name="io_addrA" dtype_id="3"/>
        </port>
        <port loc="d,65,6,65,11" name="W0_en" direction="in" portIndex="10">
          <varref loc="d,65,15,65,30" name="io_writeEnableA" dtype_id="1"/>
        </port>
        <port loc="d,66,6,66,12" name="W0_clk" direction="in" portIndex="11">
          <varref loc="d,66,15,66,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,67,6,67,13" name="W0_data" direction="in" portIndex="12">
          <concat loc="d,67,61,67,62" dtype_id="12">
            <varref loc="d,67,16,67,37" name="io_writeDataA_RAT_index" dtype_id="5"/>
            <concat loc="d,67,37,67,38" dtype_id="13">
              <varref loc="d,67,39,67,61" name="io_writeDataA_fetch_PC" dtype_id="2"/>
              <varref loc="d,67,63,67,86" name="io_writeDataA_row_valid" dtype_id="1"/>
            </concat>
          </concat>
        </port>
      </instance>
      <contassign loc="d,69,32,69,33" dtype_id="2">
        <sel loc="d,69,50,69,51" dtype_id="2">
          <varref loc="d,54,15,54,31" name="_mem_ext_R1_data" dtype_id="12"/>
          <const loc="d,69,50,69,51" name="32&apos;h1" dtype_id="2"/>
          <const loc="d,69,50,69,51" name="32&apos;h20" dtype_id="2"/>
        </sel>
        <varref loc="d,69,32,69,33" name="io_readDataB_fetch_PC" dtype_id="2"/>
      </contassign>
      <contassign loc="d,70,31,70,32" dtype_id="5">
        <sel loc="d,70,49,70,50" dtype_id="5">
          <varref loc="d,54,15,54,31" name="_mem_ext_R1_data" dtype_id="12"/>
          <const loc="d,70,49,70,50" name="32&apos;h21" dtype_id="2"/>
          <const loc="d,70,49,70,50" name="32&apos;h4" dtype_id="2"/>
        </sel>
        <varref loc="d,70,31,70,32" name="io_readDataB_RAT_index" dtype_id="5"/>
      </contassign>
      <contassign loc="d,71,32,71,33" dtype_id="2">
        <sel loc="d,71,50,71,51" dtype_id="2">
          <varref loc="d,53,15,53,31" name="_mem_ext_R0_data" dtype_id="12"/>
          <const loc="d,71,50,71,51" name="32&apos;h1" dtype_id="2"/>
          <const loc="d,71,50,71,51" name="32&apos;h20" dtype_id="2"/>
        </sel>
        <varref loc="d,71,32,71,33" name="io_readDataC_fetch_PC" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="d,124,8,124,18" name="ROB_WB_mem" origName="ROB_WB_mem">
      <var loc="d,125,16,125,21" name="clock" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clock"/>
      <var loc="d,126,16,126,24" name="io_addrA" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="io_addrA"/>
      <var loc="d,127,16,127,31" name="io_writeEnableA" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="io_writeEnableA"/>
      <var loc="d,128,16,128,24" name="io_addrB" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="io_addrB"/>
      <var loc="d,129,16,129,31" name="io_writeEnableB" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="io_writeEnableB"/>
      <var loc="d,130,16,130,24" name="io_addrC" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="io_addrC"/>
      <var loc="d,131,16,131,31" name="io_writeEnableC" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="io_writeEnableC"/>
      <var loc="d,132,16,132,24" name="io_addrD" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="io_addrD"/>
      <var loc="d,133,16,133,31" name="io_writeEnableD" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="io_writeEnableD"/>
      <var loc="d,134,16,134,24" name="io_addrE" dtype_id="3" dir="input" pinIndex="10" vartype="logic" origName="io_addrE"/>
      <var loc="d,135,16,135,31" name="io_writeEnableE" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="io_writeEnableE"/>
      <var loc="d,136,16,136,24" name="io_addrG" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="io_addrG"/>
      <var loc="d,137,16,137,33" name="io_readDataG_busy" dtype_id="1" dir="output" pinIndex="13" vartype="logic" origName="io_readDataG_busy"/>
      <var loc="d,140,14,140,30" name="_mem_ext_R0_data" dtype_id="7" vartype="logic" origName="_mem_ext_R0_data"/>
      <instance loc="d,141,12,141,19" name="mem_ext" defName="mem_64x2" origName="mem_ext">
        <port loc="d,142,6,142,13" name="R0_addr" direction="in" portIndex="1">
          <varref loc="d,142,15,142,23" name="io_addrG" dtype_id="3"/>
        </port>
        <port loc="d,143,6,143,11" name="R0_en" direction="in" portIndex="2">
          <const loc="d,143,15,143,19" name="1&apos;h1" dtype_id="1"/>
        </port>
        <port loc="d,144,6,144,12" name="R0_clk" direction="in" portIndex="3">
          <varref loc="d,144,15,144,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,145,6,145,13" name="R0_data" direction="out" portIndex="4">
          <varref loc="d,145,15,145,31" name="_mem_ext_R0_data" dtype_id="7"/>
        </port>
        <port loc="d,146,6,146,13" name="W0_addr" direction="in" portIndex="5">
          <varref loc="d,146,15,146,23" name="io_addrE" dtype_id="3"/>
        </port>
        <port loc="d,147,6,147,11" name="W0_en" direction="in" portIndex="6">
          <varref loc="d,147,15,147,30" name="io_writeEnableE" dtype_id="1"/>
        </port>
        <port loc="d,148,6,148,12" name="W0_clk" direction="in" portIndex="7">
          <varref loc="d,148,15,148,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,149,6,149,13" name="W0_data" direction="in" portIndex="8">
          <const loc="d,149,15,149,19" name="2&apos;h0" dtype_id="7"/>
        </port>
        <port loc="d,150,6,150,13" name="W1_addr" direction="in" portIndex="9">
          <varref loc="d,150,15,150,23" name="io_addrD" dtype_id="3"/>
        </port>
        <port loc="d,151,6,151,11" name="W1_en" direction="in" portIndex="10">
          <varref loc="d,151,15,151,30" name="io_writeEnableD" dtype_id="1"/>
        </port>
        <port loc="d,152,6,152,12" name="W1_clk" direction="in" portIndex="11">
          <varref loc="d,152,15,152,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,153,6,153,13" name="W1_data" direction="in" portIndex="12">
          <const loc="d,153,15,153,19" name="2&apos;h0" dtype_id="7"/>
        </port>
        <port loc="d,154,6,154,13" name="W2_addr" direction="in" portIndex="13">
          <varref loc="d,154,15,154,23" name="io_addrC" dtype_id="3"/>
        </port>
        <port loc="d,155,6,155,11" name="W2_en" direction="in" portIndex="14">
          <varref loc="d,155,15,155,30" name="io_writeEnableC" dtype_id="1"/>
        </port>
        <port loc="d,156,6,156,12" name="W2_clk" direction="in" portIndex="15">
          <varref loc="d,156,15,156,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,157,6,157,13" name="W2_data" direction="in" portIndex="16">
          <const loc="d,157,15,157,19" name="2&apos;h0" dtype_id="7"/>
        </port>
        <port loc="d,158,6,158,13" name="W3_addr" direction="in" portIndex="17">
          <varref loc="d,158,15,158,23" name="io_addrB" dtype_id="3"/>
        </port>
        <port loc="d,159,6,159,11" name="W3_en" direction="in" portIndex="18">
          <varref loc="d,159,15,159,30" name="io_writeEnableB" dtype_id="1"/>
        </port>
        <port loc="d,160,6,160,12" name="W3_clk" direction="in" portIndex="19">
          <varref loc="d,160,15,160,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,161,6,161,13" name="W3_data" direction="in" portIndex="20">
          <const loc="d,161,15,161,19" name="2&apos;h0" dtype_id="7"/>
        </port>
        <port loc="d,162,6,162,13" name="W4_addr" direction="in" portIndex="21">
          <varref loc="d,162,15,162,23" name="io_addrA" dtype_id="3"/>
        </port>
        <port loc="d,163,6,163,11" name="W4_en" direction="in" portIndex="22">
          <varref loc="d,163,15,163,30" name="io_writeEnableA" dtype_id="1"/>
        </port>
        <port loc="d,164,6,164,12" name="W4_clk" direction="in" portIndex="23">
          <varref loc="d,164,15,164,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,165,6,165,13" name="W4_data" direction="in" portIndex="24">
          <const loc="d,165,15,165,19" name="2&apos;h0" dtype_id="7"/>
        </port>
      </instance>
      <contassign loc="d,167,28,167,29" dtype_id="1">
        <sel loc="d,167,46,167,47" dtype_id="1">
          <varref loc="d,140,14,140,30" name="_mem_ext_R0_data" dtype_id="7"/>
          <const loc="d,167,46,167,47" name="32&apos;h0" dtype_id="2"/>
          <const loc="d,167,46,167,47" name="32&apos;h1" dtype_id="2"/>
        </sel>
        <varref loc="d,167,28,167,29" name="io_readDataG_busy" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="d,196,8,196,21" name="ROB_entry_mem" origName="ROB_entry_mem">
      <var loc="d,197,16,197,21" name="clock" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clock"/>
      <var loc="d,198,16,198,24" name="io_addrA" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="io_addrA"/>
      <var loc="d,199,16,199,35" name="io_writeDataA_valid" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="io_writeDataA_valid"/>
      <var loc="d,200,16,200,39" name="io_writeDataA_is_branch" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="io_writeDataA_is_branch"/>
      <var loc="d,201,16,201,37" name="io_writeDataA_is_load" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="io_writeDataA_is_load"/>
      <var loc="d,202,16,202,38" name="io_writeDataA_is_store" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="io_writeDataA_is_store"/>
      <var loc="d,203,16,203,31" name="io_writeEnableA" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="io_writeEnableA"/>
      <var loc="d,204,16,204,24" name="io_addrB" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="io_addrB"/>
      <var loc="d,205,16,205,34" name="io_readDataB_valid" dtype_id="1" dir="output" pinIndex="9" vartype="logic" origName="io_readDataB_valid"/>
      <var loc="d,206,16,206,38" name="io_readDataB_is_branch" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="io_readDataB_is_branch"/>
      <var loc="d,207,16,207,36" name="io_readDataB_is_load" dtype_id="1" dir="output" pinIndex="11" vartype="logic" origName="io_readDataB_is_load"/>
      <var loc="d,208,16,208,37" name="io_readDataB_is_store" dtype_id="1" dir="output" pinIndex="12" vartype="logic" origName="io_readDataB_is_store"/>
      <var loc="d,211,14,211,30" name="_mem_ext_R0_data" dtype_id="5" vartype="logic" origName="_mem_ext_R0_data"/>
      <instance loc="d,212,12,212,19" name="mem_ext" defName="mem_64x4" origName="mem_ext">
        <port loc="d,213,6,213,13" name="R0_addr" direction="in" portIndex="1">
          <varref loc="d,213,15,213,23" name="io_addrB" dtype_id="3"/>
        </port>
        <port loc="d,214,6,214,11" name="R0_en" direction="in" portIndex="2">
          <const loc="d,214,15,214,19" name="1&apos;h1" dtype_id="1"/>
        </port>
        <port loc="d,215,6,215,12" name="R0_clk" direction="in" portIndex="3">
          <varref loc="d,215,15,215,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,216,6,216,13" name="R0_data" direction="out" portIndex="4">
          <varref loc="d,216,15,216,31" name="_mem_ext_R0_data" dtype_id="5"/>
        </port>
        <port loc="d,217,6,217,13" name="W0_addr" direction="in" portIndex="5">
          <varref loc="d,217,15,217,23" name="io_addrA" dtype_id="3"/>
        </port>
        <port loc="d,218,6,218,11" name="W0_en" direction="in" portIndex="6">
          <varref loc="d,218,15,218,30" name="io_writeEnableA" dtype_id="1"/>
        </port>
        <port loc="d,219,6,219,12" name="W0_clk" direction="in" portIndex="7">
          <varref loc="d,219,15,219,20" name="clock" dtype_id="1"/>
        </port>
        <port loc="d,220,6,220,13" name="W0_data" direction="in" portIndex="8">
          <concat loc="d,223,32,223,33" dtype_id="5">
            <varref loc="d,221,9,221,31" name="io_writeDataA_is_store" dtype_id="1"/>
            <concat loc="d,222,30,222,31" dtype_id="4">
              <varref loc="d,222,9,222,30" name="io_writeDataA_is_load" dtype_id="1"/>
              <concat loc="d,221,31,221,32" dtype_id="7">
                <varref loc="d,223,9,223,32" name="io_writeDataA_is_branch" dtype_id="1"/>
                <varref loc="d,224,9,224,28" name="io_writeDataA_valid" dtype_id="1"/>
              </concat>
            </concat>
          </concat>
        </port>
      </instance>
      <contassign loc="d,226,29,226,30" dtype_id="1">
        <sel loc="d,226,47,226,48" dtype_id="1">
          <varref loc="d,211,14,211,30" name="_mem_ext_R0_data" dtype_id="5"/>
          <const loc="d,226,47,226,48" name="32&apos;h0" dtype_id="2"/>
          <const loc="d,226,47,226,48" name="32&apos;h1" dtype_id="2"/>
        </sel>
        <varref loc="d,226,29,226,30" name="io_readDataB_valid" dtype_id="1"/>
      </contassign>
      <contassign loc="d,227,33,227,34" dtype_id="1">
        <sel loc="d,227,51,227,52" dtype_id="1">
          <varref loc="d,211,14,211,30" name="_mem_ext_R0_data" dtype_id="5"/>
          <const loc="d,227,51,227,52" name="32&apos;h1" dtype_id="2"/>
          <const loc="d,227,51,227,52" name="32&apos;h1" dtype_id="2"/>
        </sel>
        <varref loc="d,227,33,227,34" name="io_readDataB_is_branch" dtype_id="1"/>
      </contassign>
      <contassign loc="d,228,31,228,32" dtype_id="1">
        <sel loc="d,228,49,228,50" dtype_id="1">
          <varref loc="d,211,14,211,30" name="_mem_ext_R0_data" dtype_id="5"/>
          <const loc="d,228,49,228,50" name="32&apos;h2" dtype_id="2"/>
          <const loc="d,228,49,228,50" name="32&apos;h1" dtype_id="2"/>
        </sel>
        <varref loc="d,228,31,228,32" name="io_readDataB_is_load" dtype_id="1"/>
      </contassign>
      <contassign loc="d,229,32,229,33" dtype_id="1">
        <sel loc="d,229,50,229,51" dtype_id="1">
          <varref loc="d,211,14,211,30" name="_mem_ext_R0_data" dtype_id="5"/>
          <const loc="d,229,50,229,51" name="32&apos;h3" dtype_id="2"/>
          <const loc="d,229,50,229,51" name="32&apos;h1" dtype_id="2"/>
        </sel>
        <varref loc="d,229,32,229,33" name="io_readDataB_is_store" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="d,3,8,3,17" name="mem_64x37" origName="mem_64x37">
      <var loc="d,4,17,4,24" name="R0_addr" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="R0_addr"/>
      <var loc="d,5,17,5,22" name="R0_en" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="R0_en"/>
      <var loc="d,6,17,6,23" name="R0_clk" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="R0_clk"/>
      <var loc="d,7,17,7,24" name="R0_data" dtype_id="12" dir="output" pinIndex="4" vartype="logic" origName="R0_data"/>
      <var loc="d,8,17,8,24" name="R1_addr" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="R1_addr"/>
      <var loc="d,9,17,9,22" name="R1_en" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="R1_en"/>
      <var loc="d,10,17,10,23" name="R1_clk" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="R1_clk"/>
      <var loc="d,11,17,11,24" name="R1_data" dtype_id="12" dir="output" pinIndex="8" vartype="logic" origName="R1_data"/>
      <var loc="d,12,17,12,24" name="W0_addr" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="W0_addr"/>
      <var loc="d,13,17,13,22" name="W0_en" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="W0_en"/>
      <var loc="d,14,17,14,23" name="W0_clk" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="W0_clk"/>
      <var loc="d,15,17,15,24" name="W0_data" dtype_id="12" dir="input" pinIndex="12" vartype="logic" origName="W0_data"/>
      <var loc="d,18,14,18,20" name="Memory" dtype_id="14" vartype="" origName="Memory"/>
      <var loc="d,19,14,19,23" name="_R0_en_d0" dtype_id="1" vartype="logic" origName="_R0_en_d0"/>
      <var loc="d,20,14,20,25" name="_R0_addr_d0" dtype_id="3" vartype="logic" origName="_R0_addr_d0"/>
      <always loc="d,21,3,21,9">
        <sentree loc="d,21,10,21,11">
          <senitem loc="d,21,12,21,19" edgeType="POS">
            <varref loc="d,21,20,21,26" name="R0_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,21,28,21,33">
          <assigndly loc="d,22,15,22,17" dtype_id="1">
            <varref loc="d,22,18,22,23" name="R0_en" dtype_id="1"/>
            <varref loc="d,22,5,22,14" name="_R0_en_d0" dtype_id="1"/>
          </assigndly>
          <assigndly loc="d,23,17,23,19" dtype_id="3">
            <varref loc="d,23,20,23,27" name="R0_addr" dtype_id="3"/>
            <varref loc="d,23,5,23,16" name="_R0_addr_d0" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <var loc="d,25,14,25,23" name="_R1_en_d0" dtype_id="1" vartype="logic" origName="_R1_en_d0"/>
      <var loc="d,26,14,26,25" name="_R1_addr_d0" dtype_id="3" vartype="logic" origName="_R1_addr_d0"/>
      <always loc="d,27,3,27,9">
        <sentree loc="d,27,10,27,11">
          <senitem loc="d,27,12,27,19" edgeType="POS">
            <varref loc="d,27,20,27,26" name="R1_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,27,28,27,33">
          <assigndly loc="d,28,15,28,17" dtype_id="1">
            <varref loc="d,28,18,28,23" name="R1_en" dtype_id="1"/>
            <varref loc="d,28,5,28,14" name="_R1_en_d0" dtype_id="1"/>
          </assigndly>
          <assigndly loc="d,29,17,29,19" dtype_id="3">
            <varref loc="d,29,20,29,27" name="R1_addr" dtype_id="3"/>
            <varref loc="d,29,5,29,16" name="_R1_addr_d0" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <always loc="d,31,3,31,9">
        <sentree loc="d,31,10,31,11">
          <senitem loc="d,31,12,31,19" edgeType="POS">
            <varref loc="d,31,20,31,26" name="W0_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,31,28,31,33">
          <if loc="d,32,5,32,7">
            <varref loc="d,32,9,32,14" name="W0_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,33,23,33,25" dtype_id="12">
                <varref loc="d,33,26,33,33" name="W0_data" dtype_id="12"/>
                <arraysel loc="d,33,13,33,14" dtype_id="12">
                  <varref loc="d,33,7,33,13" name="Memory" dtype_id="14"/>
                  <varref loc="d,33,14,33,21" name="W0_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="d,35,18,35,19" dtype_id="12">
        <cond loc="d,35,30,35,31" dtype_id="12">
          <varref loc="d,19,14,19,23" name="_R0_en_d0" dtype_id="1"/>
          <arraysel loc="d,35,38,35,39" dtype_id="12">
            <varref loc="d,18,14,18,20" name="Memory" dtype_id="14"/>
            <varref loc="d,20,14,20,25" name="_R0_addr_d0" dtype_id="3"/>
          </arraysel>
          <const loc="d,35,54,35,59" name="37&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="12"/>
        </cond>
        <varref loc="d,35,18,35,19" name="R0_data" dtype_id="12"/>
      </contassign>
      <contassign loc="d,36,18,36,19" dtype_id="12">
        <cond loc="d,36,30,36,31" dtype_id="12">
          <varref loc="d,25,14,25,23" name="_R1_en_d0" dtype_id="1"/>
          <arraysel loc="d,36,38,36,39" dtype_id="12">
            <varref loc="d,18,14,18,20" name="Memory" dtype_id="14"/>
            <varref loc="d,26,14,26,25" name="_R1_addr_d0" dtype_id="3"/>
          </arraysel>
          <const loc="d,36,54,36,59" name="37&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="12"/>
        </cond>
        <varref loc="d,36,18,36,19" name="R1_data" dtype_id="12"/>
      </contassign>
    </module>
    <module loc="d,75,8,75,16" name="mem_64x2" origName="mem_64x2">
      <var loc="d,76,16,76,23" name="R0_addr" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="R0_addr"/>
      <var loc="d,77,16,77,21" name="R0_en" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="R0_en"/>
      <var loc="d,78,16,78,22" name="R0_clk" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="R0_clk"/>
      <var loc="d,79,16,79,23" name="R0_data" dtype_id="7" dir="output" pinIndex="4" vartype="logic" origName="R0_data"/>
      <var loc="d,80,16,80,23" name="W0_addr" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="W0_addr"/>
      <var loc="d,81,16,81,21" name="W0_en" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="W0_en"/>
      <var loc="d,82,16,82,22" name="W0_clk" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="W0_clk"/>
      <var loc="d,83,16,83,23" name="W0_data" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="W0_data"/>
      <var loc="d,84,16,84,23" name="W1_addr" dtype_id="3" dir="input" pinIndex="9" vartype="logic" origName="W1_addr"/>
      <var loc="d,85,16,85,21" name="W1_en" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="W1_en"/>
      <var loc="d,86,16,86,22" name="W1_clk" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="W1_clk"/>
      <var loc="d,87,16,87,23" name="W1_data" dtype_id="7" dir="input" pinIndex="12" vartype="logic" origName="W1_data"/>
      <var loc="d,88,16,88,23" name="W2_addr" dtype_id="3" dir="input" pinIndex="13" vartype="logic" origName="W2_addr"/>
      <var loc="d,89,16,89,21" name="W2_en" dtype_id="1" dir="input" pinIndex="14" vartype="logic" origName="W2_en"/>
      <var loc="d,90,16,90,22" name="W2_clk" dtype_id="1" dir="input" pinIndex="15" vartype="logic" origName="W2_clk"/>
      <var loc="d,91,16,91,23" name="W2_data" dtype_id="7" dir="input" pinIndex="16" vartype="logic" origName="W2_data"/>
      <var loc="d,92,16,92,23" name="W3_addr" dtype_id="3" dir="input" pinIndex="17" vartype="logic" origName="W3_addr"/>
      <var loc="d,93,16,93,21" name="W3_en" dtype_id="1" dir="input" pinIndex="18" vartype="logic" origName="W3_en"/>
      <var loc="d,94,16,94,22" name="W3_clk" dtype_id="1" dir="input" pinIndex="19" vartype="logic" origName="W3_clk"/>
      <var loc="d,95,16,95,23" name="W3_data" dtype_id="7" dir="input" pinIndex="20" vartype="logic" origName="W3_data"/>
      <var loc="d,96,16,96,23" name="W4_addr" dtype_id="3" dir="input" pinIndex="21" vartype="logic" origName="W4_addr"/>
      <var loc="d,97,16,97,21" name="W4_en" dtype_id="1" dir="input" pinIndex="22" vartype="logic" origName="W4_en"/>
      <var loc="d,98,16,98,22" name="W4_clk" dtype_id="1" dir="input" pinIndex="23" vartype="logic" origName="W4_clk"/>
      <var loc="d,99,16,99,23" name="W4_data" dtype_id="7" dir="input" pinIndex="24" vartype="logic" origName="W4_data"/>
      <var loc="d,102,13,102,19" name="Memory" dtype_id="15" vartype="" origName="Memory"/>
      <var loc="d,103,13,103,22" name="_R0_en_d0" dtype_id="1" vartype="logic" origName="_R0_en_d0"/>
      <var loc="d,104,13,104,24" name="_R0_addr_d0" dtype_id="3" vartype="logic" origName="_R0_addr_d0"/>
      <always loc="d,105,3,105,9">
        <sentree loc="d,105,10,105,11">
          <senitem loc="d,105,12,105,19" edgeType="POS">
            <varref loc="d,105,20,105,26" name="R0_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,105,28,105,33">
          <assigndly loc="d,106,15,106,17" dtype_id="1">
            <varref loc="d,106,18,106,23" name="R0_en" dtype_id="1"/>
            <varref loc="d,106,5,106,14" name="_R0_en_d0" dtype_id="1"/>
          </assigndly>
          <assigndly loc="d,107,17,107,19" dtype_id="3">
            <varref loc="d,107,20,107,27" name="R0_addr" dtype_id="3"/>
            <varref loc="d,107,5,107,16" name="_R0_addr_d0" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <always loc="d,109,3,109,9">
        <sentree loc="d,109,10,109,11">
          <senitem loc="d,109,12,109,19" edgeType="POS">
            <varref loc="d,109,20,109,26" name="W0_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,109,28,109,33">
          <if loc="d,110,5,110,7">
            <varref loc="d,110,9,110,14" name="W0_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,111,23,111,25" dtype_id="7">
                <varref loc="d,111,26,111,33" name="W0_data" dtype_id="7"/>
                <arraysel loc="d,111,13,111,14" dtype_id="7">
                  <varref loc="d,111,7,111,13" name="Memory" dtype_id="15"/>
                  <varref loc="d,111,14,111,21" name="W0_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="d,112,5,112,7">
            <varref loc="d,112,9,112,14" name="W1_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,113,23,113,25" dtype_id="7">
                <varref loc="d,113,26,113,33" name="W1_data" dtype_id="7"/>
                <arraysel loc="d,113,13,113,14" dtype_id="7">
                  <varref loc="d,113,7,113,13" name="Memory" dtype_id="15"/>
                  <varref loc="d,113,14,113,21" name="W1_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="d,114,5,114,7">
            <varref loc="d,114,9,114,14" name="W2_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,115,23,115,25" dtype_id="7">
                <varref loc="d,115,26,115,33" name="W2_data" dtype_id="7"/>
                <arraysel loc="d,115,13,115,14" dtype_id="7">
                  <varref loc="d,115,7,115,13" name="Memory" dtype_id="15"/>
                  <varref loc="d,115,14,115,21" name="W2_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="d,116,5,116,7">
            <varref loc="d,116,9,116,14" name="W3_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,117,23,117,25" dtype_id="7">
                <varref loc="d,117,26,117,33" name="W3_data" dtype_id="7"/>
                <arraysel loc="d,117,13,117,14" dtype_id="7">
                  <varref loc="d,117,7,117,13" name="Memory" dtype_id="15"/>
                  <varref loc="d,117,14,117,21" name="W3_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
          <if loc="d,118,5,118,7">
            <varref loc="d,118,9,118,14" name="W4_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,119,23,119,25" dtype_id="7">
                <varref loc="d,119,26,119,33" name="W4_data" dtype_id="7"/>
                <arraysel loc="d,119,13,119,14" dtype_id="7">
                  <varref loc="d,119,7,119,13" name="Memory" dtype_id="15"/>
                  <varref loc="d,119,14,119,21" name="W4_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="d,121,18,121,19" dtype_id="7">
        <cond loc="d,121,30,121,31" dtype_id="7">
          <varref loc="d,103,13,103,22" name="_R0_en_d0" dtype_id="1"/>
          <arraysel loc="d,121,38,121,39" dtype_id="7">
            <varref loc="d,102,13,102,19" name="Memory" dtype_id="15"/>
            <varref loc="d,104,13,104,24" name="_R0_addr_d0" dtype_id="3"/>
          </arraysel>
          <const loc="d,121,54,121,58" name="2&apos;bxx" dtype_id="7"/>
        </cond>
        <varref loc="d,121,18,121,19" name="R0_data" dtype_id="7"/>
      </contassign>
    </module>
    <module loc="d,171,8,171,16" name="mem_64x4" origName="mem_64x4">
      <var loc="d,172,16,172,23" name="R0_addr" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="R0_addr"/>
      <var loc="d,173,16,173,21" name="R0_en" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="R0_en"/>
      <var loc="d,174,16,174,22" name="R0_clk" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="R0_clk"/>
      <var loc="d,175,16,175,23" name="R0_data" dtype_id="5" dir="output" pinIndex="4" vartype="logic" origName="R0_data"/>
      <var loc="d,176,16,176,23" name="W0_addr" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="W0_addr"/>
      <var loc="d,177,16,177,21" name="W0_en" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="W0_en"/>
      <var loc="d,178,16,178,22" name="W0_clk" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="W0_clk"/>
      <var loc="d,179,16,179,23" name="W0_data" dtype_id="5" dir="input" pinIndex="8" vartype="logic" origName="W0_data"/>
      <var loc="d,182,13,182,19" name="Memory" dtype_id="16" vartype="" origName="Memory"/>
      <var loc="d,183,13,183,22" name="_R0_en_d0" dtype_id="1" vartype="logic" origName="_R0_en_d0"/>
      <var loc="d,184,13,184,24" name="_R0_addr_d0" dtype_id="3" vartype="logic" origName="_R0_addr_d0"/>
      <always loc="d,185,3,185,9">
        <sentree loc="d,185,10,185,11">
          <senitem loc="d,185,12,185,19" edgeType="POS">
            <varref loc="d,185,20,185,26" name="R0_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,185,28,185,33">
          <assigndly loc="d,186,15,186,17" dtype_id="1">
            <varref loc="d,186,18,186,23" name="R0_en" dtype_id="1"/>
            <varref loc="d,186,5,186,14" name="_R0_en_d0" dtype_id="1"/>
          </assigndly>
          <assigndly loc="d,187,17,187,19" dtype_id="3">
            <varref loc="d,187,20,187,27" name="R0_addr" dtype_id="3"/>
            <varref loc="d,187,5,187,16" name="_R0_addr_d0" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <always loc="d,189,3,189,9">
        <sentree loc="d,189,10,189,11">
          <senitem loc="d,189,12,189,19" edgeType="POS">
            <varref loc="d,189,20,189,26" name="W0_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,189,28,189,33">
          <if loc="d,190,5,190,7">
            <varref loc="d,190,9,190,14" name="W0_en" dtype_id="1"/>
            <begin>
              <assigndly loc="d,191,23,191,25" dtype_id="5">
                <varref loc="d,191,26,191,33" name="W0_data" dtype_id="5"/>
                <arraysel loc="d,191,13,191,14" dtype_id="5">
                  <varref loc="d,191,7,191,13" name="Memory" dtype_id="16"/>
                  <varref loc="d,191,14,191,21" name="W0_addr" dtype_id="3"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="d,193,18,193,19" dtype_id="5">
        <cond loc="d,193,30,193,31" dtype_id="5">
          <varref loc="d,183,13,183,22" name="_R0_en_d0" dtype_id="1"/>
          <arraysel loc="d,193,38,193,39" dtype_id="5">
            <varref loc="d,182,13,182,19" name="Memory" dtype_id="16"/>
            <varref loc="d,184,13,184,24" name="_R0_addr_d0" dtype_id="3"/>
          </arraysel>
          <const loc="d,193,54,193,58" name="4&apos;bxxxx" dtype_id="5"/>
        </cond>
        <varref loc="d,193,18,193,19" name="R0_data" dtype_id="5"/>
      </contassign>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="c,50,22,50,24" id="1" name="logic"/>
      <voiddtype loc="c,51,21,51,30" id="17"/>
      <unpackarraydtype loc="d,182,19,182,20" id="16" sub_dtype_id="5">
        <range loc="d,182,19,182,20">
          <const loc="d,182,20,182,21" name="32&apos;sh0" dtype_id="18"/>
          <const loc="d,182,22,182,24" name="32&apos;sh3f" dtype_id="18"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="d,102,19,102,20" id="15" sub_dtype_id="7">
        <range loc="d,102,19,102,20">
          <const loc="d,102,20,102,21" name="32&apos;sh0" dtype_id="18"/>
          <const loc="d,102,22,102,24" name="32&apos;sh3f" dtype_id="18"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="d,18,20,18,21" id="14" sub_dtype_id="12">
        <range loc="d,18,20,18,21">
          <const loc="d,18,21,18,22" name="32&apos;sh0" dtype_id="18"/>
          <const loc="d,18,23,18,25" name="32&apos;sh3f" dtype_id="18"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="d,53,8,53,9" id="12" name="logic" left="36" right="0"/>
      <basicdtype loc="d,237,10,237,11" id="2" name="logic" left="31" right="0"/>
      <basicdtype loc="d,240,10,240,11" id="3" name="logic" left="5" right="0"/>
      <basicdtype loc="d,247,10,247,11" id="4" name="logic" left="2" right="0"/>
      <basicdtype loc="d,248,10,248,11" id="5" name="logic" left="3" right="0"/>
      <basicdtype loc="d,250,10,250,11" id="6" name="logic" left="4" right="0"/>
      <basicdtype loc="d,251,10,251,11" id="7" name="logic" left="1" right="0"/>
      <basicdtype loc="d,336,10,336,11" id="8" name="logic" left="63" right="0"/>
      <basicdtype loc="d,401,10,401,11" id="9" name="logic" left="15" right="0"/>
      <basicdtype loc="d,402,10,402,11" id="10" name="logic" left="6" right="0"/>
      <basicdtype loc="d,417,30,417,31" id="11" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="d,18,21,18,22" id="18" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="d,67,37,67,38" id="13" name="logic" left="32" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
