                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               6.992 (143.021 MHz)  

Setup Slack Path Summary

               Data                                                             Data
       Setup   Path   Source    Dest.                                           End 
Index  Slack   Delay   Clock    Clock      Data Start Pin       Data End Pin    Edge
-----  ------  -----  -------  -------  ---------------------  ---------------  ----
  1    -2.992  5.609  i_clock  i_clock  u_flow/reg_p31(0)/clk  debug_num_2(12)  Rise
  2    -2.950  5.567  i_clock  i_clock  u_flow/reg_p32(0)/clk  debug_num_2(12)  Rise
  3    -2.892  5.509  i_clock  i_clock  u_flow/reg_p32(1)/clk  debug_num_2(12)  Rise
  4    -2.890  5.507  i_clock  i_clock  u_flow/reg_p31(1)/clk  debug_num_2(12)  Rise
  5    -2.812  5.429  i_clock  i_clock  u_flow/reg_p32(2)/clk  debug_num_2(12)  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
