|hardware_test
clk => clk.IN3
rst => rst.IN1
start_test => enable.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => count.OUTPUTSELECT
start_test => stall.OUTPUTSELECT
start_test => stall.OUTPUTSELECT
start_test => stall.OUTPUTSELECT
start_test => stall.OUTPUTSELECT
start_test => stall.OUTPUTSELECT
start_test => go.OUTPUTSELECT
correct <= correct.DB_MAX_OUTPUT_PORT_TYPE
look_now <= turbo_encoder:encoder.port9
enc_out[0] <= turbo_encoder:encoder.port6
enc_out[1] <= turbo_encoder:encoder.port7
enc_out[2] <= turbo_encoder:encoder.port8
check[0] <= correctness_rom:check_rom.port3
check[1] <= correctness_rom:check_rom.port3
check[2] <= correctness_rom:check_rom.port3


|hardware_test|encoder_rom:c_k
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|hardware_test|encoder_rom:c_k|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_v9j1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v9j1:auto_generated.address_a[0]
address_a[1] => altsyncram_v9j1:auto_generated.address_a[1]
address_a[2] => altsyncram_v9j1:auto_generated.address_a[2]
address_a[3] => altsyncram_v9j1:auto_generated.address_a[3]
address_a[4] => altsyncram_v9j1:auto_generated.address_a[4]
address_a[5] => altsyncram_v9j1:auto_generated.address_a[5]
address_a[6] => altsyncram_v9j1:auto_generated.address_a[6]
address_a[7] => altsyncram_v9j1:auto_generated.address_a[7]
address_a[8] => altsyncram_v9j1:auto_generated.address_a[8]
address_a[9] => altsyncram_v9j1:auto_generated.address_a[9]
address_a[10] => altsyncram_v9j1:auto_generated.address_a[10]
address_a[11] => altsyncram_v9j1:auto_generated.address_a[11]
address_a[12] => altsyncram_v9j1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v9j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v9j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v9j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v9j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v9j1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|hardware_test|encoder_rom:c_k|altsyncram:altsyncram_component|altsyncram_v9j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.ENA0
rden_a => ram_block1a1.ENA0
rden_a => ram_block1a2.ENA0
rden_a => ram_block1a3.ENA0


|hardware_test|correctness_rom:check_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|hardware_test|correctness_rom:check_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_9oj1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9oj1:auto_generated.address_a[0]
address_a[1] => altsyncram_9oj1:auto_generated.address_a[1]
address_a[2] => altsyncram_9oj1:auto_generated.address_a[2]
address_a[3] => altsyncram_9oj1:auto_generated.address_a[3]
address_a[4] => altsyncram_9oj1:auto_generated.address_a[4]
address_a[5] => altsyncram_9oj1:auto_generated.address_a[5]
address_a[6] => altsyncram_9oj1:auto_generated.address_a[6]
address_a[7] => altsyncram_9oj1:auto_generated.address_a[7]
address_a[8] => altsyncram_9oj1:auto_generated.address_a[8]
address_a[9] => altsyncram_9oj1:auto_generated.address_a[9]
address_a[10] => altsyncram_9oj1:auto_generated.address_a[10]
address_a[11] => altsyncram_9oj1:auto_generated.address_a[11]
address_a[12] => altsyncram_9oj1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9oj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9oj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9oj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9oj1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|hardware_test|correctness_rom:check_rom|altsyncram:altsyncram_component|altsyncram_9oj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
rden_a => ram_block1a0.ENA0
rden_a => ram_block1a1.ENA0
rden_a => ram_block1a2.ENA0


|hardware_test|turbo_encoder:encoder
clk => clk.IN17
rst => rst.IN14
length => length.IN2
data_valid => data_valid.IN1
ck => ck.IN1
ckp => ckp.IN1
xk <= xk.DB_MAX_OUTPUT_PORT_TYPE
zk <= zk.DB_MAX_OUTPUT_PORT_TYPE
zkp <= zkp.DB_MAX_OUTPUT_PORT_TYPE
look_now <= look_now.DB_MAX_OUTPUT_PORT_TYPE
length_out <= turbo_fifo:lengthfifo.port7


|hardware_test|turbo_encoder:encoder|encoder:encoder1
clr => clr.IN3
enable => enable.IN3
u => switch.DATAB
u => D2in.DATAB
u => bottom.DATAB
clk => clk.IN3
top <= switch.DB_MAX_OUTPUT_PORT_TYPE
bottom <= bottom.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= dffe_ref:D0.q
Q[1] <= dffe_ref:D1.q
Q[2] <= dffe_ref:D2.q
mod_clr => D1in.OUTPUTSELECT
mod_clr => D0in.OUTPUTSELECT
mod_clr => D2in.OUTPUTSELECT
mod_clr => bottom.OUTPUTSELECT


|hardware_test|turbo_encoder:encoder|encoder:encoder1|dffe_ref:D2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|hardware_test|turbo_encoder:encoder|encoder:encoder1|dffe_ref:D1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|hardware_test|turbo_encoder:encoder|encoder:encoder1|dffe_ref:D0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|hardware_test|turbo_encoder:encoder|encoder:encoder2
clr => clr.IN3
enable => enable.IN3
u => switch.DATAB
u => D2in.DATAB
u => bottom.DATAB
clk => clk.IN3
top <= switch.DB_MAX_OUTPUT_PORT_TYPE
bottom <= bottom.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= dffe_ref:D0.q
Q[1] <= dffe_ref:D1.q
Q[2] <= dffe_ref:D2.q
mod_clr => D1in.OUTPUTSELECT
mod_clr => D0in.OUTPUTSELECT
mod_clr => D2in.OUTPUTSELECT
mod_clr => bottom.OUTPUTSELECT


|hardware_test|turbo_encoder:encoder|encoder:encoder2|dffe_ref:D2
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|hardware_test|turbo_encoder:encoder|encoder:encoder2|dffe_ref:D1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|hardware_test|turbo_encoder:encoder|encoder:encoder2|dffe_ref:D0
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|hardware_test|turbo_encoder:encoder|trellisterm:termination
clk => clk.IN3
rst => rst.IN3
enable => enable.IN3
q[0] => u0.IN0
q[0] => u1.IN0
q[1] => u0.IN1
q[1] => u2.IN0
q[2] => u1[1].IN1
p[0] => u0.IN0
p[0] => u1.IN0
p[1] => u0.IN1
p[1] => u2.IN0
p[2] => u1[3].IN1
d0 <= trellshift:shiftd0.port4
d1 <= trellshift:shiftd1.port4
d2 <= trellshift:shiftd2.port4


|hardware_test|turbo_encoder:encoder|trellisterm:termination|trellshift:shiftd0
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
load => load.IN1
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q


|hardware_test|turbo_encoder:encoder|trellisterm:termination|trellshift:shiftd0|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|hardware_test|turbo_encoder:encoder|trellisterm:termination|trellshift:shiftd1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
load => load.IN1
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q


|hardware_test|turbo_encoder:encoder|trellisterm:termination|trellshift:shiftd1|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|hardware_test|turbo_encoder:encoder|trellisterm:termination|trellshift:shiftd2
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
load => load.IN1
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q


|hardware_test|turbo_encoder:encoder|trellisterm:termination|trellshift:shiftd2|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|hardware_test|turbo_encoder:encoder|fsm:control
data_valid => clr.OUTPUTSELECT
data_valid => trl_clr.OUTPUTSELECT
data_valid => enable.OUTPUTSELECT
data_valid => current_state.OUTPUTSELECT
data_valid => current_state.OUTPUTSELECT
data_valid => current_state.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => length_counter.OUTPUTSELECT
data_valid => mod_clr.OUTPUTSELECT
data_valid => clr.OUTPUTSELECT
data_valid => enable.DATAA
data_valid => current_state.DATAA
data_valid => enable.DATAA
data_valid => current_state.DATAA
data_valid => current_state.DATAA
data_valid => current_state.DATAA
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => length_counter.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => enable.OUTPUTSELECT
reset => trellis_enable.OUTPUTSELECT
reset => switch.OUTPUTSELECT
reset => clr.OUTPUTSELECT
reset => trl_clr~reg0.ENA
reset => mod_clr~reg0.ENA
clk => mod_clr~reg0.CLK
clk => trl_clr~reg0.CLK
clk => clr~reg0.CLK
clk => switch~reg0.CLK
clk => trellis_enable~reg0.CLK
clk => enable~reg0.CLK
clk => current_state[0]~reg0.CLK
clk => current_state[1]~reg0.CLK
clk => current_state[2]~reg0.CLK
clk => length_counter[0].CLK
clk => length_counter[1].CLK
clk => length_counter[2].CLK
clk => length_counter[3].CLK
clk => length_counter[4].CLK
clk => length_counter[5].CLK
clk => length_counter[6].CLK
clk => length_counter[7].CLK
clk => length_counter[8].CLK
clk => length_counter[9].CLK
clk => length_counter[10].CLK
clk => length_counter[11].CLK
clk => length_counter[12].CLK
clk => length_counter[13].CLK
length_flag => Add0.IN25
length_flag => Add1.IN23
length_flag => Add3.IN25
length_flag => Add0.IN26
length_flag => Add1.IN24
length_flag => Add3.IN26
length_flag => Add0.IN27
length_flag => Add1.IN25
length_flag => Add3.IN27
length_flag => Add0.IN28
length_flag => Add1.IN26
length_flag => Add3.IN28
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
trellis_enable <= trellis_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[0] <= current_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[1] <= current_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state[2] <= current_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
switch <= switch~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr <= clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
trl_clr <= trl_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mod_clr <= mod_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw
usedw[12] <= scfifo:scfifo_component.usedw


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component
data[0] => scfifo_f3a1:auto_generated.data[0]
q[0] <= scfifo_f3a1:auto_generated.q[0]
wrreq => scfifo_f3a1:auto_generated.wrreq
rdreq => scfifo_f3a1:auto_generated.rdreq
clock => scfifo_f3a1:auto_generated.clock
aclr => scfifo_f3a1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_f3a1:auto_generated.empty
full <= scfifo_f3a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_f3a1:auto_generated.usedw[0]
usedw[1] <= scfifo_f3a1:auto_generated.usedw[1]
usedw[2] <= scfifo_f3a1:auto_generated.usedw[2]
usedw[3] <= scfifo_f3a1:auto_generated.usedw[3]
usedw[4] <= scfifo_f3a1:auto_generated.usedw[4]
usedw[5] <= scfifo_f3a1:auto_generated.usedw[5]
usedw[6] <= scfifo_f3a1:auto_generated.usedw[6]
usedw[7] <= scfifo_f3a1:auto_generated.usedw[7]
usedw[8] <= scfifo_f3a1:auto_generated.usedw[8]
usedw[9] <= scfifo_f3a1:auto_generated.usedw[9]
usedw[10] <= scfifo_f3a1:auto_generated.usedw[10]
usedw[11] <= scfifo_f3a1:auto_generated.usedw[11]
usedw[12] <= scfifo_f3a1:auto_generated.usedw[12]


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated
aclr => a_dpfifo_m9a1:dpfifo.aclr
clock => a_dpfifo_m9a1:dpfifo.clock
data[0] => a_dpfifo_m9a1:dpfifo.data[0]
empty <= a_dpfifo_m9a1:dpfifo.empty
full <= a_dpfifo_m9a1:dpfifo.full
q[0] <= a_dpfifo_m9a1:dpfifo.q[0]
rdreq => a_dpfifo_m9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_m9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_m9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_m9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_m9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_m9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_m9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_m9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_m9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_m9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_m9a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_m9a1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_m9a1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_m9a1:dpfifo.usedw[12]
wrreq => a_dpfifo_m9a1:dpfifo.wreq


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[12].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_0ib:rd_ptr_msb.aclr
aclr => cntr_di7:usedw_counter.aclr
aclr => cntr_1ib:wr_ptr.aclr
clock => altsyncram_r6i1:FIFOram.clock0
clock => cntr_0ib:rd_ptr_msb.clock
clock => cntr_di7:usedw_counter.clock
clock => cntr_1ib:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[12].CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r6i1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r6i1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_0ib:rd_ptr_msb.sclr
sclr => cntr_di7:usedw_counter.sclr
sclr => cntr_1ib:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_di7:usedw_counter.q[0]
usedw[1] <= cntr_di7:usedw_counter.q[1]
usedw[2] <= cntr_di7:usedw_counter.q[2]
usedw[3] <= cntr_di7:usedw_counter.q[3]
usedw[4] <= cntr_di7:usedw_counter.q[4]
usedw[5] <= cntr_di7:usedw_counter.q[5]
usedw[6] <= cntr_di7:usedw_counter.q[6]
usedw[7] <= cntr_di7:usedw_counter.q[7]
usedw[8] <= cntr_di7:usedw_counter.q[8]
usedw[9] <= cntr_di7:usedw_counter.q[9]
usedw[10] <= cntr_di7:usedw_counter.q[10]
usedw[11] <= cntr_di7:usedw_counter.q[11]
usedw[12] <= cntr_di7:usedw_counter.q[12]
wreq => valid_wreq.IN0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_jm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|hardware_test|turbo_encoder:encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


