

================================================================
== Vitis HLS Report for 'fp2mul503_mont_781107_Pipeline_VITIS_LOOP_349_1140'
================================================================
* Date:           Tue May 20 14:31:36 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_181 = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 6 'alloca' 'i_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln195_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln195"   --->   Operation 8 'read' 'add_ln195_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset"   --->   Operation 9 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i_181" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 10 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i38"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_181" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 13 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 14 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i38.split, void %for.inc.i.i53.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 15 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 16 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln350, i3 0" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln350_39 = zext i6 %shl_ln" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 18 'zext' 'zext_ln350_39' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln350 = add i9 %zext_ln350_39, i9 %b_offset_read" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 19 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln350, i32 3, i32 8" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln350_40 = zext i6 %lshr_ln" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 21 'zext' 'zext_ln350_40' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln350_40" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 22 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 23 'load' 'coeff_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln350_19 = add i9 %zext_ln350_39, i9 %add_ln195_read" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 24 'add' 'add_ln350_19' <Predicate = (!icmp_ln349)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln350_5 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln350_19, i32 3, i32 8" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 25 'partselect' 'lshr_ln350_5' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln350_42 = zext i6 %lshr_ln350_5" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 26 'zext' 'zext_ln350_42' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%coeff_addr_7 = getelementptr i64 %coeff, i32 0, i32 %zext_ln350_42" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 27 'getelementptr' 'coeff_addr_7' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%coeff_load_7 = load i6 %coeff_addr_7" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 28 'load' 'coeff_load_7' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i_181" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 29 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%carry = phi i1 %tmp, void %for.inc.i.i38.split, i1 0, void %newFuncRoot" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 30 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 32 'load' 'coeff_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln350_41 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 33 'zext' 'zext_ln350_41' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.52ns)   --->   "%tempReg = add i64 %coeff_load, i64 %zext_ln350_41" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 34 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load_7 = load i6 %coeff_addr_7" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 35 'load' 'coeff_load_7' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 36 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 37 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.52ns)   --->   "%add_ln350_20 = add i64 %coeff_load_7, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 38 'add' 'add_ln350_20' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln350_43 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 39 'zext' 'zext_ln350_43' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln350_43" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 40 'getelementptr' 't2_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350_20, i3 %t2_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 41 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_67)   --->   "%xor_ln350_64 = xor i64 %add_ln350_20, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 42 'xor' 'xor_ln350_64' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_67)   --->   "%xor_ln350_65 = xor i64 %coeff_load_7, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 43 'xor' 'xor_ln350_65' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_67)   --->   "%or_ln350_28 = or i64 %xor_ln350_64, i64 %xor_ln350_65" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 44 'or' 'or_ln350_28' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_29)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 45 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_29)   --->   "%xor_ln350_73 = xor i1 %bit_sel1, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 46 'xor' 'xor_ln350_73' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_29)   --->   "%trunc_ln350_35 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 47 'trunc' 'trunc_ln350_35' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_29)   --->   "%xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_73, i63 %trunc_ln350_35" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 48 'bitconcatenate' 'xor_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_29)   --->   "%and_ln350 = and i64 %coeff_load, i64 %xor_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 49 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_67 = xor i64 %or_ln350_28, i64 %add_ln350_20" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 50 'xor' 'xor_ln350_67' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_29 = or i64 %xor_ln350_67, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 51 'or' 'or_ln350_29' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_29, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i38" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 53 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ add_ln195]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_181                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
add_ln195_read             (read                  ) [ 0000]
b_offset_read              (read                  ) [ 0000]
store_ln347                (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0111]
i                          (load                  ) [ 0000]
icmp_ln349                 (icmp                  ) [ 0111]
add_ln349                  (add                   ) [ 0000]
br_ln349                   (br                    ) [ 0000]
trunc_ln350                (trunc                 ) [ 0111]
shl_ln                     (bitconcatenate        ) [ 0000]
zext_ln350_39              (zext                  ) [ 0000]
add_ln350                  (add                   ) [ 0000]
lshr_ln                    (partselect            ) [ 0000]
zext_ln350_40              (zext                  ) [ 0000]
coeff_addr                 (getelementptr         ) [ 0010]
add_ln350_19               (add                   ) [ 0000]
lshr_ln350_5               (partselect            ) [ 0000]
zext_ln350_42              (zext                  ) [ 0000]
coeff_addr_7               (getelementptr         ) [ 0010]
store_ln347                (store                 ) [ 0000]
carry                      (phi                   ) [ 0010]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000]
coeff_load                 (load                  ) [ 0101]
zext_ln350_41              (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0101]
coeff_load_7               (load                  ) [ 0101]
specpipeline_ln347         (specpipeline          ) [ 0000]
specloopname_ln349         (specloopname          ) [ 0000]
add_ln350_20               (add                   ) [ 0000]
zext_ln350_43              (zext                  ) [ 0000]
t2_addr                    (getelementptr         ) [ 0000]
store_ln350                (store                 ) [ 0000]
xor_ln350_64               (xor                   ) [ 0000]
xor_ln350_65               (xor                   ) [ 0000]
or_ln350_28                (or                    ) [ 0000]
bit_sel1                   (bitselect             ) [ 0000]
xor_ln350_73               (xor                   ) [ 0000]
trunc_ln350_35             (trunc                 ) [ 0000]
xor_ln350_s                (bitconcatenate        ) [ 0000]
and_ln350                  (and                   ) [ 0000]
xor_ln350_67               (xor                   ) [ 0000]
or_ln350_29                (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0111]
br_ln349                   (br                    ) [ 0111]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln195">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln195"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_181_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_181/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_ln195_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="0"/>
<pin id="66" dir="0" index="1" bw="9" slack="0"/>
<pin id="67" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln195_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="coeff_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="1"/>
<pin id="91" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/1 coeff_load_7/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="coeff_addr_7_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr_7/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="t2_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t2_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln350_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="carry_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="carry_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln347_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln349_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln349_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln350_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln350_39_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_39/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln350_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lshr_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="0" index="3" bw="5" slack="0"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln350_40_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_40/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln350_19_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350_19/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lshr_ln350_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="5" slack="0"/>
<pin id="193" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln350_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln350_42_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_42/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln347_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln350_41_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_41/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tempReg_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln350_20_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="1"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350_20/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln350_43_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="2"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_43/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln350_64_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="1"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_64/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln350_65_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="0" index="1" bw="64" slack="1"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_65/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln350_28_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_28/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bit_sel1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln350_73_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_73/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln350_35_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_35/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln350_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="63" slack="0"/>
<pin id="262" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_s/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln350_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln350_67_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_67/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln350_29_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_29/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_181_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_181 "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln349_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln350_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="2"/>
<pin id="304" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln350 "/>
</bind>
</comp>

<comp id="307" class="1005" name="coeff_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="coeff_addr_7_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr_7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="coeff_load_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load "/>
</bind>
</comp>

<comp id="322" class="1005" name="tempReg_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="331" class="1005" name="coeff_load_7_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load_7 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="70" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="180"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="186"><net_src comp="157" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="64" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="207"><net_src comp="139" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="118" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="83" pin="7"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="218" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="249" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="236" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="218" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="266" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="60" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="301"><net_src comp="133" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="145" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="310"><net_src comp="76" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="315"><net_src comp="93" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="320"><net_src comp="83" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="325"><net_src comp="212" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="334"><net_src comp="83" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="340"><net_src comp="283" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t2 | {3 }
 - Input state : 
	Port: fp2mul503_mont.781107_Pipeline_VITIS_LOOP_349_1140 : b_offset | {1 }
	Port: fp2mul503_mont.781107_Pipeline_VITIS_LOOP_349_1140 : coeff | {1 2 }
	Port: fp2mul503_mont.781107_Pipeline_VITIS_LOOP_349_1140 : add_ln195 | {1 }
  - Chain level:
	State 1
		store_ln347 : 1
		i : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		shl_ln : 3
		zext_ln350_39 : 4
		add_ln350 : 5
		lshr_ln : 6
		zext_ln350_40 : 7
		coeff_addr : 8
		coeff_load : 9
		add_ln350_19 : 5
		lshr_ln350_5 : 6
		zext_ln350_42 : 7
		coeff_addr_7 : 8
		coeff_load_7 : 9
		store_ln347 : 3
	State 2
		zext_ln350_41 : 1
		tempReg : 2
	State 3
		t2_addr : 1
		store_ln350 : 2
		xor_ln350_64 : 1
		or_ln350_28 : 1
		xor_ln350_73 : 1
		xor_ln350_s : 1
		and_ln350 : 2
		xor_ln350_67 : 1
		or_ln350_29 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    xor_ln350_64_fu_227    |    0    |    64   |
|    xor   |    xor_ln350_65_fu_232    |    0    |    64   |
|          |    xor_ln350_73_fu_249    |    0    |    2    |
|          |    xor_ln350_67_fu_271    |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln349_fu_139     |    0    |    13   |
|          |      add_ln350_fu_161     |    0    |    14   |
|    add   |    add_ln350_19_fu_182    |    0    |    14   |
|          |       tempReg_fu_212      |    0    |    71   |
|          |    add_ln350_20_fu_218    |    0    |    71   |
|----------|---------------------------|---------|---------|
|    or    |     or_ln350_28_fu_236    |    0    |    64   |
|          |     or_ln350_29_fu_277    |    0    |    64   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln350_fu_266     |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln349_fu_133     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | add_ln195_read_read_fu_64 |    0    |    0    |
|          |  b_offset_read_read_fu_70 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln350_fu_145    |    0    |    0    |
|          |   trunc_ln350_35_fu_255   |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_149       |    0    |    0    |
|          |     xor_ln350_s_fu_258    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln350_39_fu_157   |    0    |    0    |
|          |    zext_ln350_40_fu_177   |    0    |    0    |
|   zext   |    zext_ln350_42_fu_198   |    0    |    0    |
|          |    zext_ln350_41_fu_208   |    0    |    0    |
|          |    zext_ln350_43_fu_223   |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_167      |    0    |    0    |
|          |    lshr_ln350_5_fu_188    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|      bit_sel1_fu_242      |    0    |    0    |
|          |         tmp_fu_283        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   582   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    carry_reg_114   |    1   |
|coeff_addr_7_reg_312|    6   |
| coeff_addr_reg_307 |    6   |
|coeff_load_7_reg_331|   64   |
| coeff_load_reg_317 |   64   |
|    i_181_reg_291   |    4   |
| icmp_ln349_reg_298 |    1   |
|   tempReg_reg_322  |   64   |
|     tmp_reg_337    |    1   |
| trunc_ln350_reg_302|    3   |
+--------------------+--------+
|        Total       |   214  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   582  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   214  |   600  |
+-----------+--------+--------+--------+
