

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Thu Mar 25 15:01:43 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.044 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       78|  2073677| 0.520 us | 13.825 ms |    6|  2073605| dataflow |
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                                              |                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                   |           Module           |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |grp_AxiStream2MatStream_fu_142                |AxiStream2MatStream         |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604|   none  |
        |grp_Axi2AxiStream_fu_152                      |Axi2AxiStream               |        1|   518473|  6.667 ns |  3.457 ms |    1|   518473|   none  |
        |grp_addrbound5_fu_161                         |addrbound5                  |        1|        1|  6.667 ns |  6.667 ns |    1|        1|   none  |
        |call_ln1115_Axi2Mat_entry3_fu_170             |Axi2Mat_entry3              |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        |call_ln1107_Axi2Mat_entry13_fu_183            |Axi2Mat_entry13             |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        |call_ln1116_last_blk_pxl_width4_fu_193        |last_blk_pxl_width4         |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        |axibound_V_Axi2Mat_Block_split37_proc_fu_198  |Axi2Mat_Block_split37_proc  |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 9 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 11 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cols_c3 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 12 'alloca' 'cols_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rows_c2 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 13 'alloca' 'rows_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%din_c1 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 14 'alloca' 'din_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_channel = alloca i64"   --->   Operation 15 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_c16 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 16 'alloca' 'cols_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rows_c15 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 17 'alloca' 'rows_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last_blk_width_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1116]   --->   Operation 18 'alloca' 'last_blk_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cols_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 19 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rows_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 20 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%din_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 21 'alloca' 'din_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ldata = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1114]   --->   Operation 22 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%call_ln1115 = call void @Axi2Mat.entry3, i64 %din_read, i32 %rows_read, i32 %cols_read, i64 %din_c1, i32 %rows_c2, i32 %cols_c3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 23 'call' 'call_ln1115' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%call_ln1107 = call void @Axi2Mat.entry13, i64 %din_c1, i32 %rows_c2, i32 %cols_c3, i64 %din_c, i32 %rows_c, i32 %cols_c, void %call_ln1115, void %call_ln1115" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 24 'call' 'call_ln1107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln304 = call void @addrbound5, i20 %p_channel, i32 %rows_c, i32 %cols_c, i32 %rows_c15, i32 %cols_c16, void %call_ln1107, void %call_ln1107"   --->   Operation 25 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.94>
ST_4 : Operation 26 [1/2] (0.94ns)   --->   "%call_ln304 = call void @addrbound5, i20 %p_channel, i32 %rows_c, i32 %cols_c, i32 %rows_c15, i32 %cols_c16, void %call_ln1107, void %call_ln1107"   --->   Operation 26 'call' 'call_ln304' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%axibound_V = call i20 @Axi2Mat_Block_.split37_proc, i20 %p_channel, void %call_ln304, void %call_ln304"   --->   Operation 27 'call' 'axibound_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_5 : Operation 28 [2/2] (1.07ns)   --->   "%call_ln1118 = call void @Axi2AxiStream, i32 %gmem1, i32 %ldata, i64 %din_c, i20 %axibound_V, void %call_ln1107" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1118]   --->   Operation 28 'call' 'call_ln1118' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%call_ln1116 = call void @last_blk_pxl_width4, i4 %last_blk_width_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1116]   --->   Operation 29 'call' 'call_ln1116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln1118 = call void @Axi2AxiStream, i32 %gmem1, i32 %ldata, i64 %din_c, i20 %axibound_V, void %call_ln1107" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1118]   --->   Operation 30 'call' 'call_ln1118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln1119 = call void @AxiStream2MatStream, i32 %ldata, i8 %pyr1_in_mat_431, i32 %rows_c15, i32 %cols_c16, i4 %last_blk_width_c, void %call_ln1118, void %call_ln304, void %call_ln1116" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1119]   --->   Operation 31 'call' 'call_ln1119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_2"   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_13, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_in_mat_431, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32, void @p_str, void @p_str, i32, i32, i32 %ldata, i32 %ldata"   --->   Operation 35 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @din_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %din_c, i64 %din_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 37 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln1107 = specinterface void @_ssdm_op_SpecInterface, i64 %din_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 38 'specinterface' 'specinterface_ln1107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %rows_c, i32 %rows_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 39 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln1109 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 40 'specinterface' 'specinterface_ln1109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %cols_c, i32 %cols_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 41 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln1115 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 42 'specinterface' 'specinterface_ln1115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @din_c1_str, i32, void @p_str, void @p_str, i32, i32, i64 %din_c1, i64 %din_c1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 43 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln1107 = specinterface void @_ssdm_op_SpecInterface, i64 %din_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1107]   --->   Operation 44 'specinterface' 'specinterface_ln1107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c2_str, i32, void @p_str, void @p_str, i32, i32, i32 %rows_c2, i32 %rows_c2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 45 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln1109 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 46 'specinterface' 'specinterface_ln1109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c3_str, i32, void @p_str, void @p_str, i32, i32, i32 %cols_c3, i32 %cols_c3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 47 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln1115 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 48 'specinterface' 'specinterface_ln1115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @last_blk_width_c_str, i32, void @p_str, void @p_str, i32, i32, i4 %last_blk_width_c, i4 %last_blk_width_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1116]   --->   Operation 49 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln1116 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1116]   --->   Operation 50 'specinterface' 'specinterface_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c15_str, i32, void @p_str, void @p_str, i32, i32, i32 %rows_c15, i32 %rows_c15" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 51 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln1109 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c15, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1109]   --->   Operation 52 'specinterface' 'specinterface_ln1109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c16_str, i32, void @p_str, void @p_str, i32, i32, i32 %cols_c16, i32 %cols_c16" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 53 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln1115 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c16, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 54 'specinterface' 'specinterface_ln1115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln1119 = call void @AxiStream2MatStream, i32 %ldata, i8 %pyr1_in_mat_431, i32 %rows_c15, i32 %cols_c16, i4 %last_blk_width_c, void %call_ln1118, void %call_ln304, void %call_ln1116" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1119]   --->   Operation 55 'call' 'call_ln1119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln1120 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1120]   --->   Operation 56 'ret' 'ret_ln1120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pyr1_in_mat_431]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 000000000]
rows_read                (read                ) [ 000000000]
din_read                 (read                ) [ 000000000]
cols_c3                  (alloca              ) [ 011111111]
rows_c2                  (alloca              ) [ 011111111]
din_c1                   (alloca              ) [ 011111111]
p_channel                (alloca              ) [ 001111000]
cols_c16                 (alloca              ) [ 001111111]
rows_c15                 (alloca              ) [ 001111111]
last_blk_width_c         (alloca              ) [ 001111111]
cols_c                   (alloca              ) [ 001111111]
rows_c                   (alloca              ) [ 001111111]
din_c                    (alloca              ) [ 001111111]
ldata                    (alloca              ) [ 001111111]
call_ln1115              (call                ) [ 000000000]
call_ln1107              (call                ) [ 000000000]
call_ln304               (call                ) [ 000000000]
axibound_V               (call                ) [ 000000100]
call_ln1116              (call                ) [ 000000000]
call_ln1118              (call                ) [ 000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty                    (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_126                (specchannel         ) [ 000000000]
specinterface_ln1107     (specinterface       ) [ 000000000]
empty_127                (specchannel         ) [ 000000000]
specinterface_ln1109     (specinterface       ) [ 000000000]
empty_128                (specchannel         ) [ 000000000]
specinterface_ln1115     (specinterface       ) [ 000000000]
empty_129                (specchannel         ) [ 000000000]
specinterface_ln1107     (specinterface       ) [ 000000000]
empty_130                (specchannel         ) [ 000000000]
specinterface_ln1109     (specinterface       ) [ 000000000]
empty_131                (specchannel         ) [ 000000000]
specinterface_ln1115     (specinterface       ) [ 000000000]
empty_132                (specchannel         ) [ 000000000]
specinterface_ln1116     (specinterface       ) [ 000000000]
empty_133                (specchannel         ) [ 000000000]
specinterface_ln1109     (specinterface       ) [ 000000000]
empty_134                (specchannel         ) [ 000000000]
specinterface_ln1115     (specinterface       ) [ 000000000]
call_ln1119              (call                ) [ 000000000]
ret_ln1120               (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pyr1_in_mat_431">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyr1_in_mat_431"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat.entry3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat.entry13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat_Block_.split37_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_pxl_width4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2MatStream"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_c1_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c15_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c16_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="cols_c3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rows_c2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="din_c1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="din_c1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_channel_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cols_c16_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c16/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rows_c15_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c15/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="last_blk_width_c_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last_blk_width_c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cols_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rows_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="din_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="din_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ldata_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cols_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rows_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="din_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_AxiStream2MatStream_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="6"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="0" index="3" bw="32" slack="6"/>
<pin id="147" dir="0" index="4" bw="32" slack="6"/>
<pin id="148" dir="0" index="5" bw="4" slack="6"/>
<pin id="149" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1119/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_Axi2AxiStream_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="4"/>
<pin id="156" dir="0" index="3" bw="64" slack="4"/>
<pin id="157" dir="0" index="4" bw="20" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1118/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_addrbound5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="20" slack="2"/>
<pin id="164" dir="0" index="2" bw="32" slack="2"/>
<pin id="165" dir="0" index="3" bw="32" slack="2"/>
<pin id="166" dir="0" index="4" bw="32" slack="2"/>
<pin id="167" dir="0" index="5" bw="32" slack="2"/>
<pin id="168" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln304/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="call_ln1115_Axi2Mat_entry3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="32" slack="0"/>
<pin id="175" dir="0" index="4" bw="64" slack="0"/>
<pin id="176" dir="0" index="5" bw="32" slack="0"/>
<pin id="177" dir="0" index="6" bw="32" slack="0"/>
<pin id="178" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1115/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="call_ln1107_Axi2Mat_entry13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="1"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="32" slack="1"/>
<pin id="188" dir="0" index="4" bw="64" slack="1"/>
<pin id="189" dir="0" index="5" bw="32" slack="1"/>
<pin id="190" dir="0" index="6" bw="32" slack="1"/>
<pin id="191" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1107/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="call_ln1116_last_blk_pxl_width4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="5"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1116/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="axibound_V_Axi2Mat_Block_split37_proc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="20" slack="0"/>
<pin id="200" dir="0" index="1" bw="20" slack="4"/>
<pin id="201" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="cols_c3_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="rows_c2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="din_c1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="din_c1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="p_channel_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="2"/>
<pin id="224" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="228" class="1005" name="cols_c16_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_c16 "/>
</bind>
</comp>

<comp id="234" class="1005" name="rows_c15_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_c15 "/>
</bind>
</comp>

<comp id="240" class="1005" name="last_blk_width_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="5"/>
<pin id="242" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="last_blk_width_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="cols_c_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="252" class="1005" name="rows_c_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="258" class="1005" name="din_c_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="din_c "/>
</bind>
</comp>

<comp id="264" class="1005" name="ldata_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="4"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="270" class="1005" name="axibound_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="20" slack="1"/>
<pin id="272" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="136" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="130" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="124" pin="2"/><net_sink comp="170" pin=3"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="198" pin="2"/><net_sink comp="152" pin=4"/></net>

<net id="207"><net_src comp="80" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="213"><net_src comp="84" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="219"><net_src comp="88" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="225"><net_src comp="92" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="231"><net_src comp="96" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="161" pin=5"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="237"><net_src comp="100" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="243"><net_src comp="104" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="249"><net_src comp="108" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="183" pin=6"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="255"><net_src comp="112" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="183" pin=5"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="261"><net_src comp="116" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="267"><net_src comp="120" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="273"><net_src comp="198" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="152" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pyr1_in_mat_431 | {7 8 }
 - Input state : 
	Port: Axi2Mat : gmem1 | {5 6 }
	Port: Axi2Mat : din | {1 }
	Port: Axi2Mat : rows | {1 }
	Port: Axi2Mat : cols | {1 }
  - Chain level:
	State 1
		call_ln1115 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln1118 : 1
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |        grp_AxiStream2MatStream_fu_142        |    3    |    0    |   483   |   1240  |
|          |           grp_Axi2AxiStream_fu_152           |    0    |  0.656  |   158   |    76   |
|          |             grp_addrbound5_fu_161            |    2    |    0    |    22   |    54   |
|   call   |       call_ln1115_Axi2Mat_entry3_fu_170      |    0    |    0    |    0    |    0    |
|          |      call_ln1107_Axi2Mat_entry13_fu_183      |    0    |    0    |    0    |    0    |
|          |    call_ln1116_last_blk_pxl_width4_fu_193    |    0    |    0    |    0    |    0    |
|          | axibound_V_Axi2Mat_Block_split37_proc_fu_198 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_124            |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_130            |    0    |    0    |    0    |    0    |
|          |             din_read_read_fu_136             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    5    |  0.656  |   663   |   1370  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   axibound_V_reg_270   |   20   |
|    cols_c16_reg_228    |   32   |
|     cols_c3_reg_204    |   32   |
|     cols_c_reg_246     |   32   |
|     din_c1_reg_216     |   64   |
|      din_c_reg_258     |   64   |
|last_blk_width_c_reg_240|    4   |
|      ldata_reg_264     |   32   |
|    p_channel_reg_222   |   20   |
|    rows_c15_reg_234    |   32   |
|     rows_c2_reg_210    |   32   |
|     rows_c_reg_252     |   32   |
+------------------------+--------+
|          Total         |   396  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_Axi2AxiStream_fu_152 |  p4  |   2  |  20  |   40   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   40   ||  0.656  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    0   |   663  |  1370  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   396  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |  1059  |  1379  |
+-----------+--------+--------+--------+--------+
