
ByggernNode2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000eec  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080eec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000098  20000434  00081320  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004cc  000813b8  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008d0  000817bc  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00009114  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001744  00000000  00000000  000295ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001513  00000000  00000000  0002ad0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000258  00000000  00000000  0002c221  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  0002c479  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013117  00000000  00000000  0002c681  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005638  00000000  00000000  0003f798  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005455e  00000000  00000000  00044dd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000684  00000000  00000000  00099330  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d0 08 00 20 b1 03 08 00 ad 03 08 00 ad 03 08 00     ... ............
   80010:	ad 03 08 00 ad 03 08 00 ad 03 08 00 00 00 00 00     ................
	...
   8002c:	ad 03 08 00 ad 03 08 00 00 00 00 00 ad 03 08 00     ................
   8003c:	e1 0a 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   8004c:	b9 0a 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   8005c:	ad 03 08 00 d1 0b 08 00 ad 03 08 00 00 00 00 00     ................
   8006c:	ad 03 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
	...
   80084:	ad 03 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   80094:	ad 03 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   800a4:	00 00 00 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   800b4:	ad 03 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   800c4:	ad 03 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   800d4:	ad 03 08 00 ad 03 08 00 ad 03 08 00 ad 03 08 00     ................
   800e4:	ad 03 08 00 ad 03 08 00 e5 02 08 00 ad 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080eec 	.word	0x00080eec

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080eec 	.word	0x00080eec
   80154:	20000438 	.word	0x20000438
   80158:	00080eec 	.word	0x00080eec
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
   8017e:	6913      	ldr	r3, [r2, #16]
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
   80194:	665c      	str	r4, [r3, #100]	; 0x64
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   801ac:	6150      	str	r0, [r2, #20]
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
   801b6:	46a1      	mov	r9, r4
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
   80238:	2001      	movs	r0, #1
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
   80250:	b508      	push	{r3, lr}
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
   80274:	b430      	push	{r4, r5}
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	7083      	strb	r3, [r0, #2]
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3003      	adds	r0, #3
   802a2:	2300      	movs	r3, #0
   802a4:	2b03      	cmp	r3, #3
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
   802aa:	0a12      	lsrle	r2, r2, #8
   802ac:	7004      	strbgt	r4, [r0, #0]
   802ae:	0a24      	lsrgt	r4, r4, #8
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
   802d6:	2000      	movs	r0, #0
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802e8:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
   802ea:	4825      	ldr	r0, [pc, #148]	; (80380 <CAN0_Handler+0x9c>)
   802ec:	4b25      	ldr	r3, [pc, #148]	; (80384 <CAN0_Handler+0xa0>)
   802ee:	4798      	blx	r3
	char can_sr = CAN0->CAN_SR; 
   802f0:	4b25      	ldr	r3, [pc, #148]	; (80388 <CAN0_Handler+0xa4>)
   802f2:	f8d3 8010 	ldr.w	r8, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802f6:	f018 0f06 	tst.w	r8, #6
   802fa:	d026      	beq.n	8034a <CAN0_Handler+0x66>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802fc:	f018 0f02 	tst.w	r8, #2
   80300:	d12e      	bne.n	80360 <CAN0_Handler+0x7c>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80302:	f018 0f04 	tst.w	r8, #4
   80306:	d030      	beq.n	8036a <CAN0_Handler+0x86>
		
		{
			can_receive(&message, 2);
   80308:	2102      	movs	r1, #2
   8030a:	a801      	add	r0, sp, #4
   8030c:	4b1f      	ldr	r3, [pc, #124]	; (8038c <CAN0_Handler+0xa8>)
   8030e:	4798      	blx	r3
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
   80310:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   80314:	481e      	ldr	r0, [pc, #120]	; (80390 <CAN0_Handler+0xac>)
   80316:	4c1b      	ldr	r4, [pc, #108]	; (80384 <CAN0_Handler+0xa0>)
   80318:	47a0      	blx	r4
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
   8031a:	f89d 1006 	ldrb.w	r1, [sp, #6]
   8031e:	481d      	ldr	r0, [pc, #116]	; (80394 <CAN0_Handler+0xb0>)
   80320:	47a0      	blx	r4
		for (int i = 0; i < message.data_length; i++)
   80322:	f89d 3006 	ldrb.w	r3, [sp, #6]
   80326:	b16b      	cbz	r3, 80344 <CAN0_Handler+0x60>
   80328:	f10d 0507 	add.w	r5, sp, #7
   8032c:	2400      	movs	r4, #0
		{
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
   8032e:	4f1a      	ldr	r7, [pc, #104]	; (80398 <CAN0_Handler+0xb4>)
   80330:	4e14      	ldr	r6, [pc, #80]	; (80384 <CAN0_Handler+0xa0>)
   80332:	f815 1b01 	ldrb.w	r1, [r5], #1
   80336:	4638      	mov	r0, r7
   80338:	47b0      	blx	r6
		for (int i = 0; i < message.data_length; i++)
   8033a:	3401      	adds	r4, #1
   8033c:	f89d 3006 	ldrb.w	r3, [sp, #6]
   80340:	42a3      	cmp	r3, r4
   80342:	dcf6      	bgt.n	80332 <CAN0_Handler+0x4e>
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
   80344:	4815      	ldr	r0, [pc, #84]	; (8039c <CAN0_Handler+0xb8>)
   80346:	4b0f      	ldr	r3, [pc, #60]	; (80384 <CAN0_Handler+0xa0>)
   80348:	4798      	blx	r3
		*/

	}

	
	if(can_sr & CAN_SR_MB0)
   8034a:	f018 0f01 	tst.w	r8, #1
   8034e:	d110      	bne.n	80372 <CAN0_Handler+0x8e>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80350:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80354:	4b12      	ldr	r3, [pc, #72]	; (803a0 <CAN0_Handler+0xbc>)
   80356:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   8035a:	b004      	add	sp, #16
   8035c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			can_receive(&message, 1);
   80360:	2101      	movs	r1, #1
   80362:	a801      	add	r0, sp, #4
   80364:	4b09      	ldr	r3, [pc, #36]	; (8038c <CAN0_Handler+0xa8>)
   80366:	4798      	blx	r3
   80368:	e7d2      	b.n	80310 <CAN0_Handler+0x2c>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   8036a:	480e      	ldr	r0, [pc, #56]	; (803a4 <CAN0_Handler+0xc0>)
   8036c:	4b05      	ldr	r3, [pc, #20]	; (80384 <CAN0_Handler+0xa0>)
   8036e:	4798      	blx	r3
   80370:	e7ce      	b.n	80310 <CAN0_Handler+0x2c>
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
   80372:	480d      	ldr	r0, [pc, #52]	; (803a8 <CAN0_Handler+0xc4>)
   80374:	4b03      	ldr	r3, [pc, #12]	; (80384 <CAN0_Handler+0xa0>)
   80376:	4798      	blx	r3
		CAN0->CAN_IDR = CAN_IER_MB0;
   80378:	2201      	movs	r2, #1
   8037a:	4b03      	ldr	r3, [pc, #12]	; (80388 <CAN0_Handler+0xa4>)
   8037c:	609a      	str	r2, [r3, #8]
   8037e:	e7e7      	b.n	80350 <CAN0_Handler+0x6c>
   80380:	00080da8 	.word	0x00080da8
   80384:	00080a61 	.word	0x00080a61
   80388:	400b4000 	.word	0x400b4000
   8038c:	00080261 	.word	0x00080261
   80390:	00080de8 	.word	0x00080de8
   80394:	00080dfc 	.word	0x00080dfc
   80398:	00080e18 	.word	0x00080e18
   8039c:	00080e74 	.word	0x00080e74
   803a0:	e000e100 	.word	0xe000e100
   803a4:	00080dbc 	.word	0x00080dbc
   803a8:	00080e1c 	.word	0x00080e1c

000803ac <Dummy_Handler>:
   803ac:	e7fe      	b.n	803ac <Dummy_Handler>
	...

000803b0 <Reset_Handler>:
   803b0:	b508      	push	{r3, lr}
   803b2:	4b18      	ldr	r3, [pc, #96]	; (80414 <Reset_Handler+0x64>)
   803b4:	4a18      	ldr	r2, [pc, #96]	; (80418 <Reset_Handler+0x68>)
   803b6:	429a      	cmp	r2, r3
   803b8:	d010      	beq.n	803dc <Reset_Handler+0x2c>
   803ba:	4b18      	ldr	r3, [pc, #96]	; (8041c <Reset_Handler+0x6c>)
   803bc:	4a15      	ldr	r2, [pc, #84]	; (80414 <Reset_Handler+0x64>)
   803be:	429a      	cmp	r2, r3
   803c0:	d20c      	bcs.n	803dc <Reset_Handler+0x2c>
   803c2:	3b01      	subs	r3, #1
   803c4:	1a9b      	subs	r3, r3, r2
   803c6:	f023 0303 	bic.w	r3, r3, #3
   803ca:	3304      	adds	r3, #4
   803cc:	4413      	add	r3, r2
   803ce:	4912      	ldr	r1, [pc, #72]	; (80418 <Reset_Handler+0x68>)
   803d0:	f851 0b04 	ldr.w	r0, [r1], #4
   803d4:	f842 0b04 	str.w	r0, [r2], #4
   803d8:	429a      	cmp	r2, r3
   803da:	d1f9      	bne.n	803d0 <Reset_Handler+0x20>
   803dc:	4b10      	ldr	r3, [pc, #64]	; (80420 <Reset_Handler+0x70>)
   803de:	4a11      	ldr	r2, [pc, #68]	; (80424 <Reset_Handler+0x74>)
   803e0:	429a      	cmp	r2, r3
   803e2:	d20a      	bcs.n	803fa <Reset_Handler+0x4a>
   803e4:	3b01      	subs	r3, #1
   803e6:	1a9b      	subs	r3, r3, r2
   803e8:	f023 0303 	bic.w	r3, r3, #3
   803ec:	3304      	adds	r3, #4
   803ee:	4413      	add	r3, r2
   803f0:	2100      	movs	r1, #0
   803f2:	f842 1b04 	str.w	r1, [r2], #4
   803f6:	4293      	cmp	r3, r2
   803f8:	d1fb      	bne.n	803f2 <Reset_Handler+0x42>
   803fa:	4b0b      	ldr	r3, [pc, #44]	; (80428 <Reset_Handler+0x78>)
   803fc:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80400:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80404:	4a09      	ldr	r2, [pc, #36]	; (8042c <Reset_Handler+0x7c>)
   80406:	6093      	str	r3, [r2, #8]
   80408:	4b09      	ldr	r3, [pc, #36]	; (80430 <Reset_Handler+0x80>)
   8040a:	4798      	blx	r3
   8040c:	4b09      	ldr	r3, [pc, #36]	; (80434 <Reset_Handler+0x84>)
   8040e:	4798      	blx	r3
   80410:	e7fe      	b.n	80410 <Reset_Handler+0x60>
   80412:	bf00      	nop
   80414:	20000000 	.word	0x20000000
   80418:	00080eec 	.word	0x00080eec
   8041c:	20000434 	.word	0x20000434
   80420:	200004cc 	.word	0x200004cc
   80424:	20000434 	.word	0x20000434
   80428:	00080000 	.word	0x00080000
   8042c:	e000ed00 	.word	0xe000ed00
   80430:	00080c39 	.word	0x00080c39
   80434:	000806ed 	.word	0x000806ed

00080438 <SystemInit>:
   80438:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8043c:	4a20      	ldr	r2, [pc, #128]	; (804c0 <SystemInit+0x88>)
   8043e:	6013      	str	r3, [r2, #0]
   80440:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80444:	6013      	str	r3, [r2, #0]
   80446:	4b1f      	ldr	r3, [pc, #124]	; (804c4 <SystemInit+0x8c>)
   80448:	6a1b      	ldr	r3, [r3, #32]
   8044a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8044e:	d107      	bne.n	80460 <SystemInit+0x28>
   80450:	4a1d      	ldr	r2, [pc, #116]	; (804c8 <SystemInit+0x90>)
   80452:	4b1c      	ldr	r3, [pc, #112]	; (804c4 <SystemInit+0x8c>)
   80454:	621a      	str	r2, [r3, #32]
   80456:	461a      	mov	r2, r3
   80458:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8045a:	f013 0f01 	tst.w	r3, #1
   8045e:	d0fb      	beq.n	80458 <SystemInit+0x20>
   80460:	4a1a      	ldr	r2, [pc, #104]	; (804cc <SystemInit+0x94>)
   80462:	4b18      	ldr	r3, [pc, #96]	; (804c4 <SystemInit+0x8c>)
   80464:	621a      	str	r2, [r3, #32]
   80466:	461a      	mov	r2, r3
   80468:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8046a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8046e:	d0fb      	beq.n	80468 <SystemInit+0x30>
   80470:	4a14      	ldr	r2, [pc, #80]	; (804c4 <SystemInit+0x8c>)
   80472:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80474:	f023 0303 	bic.w	r3, r3, #3
   80478:	f043 0301 	orr.w	r3, r3, #1
   8047c:	6313      	str	r3, [r2, #48]	; 0x30
   8047e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80480:	f013 0f08 	tst.w	r3, #8
   80484:	d0fb      	beq.n	8047e <SystemInit+0x46>
   80486:	4a12      	ldr	r2, [pc, #72]	; (804d0 <SystemInit+0x98>)
   80488:	4b0e      	ldr	r3, [pc, #56]	; (804c4 <SystemInit+0x8c>)
   8048a:	629a      	str	r2, [r3, #40]	; 0x28
   8048c:	461a      	mov	r2, r3
   8048e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80490:	f013 0f02 	tst.w	r3, #2
   80494:	d0fb      	beq.n	8048e <SystemInit+0x56>
   80496:	2211      	movs	r2, #17
   80498:	4b0a      	ldr	r3, [pc, #40]	; (804c4 <SystemInit+0x8c>)
   8049a:	631a      	str	r2, [r3, #48]	; 0x30
   8049c:	461a      	mov	r2, r3
   8049e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804a0:	f013 0f08 	tst.w	r3, #8
   804a4:	d0fb      	beq.n	8049e <SystemInit+0x66>
   804a6:	2212      	movs	r2, #18
   804a8:	4b06      	ldr	r3, [pc, #24]	; (804c4 <SystemInit+0x8c>)
   804aa:	631a      	str	r2, [r3, #48]	; 0x30
   804ac:	461a      	mov	r2, r3
   804ae:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804b0:	f013 0f08 	tst.w	r3, #8
   804b4:	d0fb      	beq.n	804ae <SystemInit+0x76>
   804b6:	4a07      	ldr	r2, [pc, #28]	; (804d4 <SystemInit+0x9c>)
   804b8:	4b07      	ldr	r3, [pc, #28]	; (804d8 <SystemInit+0xa0>)
   804ba:	601a      	str	r2, [r3, #0]
   804bc:	4770      	bx	lr
   804be:	bf00      	nop
   804c0:	400e0a00 	.word	0x400e0a00
   804c4:	400e0600 	.word	0x400e0600
   804c8:	00370809 	.word	0x00370809
   804cc:	01370809 	.word	0x01370809
   804d0:	200d3f01 	.word	0x200d3f01
   804d4:	0501bd00 	.word	0x0501bd00
   804d8:	20000000 	.word	0x20000000

000804dc <motor_init>:
PIOA->PIO_PER |= PIO_PER_P19;  //pio enable register
PIOA->PIO_OER |= PIO_OER_P19;  //pio enable output register
PIOA->PIO_SODR |= PIO_SODR_P19;  //set output data register */


void motor_init(void){
   804dc:	b410      	push	{r4}
	//enable PIO registers
	PIOB->PIO_PER |= PIO_PER_P27; //pwm13
   804de:	4930      	ldr	r1, [pc, #192]	; (805a0 <motor_init+0xc4>)
   804e0:	680b      	ldr	r3, [r1, #0]
   804e2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   804e6:	600b      	str	r3, [r1, #0]
	//MJ1
	PIOD->PIO_PER |= PIO_PER_P0; //!OE
   804e8:	4b2e      	ldr	r3, [pc, #184]	; (805a4 <motor_init+0xc8>)
   804ea:	681a      	ldr	r2, [r3, #0]
   804ec:	f042 0201 	orr.w	r2, r2, #1
   804f0:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P1; //!RST
   804f2:	681a      	ldr	r2, [r3, #0]
   804f4:	f042 0202 	orr.w	r2, r2, #2
   804f8:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P2; //SEL
   804fa:	681a      	ldr	r2, [r3, #0]
   804fc:	f042 0204 	orr.w	r2, r2, #4
   80500:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P9; //EN
   80502:	681a      	ldr	r2, [r3, #0]
   80504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80508:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P10;//DIR
   8050a:	681a      	ldr	r2, [r3, #0]
   8050c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80510:	601a      	str	r2, [r3, #0]
	//MJ2
	PIOC->PIO_PER |= PIO_PER_P1; //D0
   80512:	4a25      	ldr	r2, [pc, #148]	; (805a8 <motor_init+0xcc>)
   80514:	6810      	ldr	r0, [r2, #0]
   80516:	f040 0002 	orr.w	r0, r0, #2
   8051a:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P2; //D1
   8051c:	6810      	ldr	r0, [r2, #0]
   8051e:	f040 0004 	orr.w	r0, r0, #4
   80522:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P3; //D2
   80524:	6810      	ldr	r0, [r2, #0]
   80526:	f040 0008 	orr.w	r0, r0, #8
   8052a:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P4; //D3
   8052c:	6810      	ldr	r0, [r2, #0]
   8052e:	f040 0010 	orr.w	r0, r0, #16
   80532:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P5; //D4
   80534:	6810      	ldr	r0, [r2, #0]
   80536:	f040 0020 	orr.w	r0, r0, #32
   8053a:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P6; //D5
   8053c:	6810      	ldr	r0, [r2, #0]
   8053e:	f040 0040 	orr.w	r0, r0, #64	; 0x40
   80542:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P7; //D6
   80544:	6810      	ldr	r0, [r2, #0]
   80546:	f040 0080 	orr.w	r0, r0, #128	; 0x80
   8054a:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P8; //D7
   8054c:	6810      	ldr	r0, [r2, #0]
   8054e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   80552:	6010      	str	r0, [r2, #0]
	
	//Enable clock to PIOC peripheral, in order to be able to read pin input 
	PMC->PMC_PCER0 |= (1 << 13);
   80554:	4c15      	ldr	r4, [pc, #84]	; (805ac <motor_init+0xd0>)
   80556:	6920      	ldr	r0, [r4, #16]
   80558:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
   8055c:	6120      	str	r0, [r4, #16]
	
	//enable input of MJ2 pins
	PIOC->PIO_ODR |= (PIO_ODR_P1 | PIO_ODR_P2 | PIO_ODR_P3 | PIO_ODR_P4 | PIO_ODR_P5 | PIO_ODR_P6 | PIO_ODR_P7 | PIO_ODR_P8);
   8055e:	6950      	ldr	r0, [r2, #20]
   80560:	f440 70ff 	orr.w	r0, r0, #510	; 0x1fe
   80564:	6150      	str	r0, [r2, #20]
	
	//enable output of MJ1 pins
	PIOB->PIO_OER |= PIO_OER_P27;
   80566:	690a      	ldr	r2, [r1, #16]
   80568:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8056c:	610a      	str	r2, [r1, #16]
	PIOD->PIO_OER |= (PIO_OER_P0 | PIO_OER_P1 | PIO_OER_P2 | PIO_OER_P9 | PIO_OER_P10);
   8056e:	691a      	ldr	r2, [r3, #16]
   80570:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
   80574:	f042 0207 	orr.w	r2, r2, #7
   80578:	611a      	str	r2, [r3, #16]
	
	PIOD->PIO_SODR |= PIO_SODR_P9; //set EN to enable motor
   8057a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8057c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80580:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_SODR |= PIO_SODR_P10; //set direction. USE CODR for the other direction
   80582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80584:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80588:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_CODR |= PIO_SODR_P0;	//Set !OE high to disable output of encoder
   8058a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   8058c:	f042 0201 	orr.w	r2, r2, #1
   80590:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_SODR |= PIO_SODR_P1;	//!RST should be high
   80592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80594:	f042 0202 	orr.w	r2, r2, #2
   80598:	631a      	str	r2, [r3, #48]	; 0x30
	
	
	//mangler noe her?
	//punkt 3.2 in user guide for dc motor interface. 
	//provide an analog value between  0 and 5 volt on pin DA! of MJEX to control output voltage to the motor		
}
   8059a:	bc10      	pop	{r4}
   8059c:	4770      	bx	lr
   8059e:	bf00      	nop
   805a0:	400e1000 	.word	0x400e1000
   805a4:	400e1400 	.word	0x400e1400
   805a8:	400e1200 	.word	0x400e1200
   805ac:	400e0600 	.word	0x400e0600

000805b0 <motor_dac_init>:
	//REG_PWM_CMR6 |= (PWM_CMR_CALG); eksemple pwm
	//enable clock. pheriperhal
	//acess DACC_MR DACC_CHER and DACC_CDR
	
	
	REG_PMC_PCER1 |= PMC_PCER1_PID38; //enable clock
   805b0:	4a08      	ldr	r2, [pc, #32]	; (805d4 <motor_dac_init+0x24>)
   805b2:	6813      	ldr	r3, [r2, #0]
   805b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   805b8:	6013      	str	r3, [r2, #0]
	REG_DACC_MR &= ~DACC_MR_TRGEN_DIS; //freerunning mode
   805ba:	4b07      	ldr	r3, [pc, #28]	; (805d8 <motor_dac_init+0x28>)
   805bc:	681a      	ldr	r2, [r3, #0]
   805be:	601a      	str	r2, [r3, #0]
	REG_DACC_MR |= DACC_MR_USER_SEL_CHANNEL1; //velg kanal 1
   805c0:	681a      	ldr	r2, [r3, #0]
   805c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   805c6:	601a      	str	r2, [r3, #0]
	REG_DACC_CHER |= DACC_CHER_CH1;
   805c8:	4a04      	ldr	r2, [pc, #16]	; (805dc <motor_dac_init+0x2c>)
   805ca:	6813      	ldr	r3, [r2, #0]
   805cc:	f043 0302 	orr.w	r3, r3, #2
   805d0:	6013      	str	r3, [r2, #0]
   805d2:	4770      	bx	lr
   805d4:	400e0700 	.word	0x400e0700
   805d8:	400c8004 	.word	0x400c8004
   805dc:	400c8010 	.word	0x400c8010

000805e0 <motor_encoder_tglreset>:
	PIOB->PIO_SODR |= PIO_SODR_P27;		
	}
}

void motor_encoder_tglreset(void){
	PIOD->PIO_CODR |= PIO_CODR_P1;	//Toggle !RST to reset encoder
   805e0:	4a07      	ldr	r2, [pc, #28]	; (80600 <motor_encoder_tglreset+0x20>)
   805e2:	6b53      	ldr	r3, [r2, #52]	; 0x34
   805e4:	f043 0302 	orr.w	r3, r3, #2
   805e8:	6353      	str	r3, [r2, #52]	; 0x34
   805ea:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	for(int i=0; i<2000; i++);		//Necessary for the motorbox to change value of 16-bit register
   805ee:	3b01      	subs	r3, #1
   805f0:	d1fd      	bne.n	805ee <motor_encoder_tglreset+0xe>
	PIOD->PIO_SODR |= PIO_SODR_P1;
   805f2:	4a03      	ldr	r2, [pc, #12]	; (80600 <motor_encoder_tglreset+0x20>)
   805f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805f6:	f043 0302 	orr.w	r3, r3, #2
   805fa:	6313      	str	r3, [r2, #48]	; 0x30
   805fc:	4770      	bx	lr
   805fe:	bf00      	nop
   80600:	400e1400 	.word	0x400e1400

00080604 <motor_run>:
	motor_encoder_tglreset();
	printf("Calibration finished, position value: %d", motor_read_encoder(0));
}

void motor_run(int dirLeft, int speed){
	if(dirLeft){
   80604:	b938      	cbnz	r0, 80616 <motor_run+0x12>
		PIOD->PIO_SODR |= PIO_SODR_P10; //DIR left
	}
	else{
		PIOD->PIO_CODR |= PIO_CODR_P10; //DIR right
   80606:	4a07      	ldr	r2, [pc, #28]	; (80624 <motor_run+0x20>)
   80608:	6b53      	ldr	r3, [r2, #52]	; 0x34
   8060a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   8060e:	6353      	str	r3, [r2, #52]	; 0x34
	}
	REG_DACC_CDR=speed;
   80610:	4b05      	ldr	r3, [pc, #20]	; (80628 <motor_run+0x24>)
   80612:	6019      	str	r1, [r3, #0]
   80614:	4770      	bx	lr
		PIOD->PIO_SODR |= PIO_SODR_P10; //DIR left
   80616:	4a03      	ldr	r2, [pc, #12]	; (80624 <motor_run+0x20>)
   80618:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8061a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   8061e:	6313      	str	r3, [r2, #48]	; 0x30
   80620:	e7f6      	b.n	80610 <motor_run+0xc>
   80622:	bf00      	nop
   80624:	400e1400 	.word	0x400e1400
   80628:	400c8020 	.word	0x400c8020

0008062c <motor_stop>:
	motor_stop();
	motor_encoder_tglreset();
	printf("Calibration done, Position %d \n\r", motor_read_encoder(0));
}

void motor_stop(void){
   8062c:	b508      	push	{r3, lr}
	motor_run(0,0);
   8062e:	2100      	movs	r1, #0
   80630:	4608      	mov	r0, r1
   80632:	4b01      	ldr	r3, [pc, #4]	; (80638 <motor_stop+0xc>)
   80634:	4798      	blx	r3
   80636:	bd08      	pop	{r3, pc}
   80638:	00080605 	.word	0x00080605

0008063c <pwm_init>:
	
	//pin 44 på shieldet

	//perhipeal B kanal 6

	REG_PMC_PCER1 |= PMC_PCER1_PID36; 	//enable clock 
   8063c:	4a18      	ldr	r2, [pc, #96]	; (806a0 <pwm_init+0x64>)
   8063e:	6813      	ldr	r3, [r2, #0]
   80640:	f043 0310 	orr.w	r3, r3, #16
   80644:	6013      	str	r3, [r2, #0]
	

    PIOC->PIO_ABSR |= PIO_ABSR_P18; //A=0 B=1 //  //B er valgt her
   80646:	4b17      	ldr	r3, [pc, #92]	; (806a4 <pwm_init+0x68>)
   80648:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8064a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   8064e:	671a      	str	r2, [r3, #112]	; 0x70
	PIOC->PIO_PDR |= PIO_PDR_P18;  //pio disable register for i/o  set pwm pin to output 
   80650:	685a      	ldr	r2, [r3, #4]
   80652:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80656:	605a      	str	r2, [r3, #4]


	REG_PWM_CLK |= PWM_CLK_PREB(0) | PWM_CLK_DIVB(42); //sette klokke B til mck/42=2MHz
   80658:	4a13      	ldr	r2, [pc, #76]	; (806a8 <pwm_init+0x6c>)
   8065a:	6813      	ldr	r3, [r2, #0]
   8065c:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
   80660:	6013      	str	r3, [r2, #0]

	REG_PWM_CMR6 |= (PWM_CMR_CALG); //dual slope mode
   80662:	4b12      	ldr	r3, [pc, #72]	; (806ac <pwm_init+0x70>)
   80664:	681a      	ldr	r2, [r3, #0]
   80666:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   8066a:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR6 |= (PWM_CMR_CPRE_CLKB); //bruker klokke b
   8066c:	681a      	ldr	r2, [r3, #0]
   8066e:	f042 020c 	orr.w	r2, r2, #12
   80672:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR6 |= (PWM_CMR_CPOL); //skifter polaritet. begynner nedde istednefor opp
   80674:	681a      	ldr	r2, [r3, #0]
   80676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   8067a:	601a      	str	r2, [r3, #0]

	REG_PWM_CPRD6 &= 0;
   8067c:	4a0c      	ldr	r2, [pc, #48]	; (806b0 <pwm_init+0x74>)
   8067e:	6813      	ldr	r3, [r2, #0]
   80680:	2100      	movs	r1, #0
   80682:	6011      	str	r1, [r2, #0]
	REG_PWM_CDTY6 &= 0;  
   80684:	4b0b      	ldr	r3, [pc, #44]	; (806b4 <pwm_init+0x78>)
   80686:	6818      	ldr	r0, [r3, #0]
   80688:	6019      	str	r1, [r3, #0]
	REG_PWM_CPRD6=20000; //period
   8068a:	f644 6120 	movw	r1, #20000	; 0x4e20
   8068e:	6011      	str	r1, [r2, #0]
	REG_PWM_CDTY6=1500; //duty cycle
   80690:	f240 52dc 	movw	r2, #1500	; 0x5dc
   80694:	601a      	str	r2, [r3, #0]
	REG_PWM_ENA=PWM_ENA_CHID6; 
   80696:	2240      	movs	r2, #64	; 0x40
   80698:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
   8069c:	601a      	str	r2, [r3, #0]
   8069e:	4770      	bx	lr
   806a0:	400e0700 	.word	0x400e0700
   806a4:	400e1200 	.word	0x400e1200
   806a8:	40094000 	.word	0x40094000
   806ac:	400942c0 	.word	0x400942c0
   806b0:	400942cc 	.word	0x400942cc
   806b4:	400942c4 	.word	0x400942c4

000806b8 <adc_init>:
   806b8:	4a0b      	ldr	r2, [pc, #44]	; (806e8 <adc_init+0x30>)
   806ba:	6813      	ldr	r3, [r2, #0]
   806bc:	f043 0320 	orr.w	r3, r3, #32
   806c0:	6013      	str	r3, [r2, #0]
   806c2:	f5a2 3201 	sub.w	r2, r2, #132096	; 0x20400
   806c6:	f5a2 723c 	sub.w	r2, r2, #752	; 0x2f0
   806ca:	6813      	ldr	r3, [r2, #0]
   806cc:	f043 0301 	orr.w	r3, r3, #1
   806d0:	6013      	str	r3, [r2, #0]
   806d2:	3a0c      	subs	r2, #12
   806d4:	6813      	ldr	r3, [r2, #0]
   806d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   806da:	6013      	str	r3, [r2, #0]
   806dc:	3a04      	subs	r2, #4
   806de:	6813      	ldr	r3, [r2, #0]
   806e0:	f043 0302 	orr.w	r3, r3, #2
   806e4:	6013      	str	r3, [r2, #0]
   806e6:	4770      	bx	lr
   806e8:	400e0700 	.word	0x400e0700

000806ec <main>:

//1kOhm motstand måtte byttes til en 500 ohm motstand når man holder på med den motoren og no relays
//baudrate til Can init må gjøres

int main(void)
{
   806ec:	b508      	push	{r3, lr}
		PIOA->PIO_PER |= PIO_PER_P19;  //pio enable register
   806ee:	4b1c      	ldr	r3, [pc, #112]	; (80760 <main+0x74>)
   806f0:	681a      	ldr	r2, [r3, #0]
   806f2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   806f6:	601a      	str	r2, [r3, #0]
		PIOA->PIO_OER |= PIO_OER_P19;  //pio enable output register
   806f8:	691a      	ldr	r2, [r3, #16]
   806fa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   806fe:	611a      	str	r2, [r3, #16]
		PIOA->PIO_SODR |= PIO_SODR_P19;  //set output data register
   80700:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80702:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80706:	631a      	str	r2, [r3, #48]	; 0x30
								
		PIOA->PIO_PER |= PIO_PER_P20;  //pio enable register
   80708:	681a      	ldr	r2, [r3, #0]
   8070a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8070e:	601a      	str	r2, [r3, #0]
		PIOA->PIO_OER |= PIO_OER_P20;  //pio enable output register
   80710:	691a      	ldr	r2, [r3, #16]
   80712:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   80716:	611a      	str	r2, [r3, #16]
		PIOA->PIO_SODR |= PIO_SODR_P20;  //set output data register
   80718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8071a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8071e:	631a      	str	r2, [r3, #48]	; 0x30
		
		/* Initialize the SAM system */
		SystemInit();
   80720:	4b10      	ldr	r3, [pc, #64]	; (80764 <main+0x78>)
   80722:	4798      	blx	r3
		WDT->WDT_MR |= WDT_MR_WDDIS; // disable the watchdog timer
   80724:	4a10      	ldr	r2, [pc, #64]	; (80768 <main+0x7c>)
   80726:	6853      	ldr	r3, [r2, #4]
   80728:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   8072c:	6053      	str	r3, [r2, #4]
		configure_uart();
   8072e:	4b0f      	ldr	r3, [pc, #60]	; (8076c <main+0x80>)
   80730:	4798      	blx	r3
		can_init_def_tx_rx_mb(CAN_BR);
   80732:	480f      	ldr	r0, [pc, #60]	; (80770 <main+0x84>)
   80734:	4b0f      	ldr	r3, [pc, #60]	; (80774 <main+0x88>)
   80736:	4798      	blx	r3
		pwm_init();
   80738:	4b0f      	ldr	r3, [pc, #60]	; (80778 <main+0x8c>)
   8073a:	4798      	blx	r3
		adc_init();
   8073c:	4b0f      	ldr	r3, [pc, #60]	; (8077c <main+0x90>)
   8073e:	4798      	blx	r3
		motor_init();
   80740:	4b0f      	ldr	r3, [pc, #60]	; (80780 <main+0x94>)
   80742:	4798      	blx	r3
		motor_dac_init();
   80744:	4b0f      	ldr	r3, [pc, #60]	; (80784 <main+0x98>)
   80746:	4798      	blx	r3
		timer_rtt_init(100);
   80748:	2064      	movs	r0, #100	; 0x64
   8074a:	4b0f      	ldr	r3, [pc, #60]	; (80788 <main+0x9c>)
   8074c:	4798      	blx	r3
		
		
		motor_stop();
   8074e:	4b0f      	ldr	r3, [pc, #60]	; (8078c <main+0xa0>)
   80750:	4798      	blx	r3
   80752:	4b0f      	ldr	r3, [pc, #60]	; (80790 <main+0xa4>)
		for(int i= 0; i < 1000000; i++);
   80754:	3b01      	subs	r3, #1
   80756:	d1fd      	bne.n	80754 <main+0x68>
		
		int16_t encval;
		motor_encoder_tglreset();
   80758:	4b0e      	ldr	r3, [pc, #56]	; (80794 <main+0xa8>)
   8075a:	4798      	blx	r3
   8075c:	e7fe      	b.n	8075c <main+0x70>
   8075e:	bf00      	nop
   80760:	400e0e00 	.word	0x400e0e00
   80764:	00080439 	.word	0x00080439
   80768:	400e1a50 	.word	0x400e1a50
   8076c:	00080b45 	.word	0x00080b45
   80770:	00290561 	.word	0x00290561
   80774:	00080251 	.word	0x00080251
   80778:	0008063d 	.word	0x0008063d
   8077c:	000806b9 	.word	0x000806b9
   80780:	000804dd 	.word	0x000804dd
   80784:	000805b1 	.word	0x000805b1
   80788:	00080a85 	.word	0x00080a85
   8078c:	0008062d 	.word	0x0008062d
   80790:	000f4240 	.word	0x000f4240
   80794:	000805e1 	.word	0x000805e1

00080798 <prints>:
   80798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8079c:	460d      	mov	r5, r1
   8079e:	1e16      	subs	r6, r2, #0
   807a0:	dd48      	ble.n	80834 <prints+0x9c>
   807a2:	780a      	ldrb	r2, [r1, #0]
   807a4:	2a00      	cmp	r2, #0
   807a6:	d035      	beq.n	80814 <prints+0x7c>
   807a8:	460a      	mov	r2, r1
   807aa:	2400      	movs	r4, #0
   807ac:	3401      	adds	r4, #1
   807ae:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   807b2:	2900      	cmp	r1, #0
   807b4:	d1fa      	bne.n	807ac <prints+0x14>
   807b6:	42a6      	cmp	r6, r4
   807b8:	dc2d      	bgt.n	80816 <prints+0x7e>
   807ba:	2400      	movs	r4, #0
   807bc:	f003 0202 	and.w	r2, r3, #2
   807c0:	2a00      	cmp	r2, #0
   807c2:	bf0c      	ite	eq
   807c4:	f04f 0820 	moveq.w	r8, #32
   807c8:	f04f 0830 	movne.w	r8, #48	; 0x30
   807cc:	f013 0301 	ands.w	r3, r3, #1
   807d0:	d123      	bne.n	8081a <prints+0x82>
   807d2:	2c00      	cmp	r4, #0
   807d4:	dd28      	ble.n	80828 <prints+0x90>
   807d6:	4626      	mov	r6, r4
   807d8:	fa5f f988 	uxtb.w	r9, r8
   807dc:	4f18      	ldr	r7, [pc, #96]	; (80840 <prints+0xa8>)
   807de:	4648      	mov	r0, r9
   807e0:	47b8      	blx	r7
   807e2:	3e01      	subs	r6, #1
   807e4:	d1fb      	bne.n	807de <prints+0x46>
   807e6:	7828      	ldrb	r0, [r5, #0]
   807e8:	b188      	cbz	r0, 8080e <prints+0x76>
   807ea:	4f15      	ldr	r7, [pc, #84]	; (80840 <prints+0xa8>)
   807ec:	47b8      	blx	r7
   807ee:	3401      	adds	r4, #1
   807f0:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   807f4:	2800      	cmp	r0, #0
   807f6:	d1f9      	bne.n	807ec <prints+0x54>
   807f8:	2e00      	cmp	r6, #0
   807fa:	dd08      	ble.n	8080e <prints+0x76>
   807fc:	4635      	mov	r5, r6
   807fe:	fa5f f888 	uxtb.w	r8, r8
   80802:	4f0f      	ldr	r7, [pc, #60]	; (80840 <prints+0xa8>)
   80804:	4640      	mov	r0, r8
   80806:	47b8      	blx	r7
   80808:	3d01      	subs	r5, #1
   8080a:	d1fb      	bne.n	80804 <prints+0x6c>
   8080c:	4434      	add	r4, r6
   8080e:	4620      	mov	r0, r4
   80810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80814:	2400      	movs	r4, #0
   80816:	1b34      	subs	r4, r6, r4
   80818:	e7d0      	b.n	807bc <prints+0x24>
   8081a:	4626      	mov	r6, r4
   8081c:	7828      	ldrb	r0, [r5, #0]
   8081e:	b108      	cbz	r0, 80824 <prints+0x8c>
   80820:	2400      	movs	r4, #0
   80822:	e7e2      	b.n	807ea <prints+0x52>
   80824:	2400      	movs	r4, #0
   80826:	e7e7      	b.n	807f8 <prints+0x60>
   80828:	4626      	mov	r6, r4
   8082a:	461c      	mov	r4, r3
   8082c:	e7db      	b.n	807e6 <prints+0x4e>
   8082e:	f04f 0820 	mov.w	r8, #32
   80832:	e7d8      	b.n	807e6 <prints+0x4e>
   80834:	f013 0401 	ands.w	r4, r3, #1
   80838:	d0f9      	beq.n	8082e <prints+0x96>
   8083a:	f04f 0820 	mov.w	r8, #32
   8083e:	e7ed      	b.n	8081c <prints+0x84>
   80840:	00080bad 	.word	0x00080bad

00080844 <printi>:
   80844:	b5f0      	push	{r4, r5, r6, r7, lr}
   80846:	b085      	sub	sp, #20
   80848:	4607      	mov	r7, r0
   8084a:	b381      	cbz	r1, 808ae <printi+0x6a>
   8084c:	460c      	mov	r4, r1
   8084e:	b10b      	cbz	r3, 80854 <printi+0x10>
   80850:	2a0a      	cmp	r2, #10
   80852:	d038      	beq.n	808c6 <printi+0x82>
   80854:	2300      	movs	r3, #0
   80856:	f88d 300f 	strb.w	r3, [sp, #15]
   8085a:	2600      	movs	r6, #0
   8085c:	2900      	cmp	r1, #0
   8085e:	d046      	beq.n	808ee <printi+0xaa>
   80860:	f10d 050f 	add.w	r5, sp, #15
   80864:	990c      	ldr	r1, [sp, #48]	; 0x30
   80866:	393a      	subs	r1, #58	; 0x3a
   80868:	fbb4 f3f2 	udiv	r3, r4, r2
   8086c:	fb02 4313 	mls	r3, r2, r3, r4
   80870:	2b09      	cmp	r3, #9
   80872:	bfc8      	it	gt
   80874:	185b      	addgt	r3, r3, r1
   80876:	3330      	adds	r3, #48	; 0x30
   80878:	f805 3d01 	strb.w	r3, [r5, #-1]!
   8087c:	fbb4 f4f2 	udiv	r4, r4, r2
   80880:	2c00      	cmp	r4, #0
   80882:	d1f1      	bne.n	80868 <printi+0x24>
   80884:	b156      	cbz	r6, 8089c <printi+0x58>
   80886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80888:	b11b      	cbz	r3, 80892 <printi+0x4e>
   8088a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8088c:	f013 0f02 	tst.w	r3, #2
   80890:	d125      	bne.n	808de <printi+0x9a>
   80892:	232d      	movs	r3, #45	; 0x2d
   80894:	f805 3c01 	strb.w	r3, [r5, #-1]
   80898:	3d01      	subs	r5, #1
   8089a:	2600      	movs	r6, #0
   8089c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8089e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808a0:	4629      	mov	r1, r5
   808a2:	4638      	mov	r0, r7
   808a4:	4c14      	ldr	r4, [pc, #80]	; (808f8 <printi+0xb4>)
   808a6:	47a0      	blx	r4
   808a8:	4430      	add	r0, r6
   808aa:	b005      	add	sp, #20
   808ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808ae:	2330      	movs	r3, #48	; 0x30
   808b0:	f88d 3004 	strb.w	r3, [sp, #4]
   808b4:	2300      	movs	r3, #0
   808b6:	f88d 3005 	strb.w	r3, [sp, #5]
   808ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808be:	a901      	add	r1, sp, #4
   808c0:	4c0d      	ldr	r4, [pc, #52]	; (808f8 <printi+0xb4>)
   808c2:	47a0      	blx	r4
   808c4:	e7f1      	b.n	808aa <printi+0x66>
   808c6:	2900      	cmp	r1, #0
   808c8:	dac4      	bge.n	80854 <printi+0x10>
   808ca:	424c      	negs	r4, r1
   808cc:	2300      	movs	r3, #0
   808ce:	f88d 300f 	strb.w	r3, [sp, #15]
   808d2:	f10d 050f 	add.w	r5, sp, #15
   808d6:	2c00      	cmp	r4, #0
   808d8:	d0d5      	beq.n	80886 <printi+0x42>
   808da:	2601      	movs	r6, #1
   808dc:	e7c0      	b.n	80860 <printi+0x1c>
   808de:	202d      	movs	r0, #45	; 0x2d
   808e0:	4b06      	ldr	r3, [pc, #24]	; (808fc <printi+0xb8>)
   808e2:	4798      	blx	r3
   808e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   808e6:	3b01      	subs	r3, #1
   808e8:	930a      	str	r3, [sp, #40]	; 0x28
   808ea:	2601      	movs	r6, #1
   808ec:	e7d6      	b.n	8089c <printi+0x58>
   808ee:	461e      	mov	r6, r3
   808f0:	f10d 050f 	add.w	r5, sp, #15
   808f4:	e7d2      	b.n	8089c <printi+0x58>
   808f6:	bf00      	nop
   808f8:	00080799 	.word	0x00080799
   808fc:	00080bad 	.word	0x00080bad

00080900 <print>:
   80900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80904:	b087      	sub	sp, #28
   80906:	4680      	mov	r8, r0
   80908:	780b      	ldrb	r3, [r1, #0]
   8090a:	2b00      	cmp	r3, #0
   8090c:	f000 8094 	beq.w	80a38 <print+0x138>
   80910:	468b      	mov	fp, r1
   80912:	4617      	mov	r7, r2
   80914:	2500      	movs	r5, #0
   80916:	4e4e      	ldr	r6, [pc, #312]	; (80a50 <print+0x150>)
   80918:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80a58 <print+0x158>
   8091c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80a5c <print+0x15c>
   80920:	e046      	b.n	809b0 <print+0xb0>
   80922:	2200      	movs	r2, #0
   80924:	e070      	b.n	80a08 <print+0x108>
   80926:	6839      	ldr	r1, [r7, #0]
   80928:	3704      	adds	r7, #4
   8092a:	484a      	ldr	r0, [pc, #296]	; (80a54 <print+0x154>)
   8092c:	2900      	cmp	r1, #0
   8092e:	bf08      	it	eq
   80930:	4601      	moveq	r1, r0
   80932:	4640      	mov	r0, r8
   80934:	47d0      	blx	sl
   80936:	4405      	add	r5, r0
   80938:	e035      	b.n	809a6 <print+0xa6>
   8093a:	6839      	ldr	r1, [r7, #0]
   8093c:	3704      	adds	r7, #4
   8093e:	2061      	movs	r0, #97	; 0x61
   80940:	9002      	str	r0, [sp, #8]
   80942:	9301      	str	r3, [sp, #4]
   80944:	9200      	str	r2, [sp, #0]
   80946:	2301      	movs	r3, #1
   80948:	220a      	movs	r2, #10
   8094a:	4640      	mov	r0, r8
   8094c:	47c8      	blx	r9
   8094e:	4405      	add	r5, r0
   80950:	e029      	b.n	809a6 <print+0xa6>
   80952:	6839      	ldr	r1, [r7, #0]
   80954:	3704      	adds	r7, #4
   80956:	2061      	movs	r0, #97	; 0x61
   80958:	9002      	str	r0, [sp, #8]
   8095a:	9301      	str	r3, [sp, #4]
   8095c:	9200      	str	r2, [sp, #0]
   8095e:	2300      	movs	r3, #0
   80960:	2210      	movs	r2, #16
   80962:	4640      	mov	r0, r8
   80964:	47c8      	blx	r9
   80966:	4405      	add	r5, r0
   80968:	e01d      	b.n	809a6 <print+0xa6>
   8096a:	6839      	ldr	r1, [r7, #0]
   8096c:	3704      	adds	r7, #4
   8096e:	2041      	movs	r0, #65	; 0x41
   80970:	9002      	str	r0, [sp, #8]
   80972:	9301      	str	r3, [sp, #4]
   80974:	9200      	str	r2, [sp, #0]
   80976:	2300      	movs	r3, #0
   80978:	2210      	movs	r2, #16
   8097a:	4640      	mov	r0, r8
   8097c:	47c8      	blx	r9
   8097e:	4405      	add	r5, r0
   80980:	e011      	b.n	809a6 <print+0xa6>
   80982:	6839      	ldr	r1, [r7, #0]
   80984:	3704      	adds	r7, #4
   80986:	2061      	movs	r0, #97	; 0x61
   80988:	9002      	str	r0, [sp, #8]
   8098a:	9301      	str	r3, [sp, #4]
   8098c:	9200      	str	r2, [sp, #0]
   8098e:	2300      	movs	r3, #0
   80990:	220a      	movs	r2, #10
   80992:	4640      	mov	r0, r8
   80994:	47c8      	blx	r9
   80996:	4405      	add	r5, r0
   80998:	e005      	b.n	809a6 <print+0xa6>
   8099a:	46a3      	mov	fp, r4
   8099c:	f89b 0000 	ldrb.w	r0, [fp]
   809a0:	47b0      	blx	r6
   809a2:	3501      	adds	r5, #1
   809a4:	465c      	mov	r4, fp
   809a6:	f104 0b01 	add.w	fp, r4, #1
   809aa:	7863      	ldrb	r3, [r4, #1]
   809ac:	2b00      	cmp	r3, #0
   809ae:	d044      	beq.n	80a3a <print+0x13a>
   809b0:	2b25      	cmp	r3, #37	; 0x25
   809b2:	d1f3      	bne.n	8099c <print+0x9c>
   809b4:	f10b 0401 	add.w	r4, fp, #1
   809b8:	f89b 3001 	ldrb.w	r3, [fp, #1]
   809bc:	2b00      	cmp	r3, #0
   809be:	d03c      	beq.n	80a3a <print+0x13a>
   809c0:	2b25      	cmp	r3, #37	; 0x25
   809c2:	d0ea      	beq.n	8099a <print+0x9a>
   809c4:	2b2d      	cmp	r3, #45	; 0x2d
   809c6:	bf06      	itte	eq
   809c8:	f10b 0402 	addeq.w	r4, fp, #2
   809cc:	2301      	moveq	r3, #1
   809ce:	2300      	movne	r3, #0
   809d0:	7822      	ldrb	r2, [r4, #0]
   809d2:	2a30      	cmp	r2, #48	; 0x30
   809d4:	d105      	bne.n	809e2 <print+0xe2>
   809d6:	f043 0302 	orr.w	r3, r3, #2
   809da:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   809de:	2a30      	cmp	r2, #48	; 0x30
   809e0:	d0f9      	beq.n	809d6 <print+0xd6>
   809e2:	7821      	ldrb	r1, [r4, #0]
   809e4:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   809e8:	b2d2      	uxtb	r2, r2
   809ea:	2a09      	cmp	r2, #9
   809ec:	d899      	bhi.n	80922 <print+0x22>
   809ee:	2200      	movs	r2, #0
   809f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   809f4:	3930      	subs	r1, #48	; 0x30
   809f6:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   809fa:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   809fe:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80a02:	b2c0      	uxtb	r0, r0
   80a04:	2809      	cmp	r0, #9
   80a06:	d9f3      	bls.n	809f0 <print+0xf0>
   80a08:	2973      	cmp	r1, #115	; 0x73
   80a0a:	d08c      	beq.n	80926 <print+0x26>
   80a0c:	2964      	cmp	r1, #100	; 0x64
   80a0e:	d094      	beq.n	8093a <print+0x3a>
   80a10:	2978      	cmp	r1, #120	; 0x78
   80a12:	d09e      	beq.n	80952 <print+0x52>
   80a14:	2958      	cmp	r1, #88	; 0x58
   80a16:	d0a8      	beq.n	8096a <print+0x6a>
   80a18:	2975      	cmp	r1, #117	; 0x75
   80a1a:	d0b2      	beq.n	80982 <print+0x82>
   80a1c:	2963      	cmp	r1, #99	; 0x63
   80a1e:	d1c2      	bne.n	809a6 <print+0xa6>
   80a20:	6839      	ldr	r1, [r7, #0]
   80a22:	3704      	adds	r7, #4
   80a24:	f88d 1014 	strb.w	r1, [sp, #20]
   80a28:	2100      	movs	r1, #0
   80a2a:	f88d 1015 	strb.w	r1, [sp, #21]
   80a2e:	a905      	add	r1, sp, #20
   80a30:	4640      	mov	r0, r8
   80a32:	47d0      	blx	sl
   80a34:	4405      	add	r5, r0
   80a36:	e7b6      	b.n	809a6 <print+0xa6>
   80a38:	2500      	movs	r5, #0
   80a3a:	f1b8 0f00 	cmp.w	r8, #0
   80a3e:	d003      	beq.n	80a48 <print+0x148>
   80a40:	f8d8 3000 	ldr.w	r3, [r8]
   80a44:	2200      	movs	r2, #0
   80a46:	701a      	strb	r2, [r3, #0]
   80a48:	4628      	mov	r0, r5
   80a4a:	b007      	add	sp, #28
   80a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a50:	00080bad 	.word	0x00080bad
   80a54:	00080e38 	.word	0x00080e38
   80a58:	00080799 	.word	0x00080799
   80a5c:	00080845 	.word	0x00080845

00080a60 <printf>:
   80a60:	b40f      	push	{r0, r1, r2, r3}
   80a62:	b500      	push	{lr}
   80a64:	b083      	sub	sp, #12
   80a66:	aa04      	add	r2, sp, #16
   80a68:	f852 1b04 	ldr.w	r1, [r2], #4
   80a6c:	9201      	str	r2, [sp, #4]
   80a6e:	2000      	movs	r0, #0
   80a70:	4b03      	ldr	r3, [pc, #12]	; (80a80 <printf+0x20>)
   80a72:	4798      	blx	r3
   80a74:	b003      	add	sp, #12
   80a76:	f85d eb04 	ldr.w	lr, [sp], #4
   80a7a:	b004      	add	sp, #16
   80a7c:	4770      	bx	lr
   80a7e:	bf00      	nop
   80a80:	00080901 	.word	0x00080901

00080a84 <timer_rtt_init>:
static uint32_t CompareValms;

void timer_rtt_init(int mseconds){
	
	int16_t prescaler = 3; //Gives highest possible resolution of timer
	RTT->RTT_MR |= (prescaler << RTT_MR_RTPRES_Pos);
   80a84:	4b0a      	ldr	r3, [pc, #40]	; (80ab0 <timer_rtt_init+0x2c>)
   80a86:	681a      	ldr	r2, [r3, #0]
   80a88:	f042 0203 	orr.w	r2, r2, #3
   80a8c:	601a      	str	r2, [r3, #0]
	RTT->RTT_MR |= RTT_MR_ALMIEN; //Enable interrupt when alarmvalue matches counter
   80a8e:	681a      	ldr	r2, [r3, #0]
   80a90:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   80a94:	601a      	str	r2, [r3, #0]
	
	RTT->RTT_AR |= 11 * mseconds; //10.9 ish 11. 
   80a96:	6859      	ldr	r1, [r3, #4]
   80a98:	eb00 0280 	add.w	r2, r0, r0, lsl #2
   80a9c:	eb00 0042 	add.w	r0, r0, r2, lsl #1
   80aa0:	4308      	orrs	r0, r1
   80aa2:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80aa4:	2210      	movs	r2, #16
   80aa6:	4b03      	ldr	r3, [pc, #12]	; (80ab4 <timer_rtt_init+0x30>)
   80aa8:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
   80aac:	4770      	bx	lr
   80aae:	bf00      	nop
   80ab0:	400e1a30 	.word	0x400e1a30
   80ab4:	e000e100 	.word	0xe000e100

00080ab8 <RTT_Handler>:
	
	NVIC_SetPriority(RTT_IRQn, 1);
}

void RTT_Handler(){
   80ab8:	b508      	push	{r3, lr}
	count++;
   80aba:	4b05      	ldr	r3, [pc, #20]	; (80ad0 <RTT_Handler+0x18>)
   80abc:	6819      	ldr	r1, [r3, #0]
   80abe:	3101      	adds	r1, #1
   80ac0:	6019      	str	r1, [r3, #0]
	printf("Count: %d", count);
   80ac2:	4804      	ldr	r0, [pc, #16]	; (80ad4 <RTT_Handler+0x1c>)
   80ac4:	4b04      	ldr	r3, [pc, #16]	; (80ad8 <RTT_Handler+0x20>)
   80ac6:	4798      	blx	r3
	RTT->RTT_MR |= (1 << RTT_MR_RTTRST);
   80ac8:	4b04      	ldr	r3, [pc, #16]	; (80adc <RTT_Handler+0x24>)
   80aca:	681a      	ldr	r2, [r3, #0]
   80acc:	601a      	str	r2, [r3, #0]
   80ace:	bd08      	pop	{r3, pc}
   80ad0:	20000450 	.word	0x20000450
   80ad4:	00080e40 	.word	0x00080e40
   80ad8:	00080a61 	.word	0x00080a61
   80adc:	400e1a30 	.word	0x400e1a30

00080ae0 <SysTick_Handler>:

void SysTick_disable(void){
	SysTick->CTRL = 0;
}

void SysTick_Handler(void){
   80ae0:	b538      	push	{r3, r4, r5, lr}
	
	SysTick_counter++;
   80ae2:	4b12      	ldr	r3, [pc, #72]	; (80b2c <SysTick_Handler+0x4c>)
   80ae4:	6859      	ldr	r1, [r3, #4]
   80ae6:	3101      	adds	r1, #1
   80ae8:	6059      	str	r1, [r3, #4]
	if(SysTick_counter >= CompareValms){
   80aea:	689b      	ldr	r3, [r3, #8]
   80aec:	4299      	cmp	r1, r3
   80aee:	d302      	bcc.n	80af6 <SysTick_Handler+0x16>
		busywait_alarm = 1;
   80af0:	2201      	movs	r2, #1
   80af2:	4b0e      	ldr	r3, [pc, #56]	; (80b2c <SysTick_Handler+0x4c>)
   80af4:	731a      	strb	r2, [r3, #12]
	}
	
	
	if(SysTick_counter%1000 == 0){
   80af6:	4a0e      	ldr	r2, [pc, #56]	; (80b30 <SysTick_Handler+0x50>)
   80af8:	fb82 3201 	smull	r3, r2, r2, r1
   80afc:	17cb      	asrs	r3, r1, #31
   80afe:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80b02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80b06:	fb02 1313 	mls	r3, r2, r3, r1
   80b0a:	b103      	cbz	r3, 80b0e <SysTick_Handler+0x2e>
   80b0c:	bd38      	pop	{r3, r4, r5, pc}
		SysTick_seconds++;
   80b0e:	4c07      	ldr	r4, [pc, #28]	; (80b2c <SysTick_Handler+0x4c>)
   80b10:	6923      	ldr	r3, [r4, #16]
   80b12:	3301      	adds	r3, #1
   80b14:	6123      	str	r3, [r4, #16]
		printf("counter: %d", SysTick_counter);
   80b16:	4807      	ldr	r0, [pc, #28]	; (80b34 <SysTick_Handler+0x54>)
   80b18:	4d07      	ldr	r5, [pc, #28]	; (80b38 <SysTick_Handler+0x58>)
   80b1a:	47a8      	blx	r5
		printf("busywait: %d", busywait_alarm);
   80b1c:	7b21      	ldrb	r1, [r4, #12]
   80b1e:	4807      	ldr	r0, [pc, #28]	; (80b3c <SysTick_Handler+0x5c>)
   80b20:	47a8      	blx	r5
		printf("Seconds: %d \n\r", SysTick_seconds);
   80b22:	6921      	ldr	r1, [r4, #16]
   80b24:	4806      	ldr	r0, [pc, #24]	; (80b40 <SysTick_Handler+0x60>)
   80b26:	47a8      	blx	r5
	// 		}
	// 	}
	// 	else{
	// 		motor_stop();
	// 	}
}
   80b28:	e7f0      	b.n	80b0c <SysTick_Handler+0x2c>
   80b2a:	bf00      	nop
   80b2c:	20000450 	.word	0x20000450
   80b30:	10624dd3 	.word	0x10624dd3
   80b34:	00080e4c 	.word	0x00080e4c
   80b38:	00080a61 	.word	0x00080a61
   80b3c:	00080e58 	.word	0x00080e58
   80b40:	00080e68 	.word	0x00080e68

00080b44 <configure_uart>:
   80b44:	4b16      	ldr	r3, [pc, #88]	; (80ba0 <configure_uart+0x5c>)
   80b46:	2200      	movs	r2, #0
   80b48:	701a      	strb	r2, [r3, #0]
   80b4a:	705a      	strb	r2, [r3, #1]
   80b4c:	4b15      	ldr	r3, [pc, #84]	; (80ba4 <configure_uart+0x60>)
   80b4e:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b52:	6459      	str	r1, [r3, #68]	; 0x44
   80b54:	6059      	str	r1, [r3, #4]
   80b56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80b58:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80b5a:	4002      	ands	r2, r0
   80b5c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80b60:	671a      	str	r2, [r3, #112]	; 0x70
   80b62:	6659      	str	r1, [r3, #100]	; 0x64
   80b64:	f44f 7280 	mov.w	r2, #256	; 0x100
   80b68:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80b6c:	611a      	str	r2, [r3, #16]
   80b6e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80b72:	21ac      	movs	r1, #172	; 0xac
   80b74:	6019      	str	r1, [r3, #0]
   80b76:	f240 2123 	movw	r1, #547	; 0x223
   80b7a:	6219      	str	r1, [r3, #32]
   80b7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80b80:	6059      	str	r1, [r3, #4]
   80b82:	f240 2102 	movw	r1, #514	; 0x202
   80b86:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   80b8a:	f04f 31ff 	mov.w	r1, #4294967295
   80b8e:	60d9      	str	r1, [r3, #12]
   80b90:	21e1      	movs	r1, #225	; 0xe1
   80b92:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80b94:	4904      	ldr	r1, [pc, #16]	; (80ba8 <configure_uart+0x64>)
   80b96:	600a      	str	r2, [r1, #0]
   80b98:	2250      	movs	r2, #80	; 0x50
   80b9a:	601a      	str	r2, [r3, #0]
   80b9c:	4770      	bx	lr
   80b9e:	bf00      	nop
   80ba0:	20000464 	.word	0x20000464
   80ba4:	400e0e00 	.word	0x400e0e00
   80ba8:	e000e100 	.word	0xe000e100

00080bac <uart_putchar>:
   80bac:	4b07      	ldr	r3, [pc, #28]	; (80bcc <uart_putchar+0x20>)
   80bae:	695b      	ldr	r3, [r3, #20]
   80bb0:	f013 0f02 	tst.w	r3, #2
   80bb4:	d008      	beq.n	80bc8 <uart_putchar+0x1c>
   80bb6:	4b05      	ldr	r3, [pc, #20]	; (80bcc <uart_putchar+0x20>)
   80bb8:	61d8      	str	r0, [r3, #28]
   80bba:	461a      	mov	r2, r3
   80bbc:	6953      	ldr	r3, [r2, #20]
   80bbe:	f413 7f00 	tst.w	r3, #512	; 0x200
   80bc2:	d0fb      	beq.n	80bbc <uart_putchar+0x10>
   80bc4:	2000      	movs	r0, #0
   80bc6:	4770      	bx	lr
   80bc8:	2001      	movs	r0, #1
   80bca:	4770      	bx	lr
   80bcc:	400e0800 	.word	0x400e0800

00080bd0 <UART_Handler>:
   80bd0:	b508      	push	{r3, lr}
   80bd2:	4b15      	ldr	r3, [pc, #84]	; (80c28 <UART_Handler+0x58>)
   80bd4:	695b      	ldr	r3, [r3, #20]
   80bd6:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80bda:	d003      	beq.n	80be4 <UART_Handler+0x14>
   80bdc:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80be0:	4a11      	ldr	r2, [pc, #68]	; (80c28 <UART_Handler+0x58>)
   80be2:	6011      	str	r1, [r2, #0]
   80be4:	f013 0f01 	tst.w	r3, #1
   80be8:	d012      	beq.n	80c10 <UART_Handler+0x40>
   80bea:	4810      	ldr	r0, [pc, #64]	; (80c2c <UART_Handler+0x5c>)
   80bec:	7842      	ldrb	r2, [r0, #1]
   80bee:	1c53      	adds	r3, r2, #1
   80bf0:	4259      	negs	r1, r3
   80bf2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80bf6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80bfa:	bf58      	it	pl
   80bfc:	424b      	negpl	r3, r1
   80bfe:	7801      	ldrb	r1, [r0, #0]
   80c00:	428b      	cmp	r3, r1
   80c02:	d006      	beq.n	80c12 <UART_Handler+0x42>
   80c04:	4908      	ldr	r1, [pc, #32]	; (80c28 <UART_Handler+0x58>)
   80c06:	6988      	ldr	r0, [r1, #24]
   80c08:	4908      	ldr	r1, [pc, #32]	; (80c2c <UART_Handler+0x5c>)
   80c0a:	440a      	add	r2, r1
   80c0c:	7090      	strb	r0, [r2, #2]
   80c0e:	704b      	strb	r3, [r1, #1]
   80c10:	bd08      	pop	{r3, pc}
   80c12:	4807      	ldr	r0, [pc, #28]	; (80c30 <UART_Handler+0x60>)
   80c14:	4b07      	ldr	r3, [pc, #28]	; (80c34 <UART_Handler+0x64>)
   80c16:	4798      	blx	r3
   80c18:	4b03      	ldr	r3, [pc, #12]	; (80c28 <UART_Handler+0x58>)
   80c1a:	699a      	ldr	r2, [r3, #24]
   80c1c:	4b03      	ldr	r3, [pc, #12]	; (80c2c <UART_Handler+0x5c>)
   80c1e:	7859      	ldrb	r1, [r3, #1]
   80c20:	440b      	add	r3, r1
   80c22:	709a      	strb	r2, [r3, #2]
   80c24:	bd08      	pop	{r3, pc}
   80c26:	bf00      	nop
   80c28:	400e0800 	.word	0x400e0800
   80c2c:	20000464 	.word	0x20000464
   80c30:	00080ea4 	.word	0x00080ea4
   80c34:	00080a61 	.word	0x00080a61

00080c38 <__libc_init_array>:
   80c38:	b570      	push	{r4, r5, r6, lr}
   80c3a:	4e0f      	ldr	r6, [pc, #60]	; (80c78 <__libc_init_array+0x40>)
   80c3c:	4d0f      	ldr	r5, [pc, #60]	; (80c7c <__libc_init_array+0x44>)
   80c3e:	1b76      	subs	r6, r6, r5
   80c40:	10b6      	asrs	r6, r6, #2
   80c42:	bf18      	it	ne
   80c44:	2400      	movne	r4, #0
   80c46:	d005      	beq.n	80c54 <__libc_init_array+0x1c>
   80c48:	3401      	adds	r4, #1
   80c4a:	f855 3b04 	ldr.w	r3, [r5], #4
   80c4e:	4798      	blx	r3
   80c50:	42a6      	cmp	r6, r4
   80c52:	d1f9      	bne.n	80c48 <__libc_init_array+0x10>
   80c54:	4e0a      	ldr	r6, [pc, #40]	; (80c80 <__libc_init_array+0x48>)
   80c56:	4d0b      	ldr	r5, [pc, #44]	; (80c84 <__libc_init_array+0x4c>)
   80c58:	f000 f936 	bl	80ec8 <_init>
   80c5c:	1b76      	subs	r6, r6, r5
   80c5e:	10b6      	asrs	r6, r6, #2
   80c60:	bf18      	it	ne
   80c62:	2400      	movne	r4, #0
   80c64:	d006      	beq.n	80c74 <__libc_init_array+0x3c>
   80c66:	3401      	adds	r4, #1
   80c68:	f855 3b04 	ldr.w	r3, [r5], #4
   80c6c:	4798      	blx	r3
   80c6e:	42a6      	cmp	r6, r4
   80c70:	d1f9      	bne.n	80c66 <__libc_init_array+0x2e>
   80c72:	bd70      	pop	{r4, r5, r6, pc}
   80c74:	bd70      	pop	{r4, r5, r6, pc}
   80c76:	bf00      	nop
   80c78:	00080ed4 	.word	0x00080ed4
   80c7c:	00080ed4 	.word	0x00080ed4
   80c80:	00080edc 	.word	0x00080edc
   80c84:	00080ed4 	.word	0x00080ed4

00080c88 <register_fini>:
   80c88:	4b02      	ldr	r3, [pc, #8]	; (80c94 <register_fini+0xc>)
   80c8a:	b113      	cbz	r3, 80c92 <register_fini+0xa>
   80c8c:	4802      	ldr	r0, [pc, #8]	; (80c98 <register_fini+0x10>)
   80c8e:	f000 b805 	b.w	80c9c <atexit>
   80c92:	4770      	bx	lr
   80c94:	00000000 	.word	0x00000000
   80c98:	00080ca9 	.word	0x00080ca9

00080c9c <atexit>:
   80c9c:	2300      	movs	r3, #0
   80c9e:	4601      	mov	r1, r0
   80ca0:	461a      	mov	r2, r3
   80ca2:	4618      	mov	r0, r3
   80ca4:	f000 b81e 	b.w	80ce4 <__register_exitproc>

00080ca8 <__libc_fini_array>:
   80ca8:	b538      	push	{r3, r4, r5, lr}
   80caa:	4c0a      	ldr	r4, [pc, #40]	; (80cd4 <__libc_fini_array+0x2c>)
   80cac:	4d0a      	ldr	r5, [pc, #40]	; (80cd8 <__libc_fini_array+0x30>)
   80cae:	1b64      	subs	r4, r4, r5
   80cb0:	10a4      	asrs	r4, r4, #2
   80cb2:	d00a      	beq.n	80cca <__libc_fini_array+0x22>
   80cb4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80cb8:	3b01      	subs	r3, #1
   80cba:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80cbe:	3c01      	subs	r4, #1
   80cc0:	f855 3904 	ldr.w	r3, [r5], #-4
   80cc4:	4798      	blx	r3
   80cc6:	2c00      	cmp	r4, #0
   80cc8:	d1f9      	bne.n	80cbe <__libc_fini_array+0x16>
   80cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80cce:	f000 b905 	b.w	80edc <_fini>
   80cd2:	bf00      	nop
   80cd4:	00080eec 	.word	0x00080eec
   80cd8:	00080ee8 	.word	0x00080ee8

00080cdc <__retarget_lock_acquire_recursive>:
   80cdc:	4770      	bx	lr
   80cde:	bf00      	nop

00080ce0 <__retarget_lock_release_recursive>:
   80ce0:	4770      	bx	lr
   80ce2:	bf00      	nop

00080ce4 <__register_exitproc>:
   80ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80ce8:	4d2c      	ldr	r5, [pc, #176]	; (80d9c <__register_exitproc+0xb8>)
   80cea:	4606      	mov	r6, r0
   80cec:	6828      	ldr	r0, [r5, #0]
   80cee:	4698      	mov	r8, r3
   80cf0:	460f      	mov	r7, r1
   80cf2:	4691      	mov	r9, r2
   80cf4:	f7ff fff2 	bl	80cdc <__retarget_lock_acquire_recursive>
   80cf8:	4b29      	ldr	r3, [pc, #164]	; (80da0 <__register_exitproc+0xbc>)
   80cfa:	681c      	ldr	r4, [r3, #0]
   80cfc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80d00:	2b00      	cmp	r3, #0
   80d02:	d03e      	beq.n	80d82 <__register_exitproc+0x9e>
   80d04:	685a      	ldr	r2, [r3, #4]
   80d06:	2a1f      	cmp	r2, #31
   80d08:	dc1c      	bgt.n	80d44 <__register_exitproc+0x60>
   80d0a:	f102 0e01 	add.w	lr, r2, #1
   80d0e:	b176      	cbz	r6, 80d2e <__register_exitproc+0x4a>
   80d10:	2101      	movs	r1, #1
   80d12:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80d16:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80d1a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80d1e:	4091      	lsls	r1, r2
   80d20:	4308      	orrs	r0, r1
   80d22:	2e02      	cmp	r6, #2
   80d24:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80d28:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80d2c:	d023      	beq.n	80d76 <__register_exitproc+0x92>
   80d2e:	3202      	adds	r2, #2
   80d30:	f8c3 e004 	str.w	lr, [r3, #4]
   80d34:	6828      	ldr	r0, [r5, #0]
   80d36:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80d3a:	f7ff ffd1 	bl	80ce0 <__retarget_lock_release_recursive>
   80d3e:	2000      	movs	r0, #0
   80d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d44:	4b17      	ldr	r3, [pc, #92]	; (80da4 <__register_exitproc+0xc0>)
   80d46:	b30b      	cbz	r3, 80d8c <__register_exitproc+0xa8>
   80d48:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80d4c:	f3af 8000 	nop.w
   80d50:	4603      	mov	r3, r0
   80d52:	b1d8      	cbz	r0, 80d8c <__register_exitproc+0xa8>
   80d54:	2000      	movs	r0, #0
   80d56:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80d5a:	f04f 0e01 	mov.w	lr, #1
   80d5e:	6058      	str	r0, [r3, #4]
   80d60:	6019      	str	r1, [r3, #0]
   80d62:	4602      	mov	r2, r0
   80d64:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80d68:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80d6c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80d70:	2e00      	cmp	r6, #0
   80d72:	d0dc      	beq.n	80d2e <__register_exitproc+0x4a>
   80d74:	e7cc      	b.n	80d10 <__register_exitproc+0x2c>
   80d76:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80d7a:	4301      	orrs	r1, r0
   80d7c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80d80:	e7d5      	b.n	80d2e <__register_exitproc+0x4a>
   80d82:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80d86:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80d8a:	e7bb      	b.n	80d04 <__register_exitproc+0x20>
   80d8c:	6828      	ldr	r0, [r5, #0]
   80d8e:	f7ff ffa7 	bl	80ce0 <__retarget_lock_release_recursive>
   80d92:	f04f 30ff 	mov.w	r0, #4294967295
   80d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d9a:	bf00      	nop
   80d9c:	20000430 	.word	0x20000430
   80da0:	00080ec4 	.word	0x00080ec4
   80da4:	00000000 	.word	0x00000000
   80da8:	304e4143 	.word	0x304e4143
   80dac:	746e6920 	.word	0x746e6920
   80db0:	75727265 	.word	0x75727265
   80db4:	0d0a7470 	.word	0x0d0a7470
   80db8:	00000000 	.word	0x00000000
   80dbc:	304e4143 	.word	0x304e4143
   80dc0:	73656d20 	.word	0x73656d20
   80dc4:	65676173 	.word	0x65676173
   80dc8:	72726120 	.word	0x72726120
   80dcc:	64657669 	.word	0x64657669
   80dd0:	206e6920 	.word	0x206e6920
   80dd4:	2d6e6f6e 	.word	0x2d6e6f6e
   80dd8:	64657375 	.word	0x64657375
   80ddc:	69616d20 	.word	0x69616d20
   80de0:	786f626c 	.word	0x786f626c
   80de4:	00000d0a 	.word	0x00000d0a
   80de8:	7373656d 	.word	0x7373656d
   80dec:	20656761 	.word	0x20656761
   80df0:	203a6469 	.word	0x203a6469
   80df4:	0d0a6425 	.word	0x0d0a6425
   80df8:	00000000 	.word	0x00000000
   80dfc:	7373656d 	.word	0x7373656d
   80e00:	20656761 	.word	0x20656761
   80e04:	61746164 	.word	0x61746164
   80e08:	6e656c20 	.word	0x6e656c20
   80e0c:	3a687467 	.word	0x3a687467
   80e10:	0a642520 	.word	0x0a642520
   80e14:	0000000d 	.word	0x0000000d
   80e18:	00206425 	.word	0x00206425
   80e1c:	304e4143 	.word	0x304e4143
   80e20:	30424d20 	.word	0x30424d20
   80e24:	61657220 	.word	0x61657220
   80e28:	74207964 	.word	0x74207964
   80e2c:	6573206f 	.word	0x6573206f
   80e30:	0a20646e 	.word	0x0a20646e
   80e34:	0000000d 	.word	0x0000000d
   80e38:	6c756e28 	.word	0x6c756e28
   80e3c:	0000296c 	.word	0x0000296c
   80e40:	6e756f43 	.word	0x6e756f43
   80e44:	25203a74 	.word	0x25203a74
   80e48:	00000064 	.word	0x00000064
   80e4c:	6e756f63 	.word	0x6e756f63
   80e50:	3a726574 	.word	0x3a726574
   80e54:	00642520 	.word	0x00642520
   80e58:	79737562 	.word	0x79737562
   80e5c:	74696177 	.word	0x74696177
   80e60:	6425203a 	.word	0x6425203a
   80e64:	00000000 	.word	0x00000000
   80e68:	6f636553 	.word	0x6f636553
   80e6c:	3a73646e 	.word	0x3a73646e
   80e70:	20642520 	.word	0x20642520
   80e74:	00000d0a 	.word	0x00000d0a
   80e78:	656d6954 	.word	0x656d6954
   80e7c:	74732072 	.word	0x74732072
   80e80:	65747261 	.word	0x65747261
   80e84:	2e2e2e64 	.word	0x2e2e2e64
   80e88:	000d0a20 	.word	0x000d0a20
   80e8c:	00002d2d 	.word	0x00002d2d
   80e90:	542e2e2e 	.word	0x542e2e2e
   80e94:	72656d69 	.word	0x72656d69
   80e98:	6f747320 	.word	0x6f747320
   80e9c:	64657070 	.word	0x64657070
   80ea0:	00000d0a 	.word	0x00000d0a
   80ea4:	3a525245 	.word	0x3a525245
   80ea8:	52415520 	.word	0x52415520
   80eac:	58522054 	.word	0x58522054
   80eb0:	66756220 	.word	0x66756220
   80eb4:	20726566 	.word	0x20726566
   80eb8:	66207369 	.word	0x66207369
   80ebc:	0a6c6c75 	.word	0x0a6c6c75
   80ec0:	0000000d 	.word	0x0000000d

00080ec4 <_global_impure_ptr>:
   80ec4:	20000008                                ... 

00080ec8 <_init>:
   80ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80eca:	bf00      	nop
   80ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80ece:	bc08      	pop	{r3}
   80ed0:	469e      	mov	lr, r3
   80ed2:	4770      	bx	lr

00080ed4 <__init_array_start>:
   80ed4:	00080c89 	.word	0x00080c89

00080ed8 <__frame_dummy_init_array_entry>:
   80ed8:	00080119                                ....

00080edc <_fini>:
   80edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80ede:	bf00      	nop
   80ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80ee2:	bc08      	pop	{r3}
   80ee4:	469e      	mov	lr, r3
   80ee6:	4770      	bx	lr

00080ee8 <__fini_array_start>:
   80ee8:	000800f5 	.word	0x000800f5
