[INF:CM0023] Creating log file ../../../build/regression/rp32/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_soc_top.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_bus_if.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_wbu.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_pkg.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_lsu.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_gpr.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_core.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_bru.sv".

[INF:PP0122] Preprocessing source file "hdl/rtl/core/r5p_alu.sv".

[INF:PP0122] Preprocessing source file "r5p_soc_de0_cv.sv".

[INF:PA0201] Parsing source file "hdl/rtl/riscv/riscv_isa_pkg.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_soc_top.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_soc_mem.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_soc_gpio.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_bus_if.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_bus_dec.sv".

[INF:PA0201] Parsing source file "hdl/rtl/soc/r5p_bus_arb.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_wbu.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_pkg.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_lsu.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_gpr.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_core.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_bru.sv".

[INF:PA0201] Parsing source file "hdl/rtl/core/r5p_alu.sv".

[INF:PA0201] Parsing source file "r5p_soc_de0_cv.sv".

[WRN:PA0205] hdl/rtl/riscv/riscv_isa_pkg.sv:19: No timescale set for "riscv_isa_pkg".

[WRN:PA0205] hdl/rtl/soc/r5p_soc_top.sv:21: No timescale set for "r5p_soc_top".

[WRN:PA0205] hdl/rtl/soc/r5p_soc_mem.sv:19: No timescale set for "r5p_soc_mem".

[WRN:PA0205] hdl/rtl/soc/r5p_soc_gpio.sv:23: No timescale set for "r5p_soc_gpio".

[WRN:PA0205] hdl/rtl/soc/r5p_bus_if.sv:19: No timescale set for "r5p_bus_if".

[WRN:PA0205] hdl/rtl/soc/r5p_bus_dec.sv:19: No timescale set for "r5p_bus_dec".

[WRN:PA0205] hdl/rtl/soc/r5p_bus_arb.sv:19: No timescale set for "r5p_bus_arb".

[WRN:PA0205] hdl/rtl/core/r5p_wbu.sv:19: No timescale set for "r5p_wbu".

[WRN:PA0205] hdl/rtl/core/r5p_pkg.sv:19: No timescale set for "r5p_pkg".

[WRN:PA0205] hdl/rtl/core/r5p_lsu.sv:21: No timescale set for "r5p_lsu".

[WRN:PA0205] hdl/rtl/core/r5p_gpr.sv:19: No timescale set for "r5p_gpr".

[WRN:PA0205] hdl/rtl/core/r5p_core.sv:24: No timescale set for "r5p_core".

[WRN:PA0205] hdl/rtl/core/r5p_bru.sv:21: No timescale set for "r5p_bru".

[WRN:PA0205] hdl/rtl/core/r5p_alu.sv:21: No timescale set for "r5p_alu".

[WRN:PA0205] r5p_soc_de0_cv.sv:55: No timescale set for "r5p_soc_de0_cv".

[INF:CP0300] Compilation...

[INF:CP0301] hdl/rtl/riscv/riscv_isa_pkg.sv:19: Compile package "riscv_isa_pkg".

[INF:CP0301] hdl/rtl/core/r5p_pkg.sv:19: Compile package "r5p_pkg".

[INF:CP0303] hdl/rtl/core/r5p_alu.sv:21: Compile module "work@r5p_alu".

[INF:CP0303] hdl/rtl/core/r5p_bru.sv:21: Compile module "work@r5p_bru".

[INF:CP0303] hdl/rtl/soc/r5p_bus_arb.sv:19: Compile module "work@r5p_bus_arb".

[INF:CP0303] hdl/rtl/soc/r5p_bus_dec.sv:19: Compile module "work@r5p_bus_dec".

[INF:CP0304] hdl/rtl/soc/r5p_bus_if.sv:19: Compile interface "work@r5p_bus_if".

[INF:CP0303] hdl/rtl/core/r5p_core.sv:24: Compile module "work@r5p_core".

[INF:CP0303] hdl/rtl/core/r5p_gpr.sv:19: Compile module "work@r5p_gpr".

[INF:CP0303] hdl/rtl/core/r5p_lsu.sv:21: Compile module "work@r5p_lsu".

[INF:CP0303] r5p_soc_de0_cv.sv:55: Compile module "work@r5p_soc_de0_cv".

[INF:CP0303] hdl/rtl/soc/r5p_soc_gpio.sv:23: Compile module "work@r5p_soc_gpio".

[INF:CP0303] hdl/rtl/soc/r5p_soc_mem.sv:19: Compile module "work@r5p_soc_mem".

[INF:CP0303] hdl/rtl/soc/r5p_soc_top.sv:21: Compile module "work@r5p_soc_top".

[INF:CP0303] hdl/rtl/core/r5p_wbu.sv:19: Compile module "work@r5p_wbu".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] r5p_soc_de0_cv.sv:91:26: Implicit port type (wire) for "GPIO_0",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] hdl/rtl/core/r5p_core.sv:180: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:203: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:269: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_d32".

[INF:CP0335] hdl/rtl/core/r5p_gpr.sv:111: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[INF:CP0335] hdl/rtl/core/r5p_gpr.sv:167: Compile generate block "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[INF:CP0335] hdl/rtl/core/r5p_alu.sv:80: Compile generate block "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:348: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[INF:CP0335] hdl/rtl/core/r5p_core.sv:424: Compile generate block "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[INF:CP0335] hdl/rtl/soc/r5p_bus_dec.sv:46: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[INF:CP0335] hdl/rtl/soc/r5p_bus_dec.sv:46: Compile generate block "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[INF:CP0335] hdl/rtl/soc/r5p_soc_top.sv:263: Compile generate block "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[INF:CP0335] hdl/rtl/soc/r5p_soc_gpio.sv:47: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[INF:CP0335] hdl/rtl/soc/r5p_soc_gpio.sv:68: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[INF:CP0335] hdl/rtl/soc/r5p_soc_gpio.sv:98: Compile generate block "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[INF:CP0335] r5p_soc_de0_cv.sv:223: Compile generate block "work@r5p_soc_de0_cv.gen_gpio[0]".

Instance tree:
[TOP] work@r5p_bus_arb work@r5p_bus_arb
[TOP] work@r5p_soc_de0_cv work@r5p_soc_de0_cv
[MOD] work@r5p_soc_top work@r5p_soc_de0_cv.soc
[SCO] work@r5p_soc_de0_cv.gen_gpio[0] work@r5p_soc_de0_cv.gen_gpio[0]
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_if
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_ls
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_mem[0]
[I/F] work@r5p_bus_if work@r5p_soc_de0_cv.soc.bus_mem[1]
[MOD] work@r5p_core work@r5p_soc_de0_cv.soc.core
[MOD] work@r5p_bus_dec work@r5p_soc_de0_cv.soc.ls_dec
[SCO] work@r5p_soc_de0_cv.soc.gen_cyclone_v work@r5p_soc_de0_cv.soc.gen_cyclone_v
[MOD] work@r5p_soc_gpio work@r5p_soc_de0_cv.soc.soc_gpio
[SCO] work@r5p_core.UNNAMED work@r5p_soc_de0_cv.soc.core.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.gen_bru_alu work@r5p_soc_de0_cv.soc.core.gen_bru_alu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_bra_add work@r5p_soc_de0_cv.soc.core.gen_bra_add
[SCO] work@r5p_core.UNNAMED work@r5p_soc_de0_cv.soc.core.UNNAMED
[SCO] work@r5p_core.UNNAMED work@r5p_soc_de0_cv.soc.core.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.gen_d32 work@r5p_soc_de0_cv.soc.core.gen_d32
[MOD] work@r5p_gpr work@r5p_soc_de0_cv.soc.core.gpr
[MOD] work@r5p_alu work@r5p_soc_de0_cv.soc.core.alu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_nomdu work@r5p_soc_de0_cv.soc.core.gen_nomdu
[SCO] work@r5p_soc_de0_cv.soc.core.gen_lsa_alu work@r5p_soc_de0_cv.soc.core.gen_lsa_alu
[MOD] work@r5p_lsu work@r5p_soc_de0_cv.soc.core.lsu
[MOD] work@r5p_wbu work@r5p_soc_de0_cv.soc.core.wbu
[SCO] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]
[SCO] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1] work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]
[SCO] work@r5p_bus_dec.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED
[SCO] work@r5p_bus_dec.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED
[SCO] work@r5p_bus_dec.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED
[MOD] work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096 [U] work@r5p_soc_de0_cv.soc.gen_cyclone_v.imem
[MOD] work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096 [U] work@r5p_soc_de0_cv.soc.gen_cyclone_v.dmem
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_min work@r5p_soc_de0_cv.soc.soc_gpio.gen_min
[SCO] work@r5p_soc_gpio.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED
[SCO] work@r5p_soc_gpio.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v
[SCO] work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.UNNAMED work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED
[SCO] work@r5p_lsu.blk_rdt work@r5p_soc_de0_cv.soc.core.lsu.blk_rdt
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_wbu.UNNAMED work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED
[SCO] work@r5p_bus_dec.UNNAMED.UNNAMED work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default
[SCO] work@r5p_soc_gpio.UNNAMED.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED.UNNAMED
[MOD] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32 [U] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[1]
[MOD] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32 [U] work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[2]
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED
[SCO] work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED

[NTE:EL0503] hdl/rtl/soc/r5p_bus_arb.sv:19: Top level module "work@r5p_bus_arb".

[NTE:EL0503] r5p_soc_de0_cv.sv:55: Top level module "work@r5p_soc_de0_cv".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] hdl/rtl/core/r5p_gpr.sv:111: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v::gpr32x32".

[ERR:CP0317] hdl/rtl/core/r5p_wbu.sv:50: Undefined type "wbu_t".

[WRN:EL0500] hdl/rtl/soc/r5p_soc_top.sv:263: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::rom32x4096".

[WRN:EL0500] hdl/rtl/soc/r5p_soc_top.sv:277: Cannot find a module definition for "work@r5p_soc_de0_cv.soc.gen_cyclone_v::ram32x4096".

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 14.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

[NTE:EL0523] hdl/rtl/soc/r5p_bus_arb.sv:19: Instance "work@r5p_bus_arb".

[NTE:EL0523] r5p_soc_de0_cv.sv:55: Instance "work@r5p_soc_de0_cv".

[NTE:EL0523] r5p_soc_de0_cv.sv:200: Instance "work@r5p_soc_de0_cv.soc".

[NTE:EL0522] r5p_soc_de0_cv.sv:223: Scope "work@r5p_soc_de0_cv.gen_gpio[0]".

[NTE:EL0524] hdl/rtl/soc/r5p_soc_top.sv:80: Interface Instance "work@r5p_soc_de0_cv.soc.bus_if".

[NTE:EL0524] hdl/rtl/soc/r5p_soc_top.sv:81: Interface Instance "work@r5p_soc_de0_cv.soc.bus_ls".

[NTE:EL0524] hdl/rtl/soc/r5p_soc_top.sv:82: Interface Instance "work@r5p_soc_de0_cv.soc.bus_mem[0]".

[NTE:EL0524] hdl/rtl/soc/r5p_soc_top.sv:82: Interface Instance "work@r5p_soc_de0_cv.soc.bus_mem[1]".

[NTE:EL0523] hdl/rtl/soc/r5p_soc_top.sv:88: Instance "work@r5p_soc_de0_cv.soc.core".

[NTE:EL0523] hdl/rtl/soc/r5p_soc_top.sv:127: Instance "work@r5p_soc_de0_cv.soc.ls_dec".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_top.sv:263: Scope "work@r5p_soc_de0_cv.soc.gen_cyclone_v".

[NTE:EL0523] hdl/rtl/soc/r5p_soc_top.sv:385: Instance "work@r5p_soc_de0_cv.soc.soc_gpio".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:159: Scope "work@r5p_soc_de0_cv.soc.core.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:180: Scope "work@r5p_soc_de0_cv.soc.core.gen_bru_alu".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:203: Scope "work@r5p_soc_de0_cv.soc.core.gen_bra_add".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:237: Scope "work@r5p_soc_de0_cv.soc.core.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:246: Scope "work@r5p_soc_de0_cv.soc.core.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:269: Scope "work@r5p_soc_de0_cv.soc.core.gen_d32".

[NTE:EL0523] hdl/rtl/core/r5p_core.sv:286: Instance "work@r5p_soc_de0_cv.soc.core.gpr".

[NTE:EL0523] hdl/rtl/core/r5p_core.sv:310: Instance "work@r5p_soc_de0_cv.soc.core.alu".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:348: Scope "work@r5p_soc_de0_cv.soc.core.gen_nomdu".

[NTE:EL0522] hdl/rtl/core/r5p_core.sv:424: Scope "work@r5p_soc_de0_cv.soc.core.gen_lsa_alu".

[NTE:EL0523] hdl/rtl/core/r5p_core.sv:436: Instance "work@r5p_soc_de0_cv.soc.core.lsu".

[NTE:EL0523] hdl/rtl/core/r5p_core.sv:468: Instance "work@r5p_soc_de0_cv.soc.core.wbu".

[NTE:EL0522] hdl/rtl/soc/r5p_bus_dec.sv:46: Scope "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[0]".

[NTE:EL0522] hdl/rtl/soc/r5p_bus_dec.sv:46: Scope "work@r5p_soc_de0_cv.soc.ls_dec.gen_loop[1]".

[NTE:EL0522] hdl/rtl/soc/r5p_bus_dec.sv:62: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_bus_dec.sv:77: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_bus_dec.sv:79: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED".

[NTE:EL0523] hdl/rtl/soc/r5p_soc_top.sv:263: Instance "work@r5p_soc_de0_cv.soc.gen_cyclone_v.imem".

[NTE:EL0523] hdl/rtl/soc/r5p_soc_top.sv:277: Instance "work@r5p_soc_de0_cv.soc.gen_cyclone_v.dmem".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:47: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:98: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_min".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:129: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:132: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_gpr.sv:111: Scope "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v".

[NTE:EL0522] hdl/rtl/core/r5p_gpr.sv:167: Scope "work@r5p_soc_de0_cv.soc.core.gpr.gen_wb_bypass".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:80: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:72: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:81: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:98: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:107: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:129: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:132: Scope "work@r5p_soc_de0_cv.soc.core.lsu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_lsu.sv:138: Scope "work@r5p_soc_de0_cv.soc.core.lsu.blk_rdt".

[NTE:EL0522] hdl/rtl/core/r5p_wbu.sv:54: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_wbu.sv:58: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_wbu.sv:66: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_wbu.sv:68: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_wbu.sv:81: Scope "work@r5p_soc_de0_cv.soc.core.wbu.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_bus_dec.sv:65: Scope "work@r5p_soc_de0_cv.soc.ls_dec.UNNAMED.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:68: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:133: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.UNNAMED.UNNAMED".

[NTE:EL0523] hdl/rtl/core/r5p_gpr.sv:111: Instance "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[1]".

[NTE:EL0523] hdl/rtl/core/r5p_gpr.sv:111: Instance "work@r5p_soc_de0_cv.soc.core.gpr.gen_cyclone_v.gpr[2]".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:85: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:86: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:87: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:88: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:89: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:90: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/core/r5p_alu.sv:91: Scope "work@r5p_soc_de0_cv.soc.core.alu.gen_lsa_alu.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:75: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED".

[NTE:EL0522] hdl/rtl/soc/r5p_soc_gpio.sv:77: Scope "work@r5p_soc_de0_cv.soc.soc_gpio.gen_cdc.gen_default.UNNAMED".

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../../build/regression/rp32/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../../build/regression/rp32/slpp_all/surelog.uhdm.chk.html ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 20
[   NOTE] : 72


terminate called after throwing an instance of 'std::length_error'
  what():  basic_string::_M_replace_aux
