INFO: [VRFC 10-163] Analyzing VHDL file "H:/private/projects/ECEN302/lab_3/lab3_1_2/lab3_1_2.srcs/sources_1/imports/Lab4-1-2/calc_even_parity_procedure.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_even_parity_procedure'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/private/projects/ECEN302/lab_3/lab3_1_2/lab3_1_2.srcs/sim_1/imports/Lab4-1-2/calc_even_parity_procedure_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_even_parity_procedure_tb'
