
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/asludds/Dropbox (MIT)/Fall 2017/6.072/ws2812drivermojov3/ws2812mojov3/work/planAhead/ws2812mojov3/ws2812mojov3.srcs/sources_1/imports/verilog/mojo_top_1.v" into library work
Parsing module <mojo_top_1>.
Parsing module <send_bit_1>.
Parsing module <send_color_1>.
Analyzing Verilog file "/home/asludds/Dropbox (MIT)/Fall 2017/6.072/ws2812drivermojov3/ws2812mojov3/work/planAhead/ws2812mojov3/ws2812mojov3.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.
Parsing module <send_bit_0>.
Parsing module <send_color_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <send_bit_1>.
WARNING:HDLCompiler:413 - "/home/asludds/Dropbox (MIT)/Fall 2017/6.072/ws2812drivermojov3/ws2812mojov3/work/planAhead/ws2812mojov3/ws2812mojov3.srcs/sources_1/imports/verilog/mojo_top_1.v" Line 70: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:189 - "/home/asludds/Dropbox (MIT)/Fall 2017/6.072/ws2812drivermojov3/ws2812mojov3/work/planAhead/ws2812mojov3/ws2812mojov3.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 37: Size mismatch in connection of port <bit>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/asludds/Dropbox (MIT)/Fall 2017/6.072/ws2812drivermojov3/ws2812mojov3/work/planAhead/ws2812mojov3/ws2812mojov3.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 29
    Found 1-bit tristate buffer for signal <avr_rx> created at line 30
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 31
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 31
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 31
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 31
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <send_bit_1>.
    Related source file is "/home/asludds/Dropbox (MIT)/Fall 2017/6.072/ws2812drivermojov3/ws2812mojov3/work/planAhead/ws2812mojov3/ws2812mojov3.srcs/sources_1/imports/verilog/mojo_top_1.v".
    Found 7-bit register for signal <p>.
    Found 1-bit register for signal <articuno>.
    Found 7-bit adder for signal <_n0027> created at line 70.
    Found 7-bit comparator greater for signal <p[6]_GND_8_o_LessThan_6_o> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <send_bit_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Registers                                            : 2
 1-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 1
 7-bit comparator greater                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <send_bit_1>.
The following registers are absorbed into counter <p>: 1 register on signal <p>.
Unit <send_bit_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 7-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.485ns (Maximum Frequency: 286.944MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

=========================================================================
