INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_6/Lab_6.srcs/sim_1/new/AU_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_Sim
