
<h1 align='center'> Somya Dashora </h1>
<h4 align='center'> RTL Design Engineer,  Udaipur Rajasthan </h4>
<h6 align='center'> [![linkedin](https://cloud.githubusercontent.com/assets/17016297/18839848/0fc7e74e-83d2-11e6-8c6a-277fc9d6e067.png)][3]</h6>
<!-- # 
####  -->

[Sublime Text is :heartpulse:](https://www.sublimetext.com/)

### Working at:

[CDAC](https://www.cdac.in/) Bangalore as Project Engineer.

### Working on:

Can't Disclose :-P


### I know some things about:
* [Questasim](https://www.mentor.com/products/fv/questa/)
* [Verilator](https://www.veripool.org/wiki/verilatorVerilator)
* [Vivado Synthesis](https://www.xilinx.com/products/design-tools/vivado.html)
* [AutoCheck](https://www.mentor.com/products/fv/questa-autocheck)
* [git](https://git-scm.com/)
* [Zotero](https://www.zotero.org/)

### Languages Known :

* Verilog, System Verilog, VHDL, Bluespec
* Make, tcl, shell
* LATEX, Beamer


### Some of My known Works:

V. Desalphine, _**S. Dashora**_, L. Mali, S. K, A. Raveendran & D. Selvakumar,
"[**_Novel Method for Verification and Performance Evaluation of
a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order
RISC-V Superscaler Processor on FPGA_**](https://ieeexplore.ieee.org/document/9190377)" VLSI Design And Test 2020,
doi: 10.1109/VDAT50263.2020.9190377.

<!--
**somyadashora/somyadashora** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
