[
  {
    "type": "sram",
    "name": "entries_info_ext",
    "depth": 24,
    "width": 52,
    "ports": [
      {
        "clock port name": "R0_clk",
        "output port name": "R0_data",
        "address port name": "R0_addr",
        "chip enable port name": "R0_en"
      },
      {
        "clock port name": "W0_clk",
        "input port name": "W0_data",
        "address port name": "W0_addr",
        "chip enable port name": "W0_en"
      }
    ]
  }
]
