//! **************************************************************************
// Written by: Map P.20131013 on Sat Jun 01 20:50:53 2024
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "mcb3_dram_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "P2" LEVEL 1;
COMP "tft_rgb<0>" LOCATE = SITE "B6" LEVEL 1;
COMP "tft_rgb<1>" LOCATE = SITE "E6" LEVEL 1;
COMP "tft_rgb<2>" LOCATE = SITE "F7" LEVEL 1;
COMP "tft_rgb<3>" LOCATE = SITE "A5" LEVEL 1;
COMP "tft_rgb<4>" LOCATE = SITE "C5" LEVEL 1;
COMP "tft_rgb<5>" LOCATE = SITE "D8" LEVEL 1;
COMP "tft_rgb<6>" LOCATE = SITE "A7" LEVEL 1;
COMP "tft_rgb<7>" LOCATE = SITE "C7" LEVEL 1;
COMP "tft_rgb<8>" LOCATE = SITE "E8" LEVEL 1;
COMP "tft_rgb<9>" LOCATE = SITE "E7" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "ov7725_href" LOCATE = SITE "K16" LEVEL 1;
COMP "ov7725_pclk" LOCATE = SITE "N11" LEVEL 1;
PIN ov7725_pclk_pin<0> = BEL "ov7725_pclk" PINNAME PAD;
PIN "ov7725_pclk_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "ov7725_pwdn" LOCATE = SITE "J16" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "tft_clk" LOCATE = SITE "A4" LEVEL 1;
COMP "ov7725_data<0>" LOCATE = SITE "H17" LEVEL 1;
COMP "ov7725_data<1>" LOCATE = SITE "C18" LEVEL 1;
COMP "ov7725_data<2>" LOCATE = SITE "U16" LEVEL 1;
COMP "ov7725_data<3>" LOCATE = SITE "R11" LEVEL 1;
COMP "ov7725_data<4>" LOCATE = SITE "G14" LEVEL 1;
COMP "ov7725_data<5>" LOCATE = SITE "T8" LEVEL 1;
COMP "ov7725_data<6>" LOCATE = SITE "F16" LEVEL 1;
COMP "ov7725_data<7>" LOCATE = SITE "P12" LEVEL 1;
COMP "sys_clk" LOCATE = SITE "V10" LEVEL 1;
COMP "tft_rgb<10>" LOCATE = SITE "A6" LEVEL 1;
COMP "tft_rgb<11>" LOCATE = SITE "A8" LEVEL 1;
COMP "tft_rgb<12>" LOCATE = SITE "B8" LEVEL 1;
COMP "tft_rgb<20>" LOCATE = SITE "D11" LEVEL 1;
COMP "tft_rgb<13>" LOCATE = SITE "F8" LEVEL 1;
COMP "tft_rgb<21>" LOCATE = SITE "C11" LEVEL 1;
COMP "tft_rgb<14>" LOCATE = SITE "G8" LEVEL 1;
COMP "tft_rgb<22>" LOCATE = SITE "C10" LEVEL 1;
COMP "tft_rgb<15>" LOCATE = SITE "C8" LEVEL 1;
COMP "tft_rgb<23>" LOCATE = SITE "A10" LEVEL 1;
COMP "tft_rgb<16>" LOCATE = SITE "D9" LEVEL 1;
COMP "tft_rgb<17>" LOCATE = SITE "C9" LEVEL 1;
COMP "tft_rgb<18>" LOCATE = SITE "B9" LEVEL 1;
COMP "tft_rgb<19>" LOCATE = SITE "A9" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "L6" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "C2" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "K4" LEVEL 1;
COMP "mcb3_dram_reset_n" LOCATE = SITE "E4" LEVEL 1;
COMP "ov7725_rst_n" LOCATE = SITE "U11" LEVEL 1;
COMP "ov7725_vsync" LOCATE = SITE "U15" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "tft_de" LOCATE = SITE "B3" LEVEL 1;
COMP "tft_bl" LOCATE = SITE "C6" LEVEL 1;
COMP "tft_hs" LOCATE = SITE "B4" LEVEL 1;
COMP "tft_vs" LOCATE = SITE "A3" LEVEL 1;
COMP "sccb_sda" LOCATE = SITE "L15" LEVEL 1;
COMP "sccb_scl" LOCATE = SITE "M8" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "P1" LEVEL 1;
COMP "sys_rst_n" LOCATE = SITE "R7" LEVEL 1;
PIN ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK3_pin<1> = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK3" PINNAME
        O;
PIN "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK3_pin<1>"
        CLOCK_DEDICATED_ROUTE = FALSE;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0CMDCLK;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0RDCLK;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0WRCLK;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1RDCLK;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<283>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1WRCLK;
PIN
        ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk0_bufg_in = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.axi_mcb_synch/synch_d2_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.axi_mcb_synch/synch_d1_0"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<283>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<283>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<283>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<283>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<283>"
        BEL "ddr_rw_inst/axi_ctrl_inst/pingpang_reg" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_31" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_30" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_29" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_28" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_27" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_26" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_25" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_24" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_23" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_22" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_21" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_20" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_19" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_18" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_17" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_16" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_15" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_14" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_13" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_12" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_11" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_addr_reg_10" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_20" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_19" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_18" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_17" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_16" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_15" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_14" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_13" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_12" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_11" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_addr_reg_10" BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_burst_req_reg" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_burst_req_reg" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/reset"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/ARESET"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_9_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_7_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_6_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_8_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_0_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/areset_d_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/areset_d_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_56"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_55"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_54"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_53"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_52"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_51"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.FDSE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_length_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WVALID_q"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WLAST_q"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_66"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_65"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_64"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_63"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_62"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_61"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_60"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_59"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_58"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_57"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_56"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_55"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_54"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_53"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_52"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_51"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_39"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_38"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_37"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_36"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_35"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_34"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_33"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_32"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_31"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_30"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_29"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_28"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_27"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_26"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_25"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_24"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_23"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_22"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_21"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_20"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_19"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_18"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_17"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_16"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_15"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_14"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_13"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_12"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_11"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_10"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_66"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_65"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_64"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_63"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_62"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_61"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_60"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_59"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_58"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_57"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_56"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_55"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_54"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_53"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_52"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_51"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_39"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_38"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_37"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_36"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_35"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_34"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_33"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_32"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_31"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_30"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_29"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_28"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_27"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_26"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_25"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_24"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_23"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_22"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_21"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_20"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_19"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_18"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_17"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_16"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_15"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_14"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_13"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_12"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_11"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_10"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/areset_d_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/areset_d_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[30].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[29].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[14].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[30].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[14].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[14].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[21].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[22].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[23].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[24].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[25].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[30].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[0].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[1].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[2].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[3].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[4].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[5].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[6].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[7].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[8].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[9].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[10].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[12].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[13].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[14].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[18].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[19].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[20].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[21].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[22].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[23].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[24].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[25].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[26].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[27].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[28].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_FIFO.DATA_GEN[30].USE_32.SRLC32E_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_63"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_62"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_61"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_60"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_59"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_58"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_57"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_56"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_55"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_54"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_53"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_52"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_51"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_39"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_38"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_37"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_36"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_35"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_34"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_33"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_32"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_31"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_30"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_29"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_28"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_27"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_26"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_25"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_24"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_23"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_22"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_21"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_20"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_19"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_18"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_17"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_16"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_15"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_14"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_13"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_12"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_11"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_10"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_56"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_55"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_54"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_53"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_52"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_51"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_28"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rd_cmd_en_last"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.wr_cmd_en_last"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK0" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_23"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_22"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_21"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_20"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_19"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_18"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_17"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_16"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_15"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_14"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_13"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_12"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_11"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_10"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_9"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_8"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_7"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_6"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_5"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_4"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_3"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_2"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_1"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_0"
        BEL "ddr_rw_inst/axi_master_write_inst/wr_state_FSM_FFd2" BEL
        "ddr_rw_inst/axi_master_write_inst/wr_state_FSM_FFd3" BEL
        "ddr_rw_inst/axi_master_write_inst/wr_state_FSM_FFd1" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_6" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_5" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_4" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_3" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_2" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_1" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_w_len_0" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_20" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_19" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_18" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_17" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_16" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_15" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_14" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_13" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_12" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_11" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_wr_adrs_10" BEL
        "ddr_rw_inst/axi_master_read_inst/rd_state_FSM_FFd1" BEL
        "ddr_rw_inst/axi_master_read_inst/rd_state_FSM_FFd2" BEL
        "ddr_rw_inst/axi_master_read_inst/rd_state_FSM_FFd3" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_26" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_25" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_24" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_23" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_22" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_21" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_20" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_19" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_18" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_17" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_16" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_15" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_14" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_13" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_12" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_11" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_rd_adrs_10" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/empty_r"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wrap_buffer_available"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/wrap_buffer_available"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_full_r"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/empty_r"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_is_zero"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/m_valid_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/s_ready_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/m_valid_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/s_ready_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.first_word_q"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/first_word"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/m_valid_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/s_ready_i"
        BEL "ddr_rw_inst/axi_master_write_inst/reg_wvalid" BEL
        "ddr_rw_inst/axi_master_write_inst/reg_awvalid" BEL
        "ddr_rw_inst/axi_master_read_inst/reg_arvalid" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/cmd_push_block"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/cmd_push_block"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bvalid_i"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/subburst_last"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/sel_first"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/full_r"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/full_r"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_1"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_2"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_3"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_4"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_5"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_6"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_7"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_8"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_10"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_11"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_12"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_13"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_24_14"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/rst0_sync_r_23_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0";
TIMEGRP ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_use_clk1_bufg_in = BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_7" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_6" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_5" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_4" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_3" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_2" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_1" BEL
        "ov7725_top_inst/i2c_ctrl_inst/cnt_clk_0" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK2" BEL
        "ov7725_top_inst/i2c_ctrl_inst/i2c_clk";
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<647>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
TIMEGRP ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk_2x_180 = PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<647>";
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<646>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk_2x_0 = PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<646>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
PIN
        ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<666>
        = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PIN
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<666>"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK1" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/powerup_pll_locked"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2";
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_use_clk2_bufg_in = BEL
        "tft_ctrl_inst/cnt_v_10" BEL "tft_ctrl_inst/cnt_v_9" BEL
        "tft_ctrl_inst/cnt_v_8" BEL "tft_ctrl_inst/cnt_v_7" BEL
        "tft_ctrl_inst/cnt_v_6" BEL "tft_ctrl_inst/cnt_v_5" BEL
        "tft_ctrl_inst/cnt_v_4" BEL "tft_ctrl_inst/cnt_v_3" BEL
        "tft_ctrl_inst/cnt_v_2" BEL "tft_ctrl_inst/cnt_v_1" BEL
        "tft_ctrl_inst/cnt_v_0" BEL "tft_ctrl_inst/cnt_h_10" BEL
        "tft_ctrl_inst/cnt_h_9" BEL "tft_ctrl_inst/cnt_h_8" BEL
        "tft_ctrl_inst/cnt_h_7" BEL "tft_ctrl_inst/cnt_h_6" BEL
        "tft_ctrl_inst/cnt_h_5" BEL "tft_ctrl_inst/cnt_h_4" BEL
        "tft_ctrl_inst/cnt_h_3" BEL "tft_ctrl_inst/cnt_h_2" BEL
        "tft_ctrl_inst/cnt_h_1" BEL "tft_ctrl_inst/cnt_h_0" BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL "tft_clk" BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/U_BUFG_CLK3";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_10_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_10" PINNAME DIVCLK;
PIN ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/u_pll_adv_pins<2> = BEL
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/u_pll_adv" PINNAME
        CLKIN1;
TIMEGRP sys_clk_pin = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_10_pins<0>" PIN
        "ddr_rw_inst/u_axi_ddr/memc3_infrastructure_inst/u_pll_adv_pins<2>";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
TS_ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_use_clk2_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_use_clk2_bufg_in"
        TS_sys_clk_pin * 0.657894737 HIGH 50%;
TS_ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
TS_ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 3.125 HIGH 50%;
TS_ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP "ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 3.125 HIGH 50%;
TS_ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_use_clk1_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_use_clk1_bufg_in"
        TS_sys_clk_pin * 0.480769231 HIGH 50%;
TS_ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "ddr_rw_inst_u_axi_ddr_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 12.5 HIGH 50%;
SCHEMATIC END;

