EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 9
Title "NOVA MCU"
Date "2020-05-26"
Rev "1"
Comp "ERFSEDS"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4700 1750 2700 4450
U 5ECF05A5
F0 "Processor" 50
F1 "Processor.sch" 50
F2 "RTCXTAL1" I L 4700 2100 50 
F3 "RTCXTAL0" I L 4700 2200 50 
F4 "XTAL1" I L 4700 1900 50 
F5 "XTAL0" I L 4700 2000 50 
F6 "PTA4" I L 4700 2700 50 
F7 "PTA5" I L 4700 2800 50 
F8 "PTB0" I L 4700 3100 50 
F9 "PTB5" I L 4700 3400 50 
F10 "PTA7" I L 4700 3000 50 
F11 "PTA6" I L 4700 2900 50 
F12 "PTA1" I L 4700 3500 50 
F13 "PTB4" I L 4700 3300 50 
F14 "PTB1" I L 4700 3200 50 
F15 "PTA3" I L 4700 2600 50 
F16 "USB2_VBUS" I L 4700 4200 50 
F17 "USB1_VBUS" I L 4700 4300 50 
F18 "D-" I L 4700 3950 50 
F19 "D+" I L 4700 4050 50 
F20 "SD_B0_03" I L 4700 5300 50 
F21 "SD_B0_02" I L 4700 5200 50 
F22 "SD_B0_01" I L 4700 5100 50 
F23 "SD_B0_00" I L 4700 5000 50 
F24 "SD_B0_04" I L 4700 4900 50 
F25 "SD_B0_05" I L 4700 4800 50 
F26 "DCDC_IN" I R 7400 2100 50 
F27 "DCDC_LP" I R 7400 2400 50 
F28 "VDD_SOC_IN" I R 7400 2250 50 
F29 "CAP_ARRAY_1" I R 7400 1950 50 
F30 "VDD_USB_CAP" I R 7400 3500 50 
F31 "VDD_SNVS_IN" I R 7400 3350 50 
$EndSheet
$Sheet
S 2100 1800 550  500 
U 5ECF06E0
F0 "Clocks" 50
F1 "Clocks.sch" 50
F2 "XTAL1" I R 2650 1900 50 
F3 "XTAL0" I R 2650 2000 50 
F4 "RTCXTAL1" I R 2650 2100 50 
F5 "RTCXTAL0" I R 2650 2200 50 
$EndSheet
Wire Wire Line
	2650 1900 4700 1900
Wire Wire Line
	2650 2000 4700 2000
Wire Wire Line
	2650 2100 4700 2100
Wire Wire Line
	2650 2200 4700 2200
$Sheet
S 2100 2550 550  1050
U 5ED13BEF
F0 "BOOTLOADER" 50
F1 "BOOTLOADER.sch" 50
F2 "PTA3" I R 2650 2600 50 
F3 "PTA4" I R 2650 2700 50 
F4 "PTA5" I R 2650 2800 50 
F5 "PTA6" I R 2650 2900 50 
F6 "PTA7" I R 2650 3000 50 
F7 "PTB0" I R 2650 3100 50 
F8 "PTB1" I R 2650 3200 50 
F9 "PTB4" I R 2650 3300 50 
F10 "PTB5" I R 2650 3400 50 
F11 "PTA1" I R 2650 3500 50 
$EndSheet
Wire Wire Line
	2650 2600 4700 2600
Wire Wire Line
	2650 2700 4700 2700
Wire Wire Line
	2650 2800 4700 2800
Wire Wire Line
	2650 2900 4700 2900
Wire Wire Line
	2650 3000 4700 3000
Wire Wire Line
	2650 3100 4700 3100
Wire Wire Line
	2650 3200 4700 3200
Wire Wire Line
	2650 3300 4700 3300
Wire Wire Line
	2650 3400 4700 3400
Wire Wire Line
	4700 3500 2650 3500
$Sheet
S 2100 3850 550  700 
U 5ED370F9
F0 "USB-C" 50
F1 "USB-C.sch" 50
F2 "D-" I R 2650 3950 50 
F3 "D+" I R 2650 4050 50 
F4 "USB_VBUS" I R 2650 4200 50 
$EndSheet
Wire Wire Line
	2650 3950 4700 3950
Wire Wire Line
	4700 4050 2650 4050
Wire Wire Line
	2650 4200 4600 4200
Wire Wire Line
	4700 4300 4600 4300
Wire Wire Line
	4600 4300 4600 4200
Connection ~ 4600 4200
Wire Wire Line
	4600 4200 4700 4200
$Sheet
S 2100 4750 550  700 
U 5ED07799
F0 "MICROSD" 50
F1 "MICROSD.sch" 50
F2 "SD_B0_05" I R 2650 4800 50 
F3 "SD_B0_04" I R 2650 4900 50 
F4 "SD_B0_00" I R 2650 5000 50 
F5 "SD_B0_01" I R 2650 5100 50 
F6 "SD_B0_02" I R 2650 5200 50 
F7 "SD_B0_03" I R 2650 5300 50 
$EndSheet
Wire Wire Line
	2650 4800 4700 4800
Wire Wire Line
	4700 4900 2650 4900
Wire Wire Line
	2650 5000 4700 5000
Wire Wire Line
	4700 5100 2650 5100
Wire Wire Line
	2650 5200 4700 5200
Wire Wire Line
	4700 5300 2650 5300
$Sheet
S 7900 1850 850  850 
U 5ED1A5E8
F0 "FILTERING CAPS" 50
F1 "FILTERING CAPS.sch" 50
F2 "CAP_ARRAY_1" I L 7900 1950 50 
F3 "CAP_ARRAY_2" I L 7900 2100 50 
F4 "CAP_ARRAY_3" I L 7900 2250 50 
F5 "DCDC_LP" I L 7900 2400 50 
$EndSheet
Wire Wire Line
	7900 1950 7400 1950
Wire Wire Line
	7400 2100 7900 2100
Wire Wire Line
	7900 2250 7400 2250
Wire Wire Line
	7400 2400 7900 2400
$Sheet
S 7900 3100 850  900 
U 5ED8DC71
F0 "DIODES" 50
F1 "DIODES.sch" 50
F2 "VBAT" I L 7900 3200 50 
F3 "VDD_SNVS_IN" I L 7900 3350 50 
F4 "VDD_USB_CAP" I L 7900 3500 50 
$EndSheet
Wire Wire Line
	7400 3500 7900 3500
Wire Wire Line
	7400 3350 7900 3350
$EndSCHEMATC
