
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Mon Sep 04 21:53:46 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project out.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj'.
WARNING: [HLS 200-40] No /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top gemm_systolic_array 
INFO: [HLS 200-1510] Running: add_files gemm_systolic_array.h 
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.h' to the project
INFO: [HLS 200-1510] Running: add_files gemm_systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb gemm_systolic_array_tb.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'gemm_systolic_array_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:28:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:28:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:34:19)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:34:35)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:34:51)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:21:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file gemm_systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 0.98 seconds. Elapsed time: 5.65 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:53:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:31:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:34:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (gemm_systolic_array.cpp:26:19) in function 'gemm_systolic_array' completely with a factor of 12 (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (gemm_systolic_array.cpp:29:22) in function 'gemm_systolic_array' completely with a factor of 12 (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:37:4) in function 'gemm_systolic_array' completely with a factor of 12 (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_6' (systolic_array.cpp:60:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_4' (systolic_array.cpp:50:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (systolic_array.cpp:53:20) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:39:18) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (systolic_array.cpp:41:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (systolic_array.cpp:31:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (systolic_array.cpp:34:20) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:18:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:19:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 12 on dimension 2. (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.2.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.2.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.3.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.3.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.4.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.4.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.5.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.5.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.6.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.6.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.7.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.7.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.8.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.8.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.9.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.9.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.10.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.10.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.11.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.11.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.12.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.12.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.13.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.13.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.14.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.14.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.15.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.15.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.16.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.16.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.17.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.17.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.18.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.18.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.19.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.19.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.20.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.20.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.21.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.21.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.22.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.22.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.23.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.23.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.24.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.24.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.25.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.25.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.26.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.26.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.27.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.27.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.28.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.28.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.29.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.29.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.30.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.30.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.31.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.31.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.32.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.32.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.33.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.33.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.34.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.34.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.35.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.35.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.36.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.36.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.37.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.37.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.38.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.38.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.39.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.39.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.40.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.40.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.41.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.41.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.42.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.42.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.43.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.43.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.44.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.44.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.45.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.45.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.46.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.46.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.47.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.47.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.48.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.48.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.49.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.49.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.50.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.50.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.51.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.51.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.52.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.52.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.53.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.53.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.54.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.54.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.55.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.55.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.56.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.56.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.57.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.57.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.58.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.58.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.59.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.59.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.60.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.60.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.61.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.61.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.62.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.62.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.63.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.63.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.64.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.64.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.65.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.65.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.66.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.66.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.67.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.67.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.68.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.68.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.69.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.69.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.70.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.70.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.71.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.71.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.72.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.72.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.73.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.73.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.74.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.74.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.75.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.75.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.76.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.76.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.77.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.77.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.78.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.78.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.79.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.79.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.80.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.80.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.81.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.81.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.82.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.82.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.83.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.83.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.84.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.84.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.85.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.85.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.86.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.86.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.87.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.87.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.88.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.88.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.89.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.89.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.90.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.90.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.91.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.91.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.92.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.92.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.93.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.93.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.94.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.94.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.95.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.95.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.96.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.96.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.97.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.97.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.98.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.98.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.99.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.99.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.100.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.100.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.101.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.101.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.102.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.102.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.103.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.103.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.104.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.104.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.105.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.105.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.106.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.106.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.107.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.107.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.108.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.108.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.109.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.109.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.110.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.110.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.111.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.111.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.112.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.112.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.113.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.113.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.114.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.114.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.115.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.115.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.116.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.116.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.117.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.117.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.118.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.118.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.119.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.119.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.120.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.120.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.121.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.121.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.122.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.122.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.123.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.123.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.124.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.124.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.125.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.125.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.126.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.126.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.127.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.127.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.128.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.128.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.129.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.129.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.130.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.130.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.131.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.131.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.132.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.132.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.133.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.133.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.134.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.134.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.135.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.135.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.136.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.136.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.137.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.137.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.138.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.138.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.139.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.139.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.140.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.140.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.141.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.141.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.142.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.142.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.143.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.143.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.2)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.2)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*, int) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*, int) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array(float (*) [768], float (*) [768], float (*) [768])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array(float (*) [768], float (*) [768], float (*) [768])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.89 seconds. CPU system time: 2.16 seconds. Elapsed time: 19.7 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.21 seconds; current allocated memory: 584.180 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (systolic_array.cpp:31) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:50) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:60) to a process function for dataflow in function 'systolic_array'.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:26)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_19_1 (gemm_systolic_array.cpp:24)  of function 'gemm_systolic_array'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (systolic_array.cpp:21:4), detected/extracted 292 process function(s): 
	 'systolic_array_Loop_data_load_AB_proc2'
	 'systolic_array_Block_systolic_array_for.cond.i.exit_proc'
	 'PE'
	 'systolic_array_Block_systolic_array_for.cond.i.exit4_proc'
	 'PE.1'
	 'systolic_array_Block_systolic_array_for.cond.i.exit6_proc'
	 'PE.2'
	 'systolic_array_Block_systolic_array_for.cond.i.exit8_proc'
	 'PE.3'
	 'systolic_array_Block_systolic_array_for.cond.i.exit10_proc'
	 'PE.4'
	 'systolic_array_Block_systolic_array_for.cond.i.exit12_proc'
	 'PE.5'
	 'systolic_array_Block_systolic_array_for.cond.i.exit14_proc'
	 'PE.6'
	 'systolic_array_Block_systolic_array_for.cond.i.exit16_proc'
	 'PE.7'
	 'systolic_array_Block_systolic_array_for.cond.i.exit18_proc'
	 'PE.8'
	 'systolic_array_Block_systolic_array_for.cond.i.exit20_proc'
	 'PE.9'
	 'systolic_array_Block_systolic_array_for.cond.i.exit22_proc'
	 'PE.10'
	 'systolic_array_Block_systolic_array_for.cond.i.exit24_proc'
	 'PE.11'
	 'systolic_array_Block_systolic_array_for.cond.i.exit26_proc'
	 'PE.12'
	 'systolic_array_Block_systolic_array_for.cond.i.exit28_proc'
	 'PE.13'
	 'systolic_array_Block_systolic_array_for.cond.i.exit30_proc'
	 'PE.14'
	 'systolic_array_Block_systolic_array_for.cond.i.exit32_proc'
	 'PE.15'
	 'systolic_array_Block_systolic_array_for.cond.i.exit34_proc'
	 'PE.16'
	 'systolic_array_Block_systolic_array_for.cond.i.exit36_proc'
	 'PE.17'
	 'systolic_array_Block_systolic_array_for.cond.i.exit38_proc'
	 'PE.18'
	 'systolic_array_Block_systolic_array_for.cond.i.exit40_proc'
	 'PE.19'
	 'systolic_array_Block_systolic_array_for.cond.i.exit42_proc'
	 'PE.20'
	 'systolic_array_Block_systolic_array_for.cond.i.exit44_proc'
	 'PE.21'
	 'systolic_array_Block_systolic_array_for.cond.i.exit46_proc'
	 'PE.22'
	 'systolic_array_Block_systolic_array_for.cond.i.exit48_proc'
	 'PE.23'
	 'systolic_array_Block_systolic_array_for.cond.i.exit50_proc'
	 'PE.24'
	 'systolic_array_Block_systolic_array_for.cond.i.exit52_proc'
	 'PE.25'
	 'systolic_array_Block_systolic_array_for.cond.i.exit54_proc'
	 'PE.26'
	 'systolic_array_Block_systolic_array_for.cond.i.exit56_proc'
	 'PE.27'
	 'systolic_array_Block_systolic_array_for.cond.i.exit58_proc'
	 'PE.28'
	 'systolic_array_Block_systolic_array_for.cond.i.exit60_proc'
	 'PE.29'
	 'systolic_array_Block_systolic_array_for.cond.i.exit62_proc'
	 'PE.30'
	 'systolic_array_Block_systolic_array_for.cond.i.exit64_proc'
	 'PE.31'
	 'systolic_array_Block_systolic_array_for.cond.i.exit66_proc'
	 'PE.32'
	 'systolic_array_Block_systolic_array_for.cond.i.exit68_proc'
	 'PE.33'
	 'systolic_array_Block_systolic_array_for.cond.i.exit70_proc'
	 'PE.34'
	 'systolic_array_Block_systolic_array_for.cond.i.exit72_proc'
	 'PE.35'
	 'systolic_array_Block_systolic_array_for.cond.i.exit74_proc'
	 'PE.36'
	 'systolic_array_Block_systolic_array_for.cond.i.exit76_proc'
	 'PE.37'
	 'systolic_array_Block_systolic_array_for.cond.i.exit78_proc'
	 'PE.38'
	 'systolic_array_Block_systolic_array_for.cond.i.exit80_proc'
	 'PE.39'
	 'systolic_array_Block_systolic_array_for.cond.i.exit82_proc'
	 'PE.40'
	 'systolic_array_Block_systolic_array_for.cond.i.exit84_proc'
	 'PE.41'
	 'systolic_array_Block_systolic_array_for.cond.i.exit86_proc'
	 'PE.42'
	 'systolic_array_Block_systolic_array_for.cond.i.exit88_proc'
	 'PE.43'
	 'systolic_array_Block_systolic_array_for.cond.i.exit90_proc'
	 'PE.44'
	 'systolic_array_Block_systolic_array_for.cond.i.exit92_proc'
	 'PE.45'
	 'systolic_array_Block_systolic_array_for.cond.i.exit94_proc'
	 'PE.46'
	 'systolic_array_Block_systolic_array_for.cond.i.exit96_proc'
	 'PE.47'
	 'systolic_array_Block_systolic_array_for.cond.i.exit98_proc'
	 'PE.48'
	 'systolic_array_Block_systolic_array_for.cond.i.exit100_proc'
	 'PE.49'
	 'systolic_array_Block_systolic_array_for.cond.i.exit102_proc'
	 'PE.50'
	 'systolic_array_Block_systolic_array_for.cond.i.exit104_proc'
	 'PE.51'
	 'systolic_array_Block_systolic_array_for.cond.i.exit106_proc'
	 'PE.52'
	 'systolic_array_Block_systolic_array_for.cond.i.exit108_proc'
	 'PE.53'
	 'systolic_array_Block_systolic_array_for.cond.i.exit110_proc'
	 'PE.54'
	 'systolic_array_Block_systolic_array_for.cond.i.exit112_proc'
	 'PE.55'
	 'systolic_array_Block_systolic_array_for.cond.i.exit114_proc'
	 'PE.56'
	 'systolic_array_Block_systolic_array_for.cond.i.exit116_proc'
	 'PE.57'
	 'systolic_array_Block_systolic_array_for.cond.i.exit118_proc'
	 'PE.58'
	 'systolic_array_Block_systolic_array_for.cond.i.exit120_proc'
	 'PE.59'
	 'systolic_array_Block_systolic_array_for.cond.i.exit122_proc'
	 'PE.60'
	 'systolic_array_Block_systolic_array_for.cond.i.exit124_proc'
	 'PE.61'
	 'systolic_array_Block_systolic_array_for.cond.i.exit126_proc'
	 'PE.62'
	 'systolic_array_Block_systolic_array_for.cond.i.exit128_proc'
	 'PE.63'
	 'systolic_array_Block_systolic_array_for.cond.i.exit130_proc'
	 'PE.64'
	 'systolic_array_Block_systolic_array_for.cond.i.exit132_proc'
	 'PE.65'
	 'systolic_array_Block_systolic_array_for.cond.i.exit134_proc'
	 'PE.66'
	 'systolic_array_Block_systolic_array_for.cond.i.exit136_proc'
	 'PE.67'
	 'systolic_array_Block_systolic_array_for.cond.i.exit138_proc'
	 'PE.68'
	 'systolic_array_Block_systolic_array_for.cond.i.exit140_proc'
	 'PE.69'
	 'systolic_array_Block_systolic_array_for.cond.i.exit142_proc'
	 'PE.70'
	 'systolic_array_Block_systolic_array_for.cond.i.exit144_proc'
	 'PE.71'
	 'systolic_array_Block_systolic_array_for.cond.i.exit146_proc'
	 'PE.72'
	 'systolic_array_Block_systolic_array_for.cond.i.exit148_proc'
	 'PE.73'
	 'systolic_array_Block_systolic_array_for.cond.i.exit150_proc'
	 'PE.74'
	 'systolic_array_Block_systolic_array_for.cond.i.exit152_proc'
	 'PE.75'
	 'systolic_array_Block_systolic_array_for.cond.i.exit154_proc'
	 'PE.76'
	 'systolic_array_Block_systolic_array_for.cond.i.exit156_proc'
	 'PE.77'
	 'systolic_array_Block_systolic_array_for.cond.i.exit158_proc'
	 'PE.78'
	 'systolic_array_Block_systolic_array_for.cond.i.exit160_proc'
	 'PE.79'
	 'systolic_array_Block_systolic_array_for.cond.i.exit162_proc'
	 'PE.80'
	 'systolic_array_Block_systolic_array_for.cond.i.exit164_proc'
	 'PE.81'
	 'systolic_array_Block_systolic_array_for.cond.i.exit166_proc'
	 'PE.82'
	 'systolic_array_Block_systolic_array_for.cond.i.exit168_proc'
	 'PE.83'
	 'systolic_array_Block_systolic_array_for.cond.i.exit170_proc'
	 'PE.84'
	 'systolic_array_Block_systolic_array_for.cond.i.exit172_proc'
	 'PE.85'
	 'systolic_array_Block_systolic_array_for.cond.i.exit174_proc'
	 'PE.86'
	 'systolic_array_Block_systolic_array_for.cond.i.exit176_proc'
	 'PE.87'
	 'systolic_array_Block_systolic_array_for.cond.i.exit178_proc'
	 'PE.88'
	 'systolic_array_Block_systolic_array_for.cond.i.exit180_proc'
	 'PE.89'
	 'systolic_array_Block_systolic_array_for.cond.i.exit182_proc'
	 'PE.90'
	 'systolic_array_Block_systolic_array_for.cond.i.exit184_proc'
	 'PE.91'
	 'systolic_array_Block_systolic_array_for.cond.i.exit186_proc'
	 'PE.92'
	 'systolic_array_Block_systolic_array_for.cond.i.exit188_proc'
	 'PE.93'
	 'systolic_array_Block_systolic_array_for.cond.i.exit190_proc'
	 'PE.94'
	 'systolic_array_Block_systolic_array_for.cond.i.exit192_proc'
	 'PE.95'
	 'systolic_array_Block_systolic_array_for.cond.i.exit194_proc'
	 'PE.96'
	 'systolic_array_Block_systolic_array_for.cond.i.exit196_proc'
	 'PE.97'
	 'systolic_array_Block_systolic_array_for.cond.i.exit198_proc'
	 'PE.98'
	 'systolic_array_Block_systolic_array_for.cond.i.exit200_proc'
	 'PE.99'
	 'systolic_array_Block_systolic_array_for.cond.i.exit202_proc'
	 'PE.100'
	 'systolic_array_Block_systolic_array_for.cond.i.exit204_proc'
	 'PE.101'
	 'systolic_array_Block_systolic_array_for.cond.i.exit206_proc'
	 'PE.102'
	 'systolic_array_Block_systolic_array_for.cond.i.exit208_proc'
	 'PE.103'
	 'systolic_array_Block_systolic_array_for.cond.i.exit210_proc'
	 'PE.104'
	 'systolic_array_Block_systolic_array_for.cond.i.exit212_proc'
	 'PE.105'
	 'systolic_array_Block_systolic_array_for.cond.i.exit214_proc'
	 'PE.106'
	 'systolic_array_Block_systolic_array_for.cond.i.exit216_proc'
	 'PE.107'
	 'systolic_array_Block_systolic_array_for.cond.i.exit218_proc'
	 'PE.108'
	 'systolic_array_Block_systolic_array_for.cond.i.exit220_proc'
	 'PE.109'
	 'systolic_array_Block_systolic_array_for.cond.i.exit222_proc'
	 'PE.110'
	 'systolic_array_Block_systolic_array_for.cond.i.exit224_proc'
	 'PE.111'
	 'systolic_array_Block_systolic_array_for.cond.i.exit226_proc'
	 'PE.112'
	 'systolic_array_Block_systolic_array_for.cond.i.exit228_proc'
	 'PE.113'
	 'systolic_array_Block_systolic_array_for.cond.i.exit230_proc'
	 'PE.114'
	 'systolic_array_Block_systolic_array_for.cond.i.exit232_proc'
	 'PE.115'
	 'systolic_array_Block_systolic_array_for.cond.i.exit234_proc'
	 'PE.116'
	 'systolic_array_Block_systolic_array_for.cond.i.exit236_proc'
	 'PE.117'
	 'systolic_array_Block_systolic_array_for.cond.i.exit238_proc'
	 'PE.118'
	 'systolic_array_Block_systolic_array_for.cond.i.exit240_proc'
	 'PE.119'
	 'systolic_array_Block_systolic_array_for.cond.i.exit242_proc'
	 'PE.120'
	 'systolic_array_Block_systolic_array_for.cond.i.exit244_proc'
	 'PE.121'
	 'systolic_array_Block_systolic_array_for.cond.i.exit246_proc'
	 'PE.122'
	 'systolic_array_Block_systolic_array_for.cond.i.exit248_proc'
	 'PE.123'
	 'systolic_array_Block_systolic_array_for.cond.i.exit250_proc'
	 'PE.124'
	 'systolic_array_Block_systolic_array_for.cond.i.exit252_proc'
	 'PE.125'
	 'systolic_array_Block_systolic_array_for.cond.i.exit254_proc'
	 'PE.126'
	 'systolic_array_Block_systolic_array_for.cond.i.exit256_proc'
	 'PE.127'
	 'systolic_array_Block_systolic_array_for.cond.i.exit258_proc'
	 'PE.128'
	 'systolic_array_Block_systolic_array_for.cond.i.exit260_proc'
	 'PE.129'
	 'systolic_array_Block_systolic_array_for.cond.i.exit262_proc'
	 'PE.130'
	 'systolic_array_Block_systolic_array_for.cond.i.exit264_proc'
	 'PE.131'
	 'systolic_array_Block_systolic_array_for.cond.i.exit266_proc'
	 'PE.132'
	 'systolic_array_Block_systolic_array_for.cond.i.exit268_proc'
	 'PE.133'
	 'systolic_array_Block_systolic_array_for.cond.i.exit270_proc'
	 'PE.134'
	 'systolic_array_Block_systolic_array_for.cond.i.exit272_proc'
	 'PE.135'
	 'systolic_array_Block_systolic_array_for.cond.i.exit274_proc'
	 'PE.136'
	 'systolic_array_Block_systolic_array_for.cond.i.exit276_proc'
	 'PE.137'
	 'systolic_array_Block_systolic_array_for.cond.i.exit278_proc'
	 'PE.138'
	 'systolic_array_Block_systolic_array_for.cond.i.exit280_proc'
	 'PE.139'
	 'systolic_array_Block_systolic_array_for.cond.i.exit282_proc'
	 'PE.140'
	 'systolic_array_Block_systolic_array_for.cond.i.exit284_proc'
	 'PE.141'
	 'systolic_array_Block_systolic_array_for.cond.i.exit286_proc'
	 'PE.142'
	 'systolic_array_Block_systolic_array_for.cond.i.exit288_proc'
	 'PE.143'
	 'systolic_array_Loop_data_drain_AB_proc3'
	 'systolic_array_Block_for.end118_proc'
	 'systolic_array_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_19_1' (gemm_systolic_array.cpp:11:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array'
	 'VITIS_LOOP_39_4_proc'
	 'VITIS_LOOP_39_4_proc4'
	 'VITIS_LOOP_39_4_proc5'
	 'VITIS_LOOP_39_4_proc6'
	 'VITIS_LOOP_39_4_proc7'
	 'VITIS_LOOP_39_4_proc8'
	 'VITIS_LOOP_39_4_proc9'
	 'VITIS_LOOP_39_4_proc10'
	 'VITIS_LOOP_39_4_proc11'
	 'VITIS_LOOP_39_4_proc12'
	 'VITIS_LOOP_39_4_proc13'
	 'VITIS_LOOP_39_4_proc14'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 357.51 seconds. CPU system time: 0.12 seconds. Elapsed time: 358.68 seconds; current allocated memory: 584.180 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit4_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit6_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit8_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit10_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit12_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit14_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit16_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit18_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit20_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit22_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit24_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit26_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit28_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit30_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit32_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit34_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit36_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit38_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit40_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit42_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit44_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit46_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit48_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit50_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit52_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit54_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit56_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit58_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit60_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit62_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit64_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit66_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit68_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit70_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit72_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit74_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit76_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit78_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit80_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit82_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit84_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit86_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit88_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit90_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit92_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit94_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit96_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit98_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit100_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit102_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit104_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit106_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit108_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit110_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit112_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit114_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit116_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit118_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit120_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit122_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit124_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit126_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit128_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit130_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit132_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit134_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit136_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit138_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit140_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit142_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit144_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit146_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit148_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit150_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit152_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit154_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit156_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit158_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit160_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit162_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit164_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit166_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit168_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit170_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit172_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit174_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit176_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit178_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit180_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit182_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit184_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit186_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit188_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit190_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit192_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit194_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit196_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit198_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit200_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit202_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit204_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit206_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit208_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit210_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit212_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit214_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit216_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit218_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit220_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit222_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit224_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit226_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit228_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit230_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit232_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit234_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit236_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit238_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit240_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit242_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit244_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit246_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit248_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit250_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit252_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit254_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit256_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit258_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit260_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit262_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit264_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit266_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit268_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit270_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit272_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit274_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit276_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit278_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit280_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit282_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit284_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit286_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit288_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc14 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_19_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm_systolic_array' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.1' to 'PE_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2' to 'PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3' to 'PE_3'.
WARNING: [SYN 201-103] Legalizing function name 'PE.4' to 'PE_4'.
WARNING: [SYN 201-103] Legalizing function name 'PE.5' to 'PE_5'.
WARNING: [SYN 201-103] Legalizing function name 'PE.6' to 'PE_6'.
WARNING: [SYN 201-103] Legalizing function name 'PE.7' to 'PE_7'.
WARNING: [SYN 201-103] Legalizing function name 'PE.8' to 'PE_8'.
WARNING: [SYN 201-103] Legalizing function name 'PE.9' to 'PE_9'.
WARNING: [SYN 201-103] Legalizing function name 'PE.10' to 'PE_10'.
WARNING: [SYN 201-103] Legalizing function name 'PE.11' to 'PE_11'.
WARNING: [SYN 201-103] Legalizing function name 'PE.12' to 'PE_12'.
WARNING: [SYN 201-103] Legalizing function name 'PE.13' to 'PE_13'.
WARNING: [SYN 201-103] Legalizing function name 'PE.14' to 'PE_14'.
WARNING: [SYN 201-103] Legalizing function name 'PE.15' to 'PE_15'.
WARNING: [SYN 201-103] Legalizing function name 'PE.16' to 'PE_16'.
WARNING: [SYN 201-103] Legalizing function name 'PE.17' to 'PE_17'.
WARNING: [SYN 201-103] Legalizing function name 'PE.18' to 'PE_18'.
WARNING: [SYN 201-103] Legalizing function name 'PE.19' to 'PE_19'.
WARNING: [SYN 201-103] Legalizing function name 'PE.20' to 'PE_20'.
WARNING: [SYN 201-103] Legalizing function name 'PE.21' to 'PE_21'.
WARNING: [SYN 201-103] Legalizing function name 'PE.22' to 'PE_22'.
WARNING: [SYN 201-103] Legalizing function name 'PE.23' to 'PE_23'.
WARNING: [SYN 201-103] Legalizing function name 'PE.24' to 'PE_24'.
WARNING: [SYN 201-103] Legalizing function name 'PE.25' to 'PE_25'.
WARNING: [SYN 201-103] Legalizing function name 'PE.26' to 'PE_26'.
WARNING: [SYN 201-103] Legalizing function name 'PE.27' to 'PE_27'.
WARNING: [SYN 201-103] Legalizing function name 'PE.28' to 'PE_28'.
WARNING: [SYN 201-103] Legalizing function name 'PE.29' to 'PE_29'.
WARNING: [SYN 201-103] Legalizing function name 'PE.30' to 'PE_30'.
WARNING: [SYN 201-103] Legalizing function name 'PE.31' to 'PE_31'.
WARNING: [SYN 201-103] Legalizing function name 'PE.32' to 'PE_32'.
WARNING: [SYN 201-103] Legalizing function name 'PE.33' to 'PE_33'.
WARNING: [SYN 201-103] Legalizing function name 'PE.34' to 'PE_34'.
WARNING: [SYN 201-103] Legalizing function name 'PE.35' to 'PE_35'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36' to 'PE_36'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37' to 'PE_37'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38' to 'PE_38'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39' to 'PE_39'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40' to 'PE_40'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41' to 'PE_41'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42' to 'PE_42'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43' to 'PE_43'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44' to 'PE_44'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45' to 'PE_45'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46' to 'PE_46'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47' to 'PE_47'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48' to 'PE_48'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49' to 'PE_49'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50' to 'PE_50'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51' to 'PE_51'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52' to 'PE_52'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53' to 'PE_53'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54' to 'PE_54'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55' to 'PE_55'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56' to 'PE_56'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57' to 'PE_57'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58' to 'PE_58'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59' to 'PE_59'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60' to 'PE_60'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61' to 'PE_61'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62' to 'PE_62'.
WARNING: [SYN 201-103] Legalizing function name 'PE.63' to 'PE_63'.
WARNING: [SYN 201-103] Legalizing function name 'PE.64' to 'PE_64'.
WARNING: [SYN 201-103] Legalizing function name 'PE.65' to 'PE_65'.
WARNING: [SYN 201-103] Legalizing function name 'PE.66' to 'PE_66'.
WARNING: [SYN 201-103] Legalizing function name 'PE.67' to 'PE_67'.
WARNING: [SYN 201-103] Legalizing function name 'PE.68' to 'PE_68'.
WARNING: [SYN 201-103] Legalizing function name 'PE.69' to 'PE_69'.
WARNING: [SYN 201-103] Legalizing function name 'PE.70' to 'PE_70'.
WARNING: [SYN 201-103] Legalizing function name 'PE.71' to 'PE_71'.
WARNING: [SYN 201-103] Legalizing function name 'PE.72' to 'PE_72'.
WARNING: [SYN 201-103] Legalizing function name 'PE.73' to 'PE_73'.
WARNING: [SYN 201-103] Legalizing function name 'PE.74' to 'PE_74'.
WARNING: [SYN 201-103] Legalizing function name 'PE.75' to 'PE_75'.
WARNING: [SYN 201-103] Legalizing function name 'PE.76' to 'PE_76'.
WARNING: [SYN 201-103] Legalizing function name 'PE.77' to 'PE_77'.
WARNING: [SYN 201-103] Legalizing function name 'PE.78' to 'PE_78'.
WARNING: [SYN 201-103] Legalizing function name 'PE.79' to 'PE_79'.
WARNING: [SYN 201-103] Legalizing function name 'PE.80' to 'PE_80'.
WARNING: [SYN 201-103] Legalizing function name 'PE.81' to 'PE_81'.
WARNING: [SYN 201-103] Legalizing function name 'PE.82' to 'PE_82'.
WARNING: [SYN 201-103] Legalizing function name 'PE.83' to 'PE_83'.
WARNING: [SYN 201-103] Legalizing function name 'PE.84' to 'PE_84'.
WARNING: [SYN 201-103] Legalizing function name 'PE.85' to 'PE_85'.
WARNING: [SYN 201-103] Legalizing function name 'PE.86' to 'PE_86'.
WARNING: [SYN 201-103] Legalizing function name 'PE.87' to 'PE_87'.
WARNING: [SYN 201-103] Legalizing function name 'PE.88' to 'PE_88'.
WARNING: [SYN 201-103] Legalizing function name 'PE.89' to 'PE_89'.
WARNING: [SYN 201-103] Legalizing function name 'PE.90' to 'PE_90'.
WARNING: [SYN 201-103] Legalizing function name 'PE.91' to 'PE_91'.
WARNING: [SYN 201-103] Legalizing function name 'PE.92' to 'PE_92'.
WARNING: [SYN 201-103] Legalizing function name 'PE.93' to 'PE_93'.
WARNING: [SYN 201-103] Legalizing function name 'PE.94' to 'PE_94'.
WARNING: [SYN 201-103] Legalizing function name 'PE.95' to 'PE_95'.
WARNING: [SYN 201-103] Legalizing function name 'PE.96' to 'PE_96'.
WARNING: [SYN 201-103] Legalizing function name 'PE.97' to 'PE_97'.
WARNING: [SYN 201-103] Legalizing function name 'PE.98' to 'PE_98'.
WARNING: [SYN 201-103] Legalizing function name 'PE.99' to 'PE_99'.
WARNING: [SYN 201-103] Legalizing function name 'PE.100' to 'PE_100'.
WARNING: [SYN 201-103] Legalizing function name 'PE.101' to 'PE_101'.
WARNING: [SYN 201-103] Legalizing function name 'PE.102' to 'PE_102'.
WARNING: [SYN 201-103] Legalizing function name 'PE.103' to 'PE_103'.
WARNING: [SYN 201-103] Legalizing function name 'PE.104' to 'PE_104'.
WARNING: [SYN 201-103] Legalizing function name 'PE.105' to 'PE_105'.
WARNING: [SYN 201-103] Legalizing function name 'PE.106' to 'PE_106'.
WARNING: [SYN 201-103] Legalizing function name 'PE.107' to 'PE_107'.
WARNING: [SYN 201-103] Legalizing function name 'PE.108' to 'PE_108'.
WARNING: [SYN 201-103] Legalizing function name 'PE.109' to 'PE_109'.
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
WARNING: [SYN 201-103] Legalizing function name 'PE.111' to 'PE_111'.
WARNING: [SYN 201-103] Legalizing function name 'PE.112' to 'PE_112'.
WARNING: [SYN 201-103] Legalizing function name 'PE.113' to 'PE_113'.
WARNING: [SYN 201-103] Legalizing function name 'PE.114' to 'PE_114'.
WARNING: [SYN 201-103] Legalizing function name 'PE.115' to 'PE_115'.
WARNING: [SYN 201-103] Legalizing function name 'PE.116' to 'PE_116'.
WARNING: [SYN 201-103] Legalizing function name 'PE.117' to 'PE_117'.
WARNING: [SYN 201-103] Legalizing function name 'PE.118' to 'PE_118'.
WARNING: [SYN 201-103] Legalizing function name 'PE.119' to 'PE_119'.
WARNING: [SYN 201-103] Legalizing function name 'PE.120' to 'PE_120'.
WARNING: [SYN 201-103] Legalizing function name 'PE.121' to 'PE_121'.
WARNING: [SYN 201-103] Legalizing function name 'PE.122' to 'PE_122'.
WARNING: [SYN 201-103] Legalizing function name 'PE.123' to 'PE_123'.
WARNING: [SYN 201-103] Legalizing function name 'PE.124' to 'PE_124'.
WARNING: [SYN 201-103] Legalizing function name 'PE.125' to 'PE_125'.
WARNING: [SYN 201-103] Legalizing function name 'PE.126' to 'PE_126'.
WARNING: [SYN 201-103] Legalizing function name 'PE.127' to 'PE_127'.
WARNING: [SYN 201-103] Legalizing function name 'PE.128' to 'PE_128'.
WARNING: [SYN 201-103] Legalizing function name 'PE.129' to 'PE_129'.
WARNING: [SYN 201-103] Legalizing function name 'PE.130' to 'PE_130'.
WARNING: [SYN 201-103] Legalizing function name 'PE.131' to 'PE_131'.
WARNING: [SYN 201-103] Legalizing function name 'PE.132' to 'PE_132'.
WARNING: [SYN 201-103] Legalizing function name 'PE.133' to 'PE_133'.
WARNING: [SYN 201-103] Legalizing function name 'PE.134' to 'PE_134'.
WARNING: [SYN 201-103] Legalizing function name 'PE.135' to 'PE_135'.
WARNING: [SYN 201-103] Legalizing function name 'PE.136' to 'PE_136'.
WARNING: [SYN 201-103] Legalizing function name 'PE.137' to 'PE_137'.
WARNING: [SYN 201-103] Legalizing function name 'PE.138' to 'PE_138'.
WARNING: [SYN 201-103] Legalizing function name 'PE.139' to 'PE_139'.
WARNING: [SYN 201-103] Legalizing function name 'PE.140' to 'PE_140'.
WARNING: [SYN 201-103] Legalizing function name 'PE.141' to 'PE_141'.
WARNING: [SYN 201-103] Legalizing function name 'PE.142' to 'PE_142'.
WARNING: [SYN 201-103] Legalizing function name 'PE.143' to 'PE_143'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Block_for.end118_proc' to 'systolic_array_Block_for_end118_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.08 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_data_load_AB_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_1' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_1' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_1' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_2' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_2' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_2' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_3' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_3' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_3' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_4' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_5' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_6' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_7' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_9' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_10' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_11' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_12' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_13' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_14' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_15' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_16' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_17' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_18' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_19' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_20' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_21' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_22' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_23' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_24' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_25' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_26' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_27' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_28' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_29' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_30' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_31' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_32' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_33' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_34' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_35' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_36' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 176.25 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_37' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_38' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_39' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_40' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_41' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_42' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_43' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_44' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_45' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_46' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_47' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_48' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_49' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_50' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_51' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_52' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_53' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_54' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_55' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_56' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_57' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_58' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_59' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_60' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_61' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_62' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_63' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_64' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_65' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_66' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_67' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_68' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_69' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_70' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_71' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_72' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_73' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_74' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_75' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_76' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_77' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_78' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_79' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_80' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_81' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_82' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_83' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_84' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_85' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_86' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_87' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_88' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_89' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_90' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_91' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_92' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_93' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_94' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_95' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_96' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_97' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_98' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_99' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_100' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_101' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_102' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_103' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_104' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_105' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_106' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_107' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_108' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_109' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_110' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_111' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_112' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_113' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_114' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_115' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_116' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_117' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_118' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_119' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_120' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_121' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_122' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_123' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_124' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_125' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_126' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_127' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_128' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_129' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_130' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_131' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_132' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_133' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_134' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_135' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_136' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_137' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_138' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_139' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_140' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_141' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_142' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_143' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_data_drain_AB_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Block_for_end118_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_12_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_36_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_48_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_60_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_72_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_84_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_96_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_108_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_120_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_132_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_3_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_4_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_5_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_6_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_7_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_8_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_9_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_10_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_11_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_U0 to systolic_array_Block_for_end118_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_1 (from PE_1_U0 to systolic_array_Block_for_end118_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_2 (from PE_2_U0 to systolic_array_Block_for_end118_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_3 (from PE_3_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_4 (from PE_4_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_5 (from PE_5_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_6 (from PE_6_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_7 (from PE_7_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_8 (from PE_8_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_9 (from PE_9_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_10 (from PE_10_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_11_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_11 (from PE_11_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_12 (from PE_12_U0 to systolic_array_Block_for_end118_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_13 (from PE_13_U0 to systolic_array_Block_for_end118_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_14 (from PE_14_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_15 (from PE_15_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_16 (from PE_16_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_17 (from PE_17_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_18 (from PE_18_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_19 (from PE_19_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_20 (from PE_20_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_21 (from PE_21_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_22 (from PE_22_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_23_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_23 (from PE_23_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_24 (from PE_24_U0 to systolic_array_Block_for_end118_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_25 (from PE_25_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_26 (from PE_26_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_27 (from PE_27_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_28 (from PE_28_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_29 (from PE_29_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_30 (from PE_30_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_31 (from PE_31_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_32 (from PE_32_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_33 (from PE_33_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_34 (from PE_34_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_35_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_35 (from PE_35_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_36 (from PE_36_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_37 (from PE_37_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_38 (from PE_38_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_39 (from PE_39_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_40 (from PE_40_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_41 (from PE_41_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_42 (from PE_42_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_43 (from PE_43_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_44 (from PE_44_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_45 (from PE_45_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_46 (from PE_46_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_47_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_47 (from PE_47_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_48 (from PE_48_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_49 (from PE_49_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_50 (from PE_50_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_51 (from PE_51_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_52 (from PE_52_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_53 (from PE_53_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_54 (from PE_54_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_55 (from PE_55_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_56 (from PE_56_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_57 (from PE_57_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_58 (from PE_58_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_59_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_59 (from PE_59_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_60 (from PE_60_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_61 (from PE_61_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_62 (from PE_62_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_63 (from PE_63_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_64 (from PE_64_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_65 (from PE_65_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_66 (from PE_66_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_67 (from PE_67_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_68 (from PE_68_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_69 (from PE_69_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_70 (from PE_70_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_71_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_71 (from PE_71_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_72 (from PE_72_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_73 (from PE_73_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_74 (from PE_74_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_75 (from PE_75_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_76 (from PE_76_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_77 (from PE_77_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_78 (from PE_78_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_79 (from PE_79_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_80 (from PE_80_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_81 (from PE_81_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_82 (from PE_82_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_83_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_83 (from PE_83_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_84 (from PE_84_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_85 (from PE_85_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_86 (from PE_86_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_87 (from PE_87_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_88 (from PE_88_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_89 (from PE_89_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_90 (from PE_90_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_91 (from PE_91_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_92 (from PE_92_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_93 (from PE_93_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_94 (from PE_94_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_95_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_95 (from PE_95_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_96 (from PE_96_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_97 (from PE_97_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_98 (from PE_98_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_99 (from PE_99_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_100 (from PE_100_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_101 (from PE_101_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_102 (from PE_102_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_103 (from PE_103_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_104 (from PE_104_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_105 (from PE_105_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_106 (from PE_106_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_107_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_107 (from PE_107_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_108 (from PE_108_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_109 (from PE_109_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_110 (from PE_110_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_111 (from PE_111_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_112 (from PE_112_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_113 (from PE_113_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_114 (from PE_114_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_115 (from PE_115_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_116 (from PE_116_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_117 (from PE_117_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_118 (from PE_118_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_119_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_119 (from PE_119_U0 to systolic_array_Block_for_end118_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_120 (from PE_120_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_121 (from PE_121_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_122 (from PE_122_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_123 (from PE_123_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_124 (from PE_124_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_125 (from PE_125_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_126 (from PE_126_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_127 (from PE_127_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_128 (from PE_128_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_129 (from PE_129_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_130 (from PE_130_U0 to systolic_array_Block_for_end118_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_131_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_131 (from PE_131_U0 to systolic_array_Block_for_end118_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_132_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_132 (from PE_132_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_133_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_133 (from PE_133_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_134_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_134 (from PE_134_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_135_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_135 (from PE_135_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_136_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_136 (from PE_136_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_137_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_137 (from PE_137_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_138_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_138 (from PE_138_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_139_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_139 (from PE_139_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_140_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_140 (from PE_140_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_141_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_141 (from PE_141_U0 to systolic_array_Block_for_end118_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_142_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_142 (from PE_142_U0 to systolic_array_Block_for_end118_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.55 seconds. CPU system time: 0.29 seconds. Elapsed time: 11.14 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.53 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 2.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_data_load_AB_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Loop_data_load_AB_proc2' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_data_load_AB_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_4' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_5' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_6' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_7' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_9' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_10' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_11' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_12' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_13' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_14' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_15' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_16' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_17' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_18' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_19' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_20' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_21' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_22' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_23' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_24' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_25' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_26' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_27' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_28' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_29' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_30' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_31' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_32' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_33' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_34' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_35' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_63' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_64' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_65' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_66' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_67' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_68' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_69' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_70' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_71' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_72' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_73' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_74' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_75' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_76' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_77' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_78' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_79' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_80' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_81' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_82' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_83' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_84' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_85' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_86' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_87' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_88' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_89' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_90' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_91' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_92' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_93' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_94' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_95' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_96' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_97' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_98' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_99' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_100' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_101' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_102' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_103' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_104' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_105' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_106' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_107' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_108' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_109' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_110' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_111' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_112' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_113' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_114' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_115' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_116' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_117' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_118' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_119' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_120' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_121' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_122' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_123' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_124' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_125' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_126' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_127' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_128' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_129' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_130' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_131' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_132' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_133' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_134' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_135' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_136' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_137' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_138' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_139' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_140' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_141' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_142' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_143' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_data_drain_AB_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Loop_data_drain_AB_proc3' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_data_drain_AB_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Block_for_end118_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_Block_for_end118_proc' is 9219 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Block_for_end118_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.65 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm_systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.73 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.42 seconds; current allocated memory: 2.883 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(gemm_systolic_array_fifo_w32_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_U(gemm_systolic_array_fifo_w32_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_U(gemm_systolic_array_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_12_U(gemm_systolic_array_fifo_w32_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_13_U(gemm_systolic_array_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_14_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_15_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_16_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_17_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_18_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_19_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_20_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_21_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_22_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_23_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_24_U(gemm_systolic_array_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_25_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_26_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_27_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_28_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_29_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_30_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_31_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_32_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_33_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_34_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_35_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_36_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_37_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_38_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_39_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_40_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_41_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_42_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_43_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_44_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_45_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_46_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_47_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_48_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_49_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_50_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_51_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_52_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_53_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_54_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_55_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_56_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_57_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_58_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_59_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_60_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_61_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_62_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_63_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_64_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_65_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_66_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_67_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_68_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_69_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_70_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_71_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_72_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_73_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_74_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_75_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_76_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_77_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_78_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_79_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_80_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_81_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_82_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_83_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_84_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_85_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_86_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_87_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_88_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_89_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_90_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_91_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_92_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_93_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_94_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_95_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_96_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_97_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_98_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_99_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_100_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_101_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_102_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_103_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_104_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_105_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_106_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_107_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_108_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_109_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_110_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_111_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_112_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_113_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_114_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_115_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_116_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_117_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_118_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_119_U(gemm_systolic_array_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_120_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_121_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_122_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_123_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_124_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_125_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_126_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_127_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_128_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_129_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_130_U(gemm_systolic_array_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_131_U(gemm_systolic_array_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_132_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_133_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_134_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_135_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_136_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_137_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_138_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_139_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_140_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_141_U(gemm_systolic_array_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_142_U(gemm_systolic_array_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_143_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_12_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_13_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_14_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_15_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_16_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_17_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_18_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_19_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_20_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_21_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_22_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_23_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_24_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_25_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_26_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_27_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_28_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_29_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_30_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_31_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_32_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_33_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_34_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_35_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_36_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_37_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_38_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_39_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_40_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_41_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_42_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_43_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_44_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_45_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_46_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_47_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_48_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_49_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_50_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_51_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_52_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_53_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_54_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_55_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_56_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_57_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_58_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_59_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_60_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_61_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_62_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_63_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_64_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_65_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_66_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_67_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_68_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_69_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_70_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_71_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_72_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_73_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_74_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_75_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_76_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_77_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_78_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_79_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_80_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_81_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_82_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_83_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_84_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_85_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_86_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_87_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_88_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_89_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_90_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_91_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_92_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_93_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_94_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_95_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_96_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_97_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_98_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_99_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_100_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_101_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_102_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_103_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_104_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_105_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_106_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_107_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_108_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_109_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_110_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_111_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_112_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_113_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_114_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_115_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_116_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_117_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_118_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_119_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_120_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_121_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_122_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_123_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_124_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_125_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_126_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_127_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_128_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_129_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_130_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_131_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_132_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_133_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_134_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_135_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_136_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_137_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_138_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_139_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_140_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_141_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_142_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_143_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(gemm_systolic_array_start_for_PE_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1_U0_U(gemm_systolic_array_start_for_PE_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2_U0_U(gemm_systolic_array_start_for_PE_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3_U0_U(gemm_systolic_array_start_for_PE_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_4_U0_U(gemm_systolic_array_start_for_PE_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_5_U0_U(gemm_systolic_array_start_for_PE_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_6_U0_U(gemm_systolic_array_start_for_PE_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_7_U0_U(gemm_systolic_array_start_for_PE_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_U0_U(gemm_systolic_array_start_for_PE_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_9_U0_U(gemm_systolic_array_start_for_PE_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_10_U0_U(gemm_systolic_array_start_for_PE_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_11_U0_U(gemm_systolic_array_start_for_PE_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_12_U0_U(gemm_systolic_array_start_for_PE_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_24_U0_U(gemm_systolic_array_start_for_PE_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_36_U0_U(gemm_systolic_array_start_for_PE_36_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_48_U0_U(gemm_systolic_array_start_for_PE_48_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_60_U0_U(gemm_systolic_array_start_for_PE_60_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_72_U0_U(gemm_systolic_array_start_for_PE_72_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_84_U0_U(gemm_systolic_array_start_for_PE_84_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_96_U0_U(gemm_systolic_array_start_for_PE_96_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_108_U0_U(gemm_systolic_array_start_for_PE_108_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_120_U0_U(gemm_systolic_array_start_for_PE_120_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_132_U0_U(gemm_systolic_array_start_for_PE_132_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_13_U0_U(gemm_systolic_array_start_for_PE_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_14_U0_U(gemm_systolic_array_start_for_PE_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_15_U0_U(gemm_systolic_array_start_for_PE_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_16_U0_U(gemm_systolic_array_start_for_PE_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_17_U0_U(gemm_systolic_array_start_for_PE_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_18_U0_U(gemm_systolic_array_start_for_PE_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_19_U0_U(gemm_systolic_array_start_for_PE_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_20_U0_U(gemm_systolic_array_start_for_PE_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_21_U0_U(gemm_systolic_array_start_for_PE_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_22_U0_U(gemm_systolic_array_start_for_PE_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_23_U0_U(gemm_systolic_array_start_for_PE_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_Loop_data_drain_AB_proc3_U0_U(gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_26_U0_U(gemm_systolic_array_start_for_PE_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_27_U0_U(gemm_systolic_array_start_for_PE_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_28_U0_U(gemm_systolic_array_start_for_PE_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_29_U0_U(gemm_systolic_array_start_for_PE_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_30_U0_U(gemm_systolic_array_start_for_PE_30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_31_U0_U(gemm_systolic_array_start_for_PE_31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_32_U0_U(gemm_systolic_array_start_for_PE_32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_33_U0_U(gemm_systolic_array_start_for_PE_33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_34_U0_U(gemm_systolic_array_start_for_PE_34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_35_U0_U(gemm_systolic_array_start_for_PE_35_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_25_U0_U(gemm_systolic_array_start_for_PE_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_39_U0_U(gemm_systolic_array_start_for_PE_39_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_40_U0_U(gemm_systolic_array_start_for_PE_40_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_41_U0_U(gemm_systolic_array_start_for_PE_41_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_42_U0_U(gemm_systolic_array_start_for_PE_42_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_43_U0_U(gemm_systolic_array_start_for_PE_43_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_44_U0_U(gemm_systolic_array_start_for_PE_44_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_45_U0_U(gemm_systolic_array_start_for_PE_45_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_46_U0_U(gemm_systolic_array_start_for_PE_46_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_47_U0_U(gemm_systolic_array_start_for_PE_47_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_37_U0_U(gemm_systolic_array_start_for_PE_37_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_38_U0_U(gemm_systolic_array_start_for_PE_38_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_52_U0_U(gemm_systolic_array_start_for_PE_52_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_53_U0_U(gemm_systolic_array_start_for_PE_53_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_54_U0_U(gemm_systolic_array_start_for_PE_54_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_55_U0_U(gemm_systolic_array_start_for_PE_55_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_56_U0_U(gemm_systolic_array_start_for_PE_56_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_57_U0_U(gemm_systolic_array_start_for_PE_57_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_58_U0_U(gemm_systolic_array_start_for_PE_58_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_59_U0_U(gemm_systolic_array_start_for_PE_59_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_49_U0_U(gemm_systolic_array_start_for_PE_49_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_50_U0_U(gemm_systolic_array_start_for_PE_50_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_51_U0_U(gemm_systolic_array_start_for_PE_51_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_65_U0_U(gemm_systolic_array_start_for_PE_65_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_66_U0_U(gemm_systolic_array_start_for_PE_66_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_67_U0_U(gemm_systolic_array_start_for_PE_67_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_68_U0_U(gemm_systolic_array_start_for_PE_68_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_69_U0_U(gemm_systolic_array_start_for_PE_69_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_70_U0_U(gemm_systolic_array_start_for_PE_70_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_71_U0_U(gemm_systolic_array_start_for_PE_71_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_61_U0_U(gemm_systolic_array_start_for_PE_61_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_62_U0_U(gemm_systolic_array_start_for_PE_62_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_63_U0_U(gemm_systolic_array_start_for_PE_63_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_64_U0_U(gemm_systolic_array_start_for_PE_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_78_U0_U(gemm_systolic_array_start_for_PE_78_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_79_U0_U(gemm_systolic_array_start_for_PE_79_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_80_U0_U(gemm_systolic_array_start_for_PE_80_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_81_U0_U(gemm_systolic_array_start_for_PE_81_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_82_U0_U(gemm_systolic_array_start_for_PE_82_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_83_U0_U(gemm_systolic_array_start_for_PE_83_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_73_U0_U(gemm_systolic_array_start_for_PE_73_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_74_U0_U(gemm_systolic_array_start_for_PE_74_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_75_U0_U(gemm_systolic_array_start_for_PE_75_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_76_U0_U(gemm_systolic_array_start_for_PE_76_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_77_U0_U(gemm_systolic_array_start_for_PE_77_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_91_U0_U(gemm_systolic_array_start_for_PE_91_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_92_U0_U(gemm_systolic_array_start_for_PE_92_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_93_U0_U(gemm_systolic_array_start_for_PE_93_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_94_U0_U(gemm_systolic_array_start_for_PE_94_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_95_U0_U(gemm_systolic_array_start_for_PE_95_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_85_U0_U(gemm_systolic_array_start_for_PE_85_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_86_U0_U(gemm_systolic_array_start_for_PE_86_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_87_U0_U(gemm_systolic_array_start_for_PE_87_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_88_U0_U(gemm_systolic_array_start_for_PE_88_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_89_U0_U(gemm_systolic_array_start_for_PE_89_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_90_U0_U(gemm_systolic_array_start_for_PE_90_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_104_U0_U(gemm_systolic_array_start_for_PE_104_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_105_U0_U(gemm_systolic_array_start_for_PE_105_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_106_U0_U(gemm_systolic_array_start_for_PE_106_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_107_U0_U(gemm_systolic_array_start_for_PE_107_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_97_U0_U(gemm_systolic_array_start_for_PE_97_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_98_U0_U(gemm_systolic_array_start_for_PE_98_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_99_U0_U(gemm_systolic_array_start_for_PE_99_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_100_U0_U(gemm_systolic_array_start_for_PE_100_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_101_U0_U(gemm_systolic_array_start_for_PE_101_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_102_U0_U(gemm_systolic_array_start_for_PE_102_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_103_U0_U(gemm_systolic_array_start_for_PE_103_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_117_U0_U(gemm_systolic_array_start_for_PE_117_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_118_U0_U(gemm_systolic_array_start_for_PE_118_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_119_U0_U(gemm_systolic_array_start_for_PE_119_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_109_U0_U(gemm_systolic_array_start_for_PE_109_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_110_U0_U(gemm_systolic_array_start_for_PE_110_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_111_U0_U(gemm_systolic_array_start_for_PE_111_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_112_U0_U(gemm_systolic_array_start_for_PE_112_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_113_U0_U(gemm_systolic_array_start_for_PE_113_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_114_U0_U(gemm_systolic_array_start_for_PE_114_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_115_U0_U(gemm_systolic_array_start_for_PE_115_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_116_U0_U(gemm_systolic_array_start_for_PE_116_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_130_U0_U(gemm_systolic_array_start_for_PE_130_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_131_U0_U(gemm_systolic_array_start_for_PE_131_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_121_U0_U(gemm_systolic_array_start_for_PE_121_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_122_U0_U(gemm_systolic_array_start_for_PE_122_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_123_U0_U(gemm_systolic_array_start_for_PE_123_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_124_U0_U(gemm_systolic_array_start_for_PE_124_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_125_U0_U(gemm_systolic_array_start_for_PE_125_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_126_U0_U(gemm_systolic_array_start_for_PE_126_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_127_U0_U(gemm_systolic_array_start_for_PE_127_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_128_U0_U(gemm_systolic_array_start_for_PE_128_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_129_U0_U(gemm_systolic_array_start_for_PE_129_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_143_U0_U(gemm_systolic_array_start_for_PE_143_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_133_U0_U(gemm_systolic_array_start_for_PE_133_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_134_U0_U(gemm_systolic_array_start_for_PE_134_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_135_U0_U(gemm_systolic_array_start_for_PE_135_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_136_U0_U(gemm_systolic_array_start_for_PE_136_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_137_U0_U(gemm_systolic_array_start_for_PE_137_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_138_U0_U(gemm_systolic_array_start_for_PE_138_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_139_U0_U(gemm_systolic_array_start_for_PE_139_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_140_U0_U(gemm_systolic_array_start_for_PE_140_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_141_U0_U(gemm_systolic_array_start_for_PE_141_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_142_U0_U(gemm_systolic_array_start_for_PE_142_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_U0_U(gemm_systolic_array_start_for_systolic_array_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 92.45 seconds. CPU system time: 3.71 seconds. Elapsed time: 128.24 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.99 seconds. CPU system time: 0.17 seconds. Elapsed time: 14.97 seconds; current allocated memory: 2.945 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for gemm_systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm_systolic_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 722.36 seconds. CPU system time: 15.6 seconds. Elapsed time: 1036.17 seconds; current allocated memory: 2.438 GB.
INFO: [HLS 200-112] Total CPU user time: 727.74 seconds. Total CPU system time: 17.24 seconds. Total elapsed time: 1059.67 seconds; peak allocated memory: 2.945 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep  4 22:11:24 2023...
