C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis"   -part M1A3P1000  -package PQFP208  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -block -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\synlog\report\dlatch_en_fpga_mapper.xml"  -top_level_module  work.dlatch_en  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -oedif  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.edn"   -freq 100.000   "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\synwork\dlatch_en_prem.srd"  -sap  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.sap"  -otap  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.tap"  -omap  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.map"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.sap"  -ologparam  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\syntmp\dlatch_en.plg"  -osyn  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.srm"  -prjdir  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\"  -prjname  dlatch_en_syn  -log  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\synlog\dlatch_en_fpga_mapper.srr" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis" -part M1A3P1000 -package PQFP208 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -block -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\synlog\report\dlatch_en_fpga_mapper.xml" -top_level_module work.dlatch_en -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\scratchproject.prs" -implementation synthesis -multisrs -oedif "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.edn" -freq 100.000 "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\synwork\dlatch_en_prem.srd" -sap "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.sap" -otap "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.tap" -omap "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.map" -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.sap" -ologparam "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\syntmp\dlatch_en.plg" -osyn "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\dlatch_en.srm" -prjdir "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\" -prjname dlatch_en_syn -log "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\synlog\dlatch_en_fpga_mapper.srr"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1647699478|size:2340|exec:0|csum:
file:..\dlatch_en.edn|io:o|time:1647699482|size:3412|exec:0|csum:
file:..\synwork\dlatch_en_prem.srd|io:i|time:1647699481|size:2093|exec:0|csum:D6BAB2A47105852DFB9036D3ED61ACBE
file:..\dlatch_en.sap|io:o|time:1647699481|size:210|exec:0|csum:
file:..\dlatch_en.tap|io:o|time:0|size:0|exec:0|csum:
file:..\dlatch_en.map|io:o|time:1647699482|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508993288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\dlatch_en.sap|io:o|time:1647699481|size:210|exec:0|csum:
file:"C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch_En\synthesis\syntmp\dlatch_en.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\dlatch_en.srm|io:o|time:1647699482|size:64287|exec:0|csum:
file:..\synlog\dlatch_en_fpga_mapper.srr|io:o|time:1647699482|size:8928|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509339672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509341086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
