@ARTICLE{Kaya2024,
  author={Kaya, Zeynep and Garrido, Mario},
  journal={IEEE Access}, 
  title={Optimized 4-Parallel 1024-Point MSC FFT}, 
  year={2024},
  volume={12},
  pages={84110-84121},
  keywords={Fast Fourier transforms;Indexes;Discrete Fourier transforms;Delays;Clocks;Multiplexing;Adders;MSC;FFT;parallel pipeline;matrix transposition;shift-and-add},
  doi={10.1109/ACCESS.2024.3414928}
}

@ARTICLE{Garrido2021,
  author={Garrido, Mario and Malag√≥n, Pedro},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
  title={The Constant Multiplier FFT}, 
  year={2021},
  volume={68},
  number={1},
  pages={322-335},
  keywords={Computer architecture;Indexes;Clocks;Signal processing algorithms;Hardware;Multiplexing;Digital signal processing;Fast Fourier Transform (FFT);pipelined architecture;constant multiplier (CM)},
  doi={10.1109/TCSI.2020.3031688}}

@INPROCEEDINGS{2014ISICGarrido,
  author={Garrido, Mario and Acevedo, Miguel and Ehliar, Andreas and Gustafsson, Oscar},
  booktitle={2014 International Symposium on Integrated Circuits (ISIC)}, 
  title={Challenging the limits of FFT performance on FPGAs (Invited paper)}, 
  year={2014},
  pages={172-175},
  keywords={Field programmable gate arrays;Computer architecture;Throughput;Digital signal processing;Architecture;Signal processing algorithms},
  doi={10.1109/ISICIR.2014.7029571}
}

@ARTICLE{Glittas2016,
  author={Glittas, Antony Xavier and Sellathurai, Mathini and Lakshminarayanan, Gopalakrishnan},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO}, 
  year={2016},
  volume={24},
  number={6},
  pages={2402-2406},
  keywords={Computer architecture;Delays;Clocks;OFDM;Shift registers;Throughput;Bit reversal;bit reversed order;fast Fourier transform (FFT);multipath delay commutator (MDC) FFT;normal order.;Bit reversal;bit reversed order;fast Fourier transform (FFT);multipath delay commutator (MDC) FFT;normal order},
  doi={10.1109/TVLSI.2015.2504391}}

@ARTICLE{Garrido2018,
  author={Garrido, Mario and Huang, Shen-Jui and Chen, Sau-Gee},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
  title={Feedforward FFT Hardware Architectures Based on Rotator Allocation}, 
  year={2018},
  volume={65},
  number={2},
  pages={581-592},
  keywords={Computer architecture;Hardware;Adders;Resource management;Indexes;Feedforward neural networks;Discrete Fourier transforms;Fast Fourier transform (FFT);multi-path delay commutator (MDC);pipelined architecture;radix-2;radix-2k},
  doi={10.1109/TCSI.2017.2722690}}

@ARTICLE{sun2025,
  author={Sun, Hao and Peng, Yu and Zhang, Zhixian and Zhang, Tongrui and Liu, Liansheng},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={Resource Optimization in Polyphase-Filter STFT Based on Time-Multiplexed Constant Multiplication}, 
  year={2025},
  volume={33},
  number={12},
  pages={3341-3354},
  keywords={Hardware;Computer architecture;Fast Fourier transforms;Adders;Throughput;Optimization;Spectral analysis;Real-time systems;Field programmable gate arrays;Parallel processing;Fast Fourier transform (FFT);short-time Fourier transform (STFT);time-multiplexed constant multiplication (Tm-CM);windowing unit},
  doi={10.1109/TVLSI.2025.3608756}}

@ARTICLE{sunTmCM2025,
  author={Sun, Hao and Kumm, Martin and Liu, Liansheng and Zhang, Zhixian and Peng, Yu},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Resource-optimized Time-multiplexed Constant Multiplication via Adjacency Matrix Modeling}, 
  year={2025},
  volume={},
  number={},
  pages={1-1},
  keywords={Adders;Multiplexing;Hardware;Optimization;Signal processing algorithms;Computer architecture;Mathematical models;Field programmable gate arrays;Digital signal processing;Costs;time-multiplexed constant multiplication;digital signal processing;resource minimization;multiplexer reduction},
  doi={10.1109/TCAD.2025.3632193}}

@ARTICLE{sunCORDIC2025,
  author={Sun, Hao and Peng, Yu and Wei, Xuejing and Liu, Liansheng},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Scaling-Free CORDIC Optimization Based on the Time-multiplexed Constant Multiplication}, 
  year={2025},
  volume={},
  number={},
  pages={1-1},
  keywords={Hardware;Costs;Accuracy;Computer architecture;Design automation;Adders;Symbols;Schedules;Optimization;Pipelines;Scaling-Free CORDIC (SF-CORDIC);Time-Multiplexed Multiple Constant Multiplication (Tm-MCM);Pipelined Hardware Architecture},
  doi={10.1109/TCAD.2025.3629615}}

@ARTICLE{Garrido2020,
  author={Garrido, Mario and Pirsch, Peter},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
  title={Continuous-Flow Matrix Transposition Using Memories}, 
  year={2020},
  volume={67},
  number={9},
  pages={3035-3046},
  keywords={Memory management;Transforms;Two dimensional displays;Throughput;Registers;SDRAM;Continuous flow;external memory;matrix transposition;pipelined architecture;SDRAM},
  doi={10.1109/TCSI.2020.2987736}}

@INPROCEEDINGS{128MSC,
  author={Hsu, Shun-Che and Huang, Shen-Jui and Chen, Sau-Gee and Lin, Shin-Che and Garrido, Mario},
  booktitle={2020 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
  title={A 128-Point Multi-Path SC FFT Architecture}, 
  year={2020},
  volume={},
  number={},
  pages={1-5},
  keywords={Throughput;Hardware;Power demand;Delays;Feedback loop;Discrete Fourier transforms;Flow graphs;SC FFT;radix-2k FFT;multi-path structure},
  doi={10.1109/ISCAS45731.2020.9180883}}

@ARTICLE{FullrealSC2024,
  author={Fang, Hongji and Ma, Zhenguo and Yu, Feng and Zhao, Bei and Zhang, Bo},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
  title={Optimised Serial Commutator FFT Architecture in Terms of Multiplexers}, 
  year={2024},
  volume={71},
  number={1},
  pages={445-449},
  keywords={Computer architecture;Multiplexing;Indexes;Hardware;Germanium;Discrete Fourier transforms;Signal processing algorithms;FFT;pipelined architecture;bit-dimension permutations;serial commutator},
  doi={10.1109/TCSII.2023.3304696}}
