
<html><head><title>SystemVerilog Netlister Options Form</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175851" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog Netlister Options Form" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175851" />
<meta name="NextFile" content="appEnvVars.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="appForms_re_SystemVerilog_Netlister_Graphical_User_Interface.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- SystemVerilog Netlister Options Form" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="user interface reference" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Netlisting,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="appForms_re_SystemVerilog_Netlister_Graphical_User_Interface.html" title="SystemVerilog Netlister Graphical User Interface">SystemVerilog Netlister Graphi ...</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appEnvVars.html" title="Environment Variables">Environment Variables</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_SystemVerilog_Netlister_Options_Form" title="SystemVerilog Netlister Options Form"></a><h2>
<a id="pgfId-1121756"></a><a id="35353"></a>SystemVerilog Netlister Options Form</h2>

<p>
<a id="pgfId-1123107"></a>The SystemVerilog Netlister Options form lets you specify the options for running SystemVerilog Netlister. The form contains the following tabs.</p>
<table class="webflareTable" id="#id1123163">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1123165">
<a id="pgfId-1123165"></a>Tab</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1123167">
<a id="pgfId-1123167"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1123172"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#73107">Netlister Tab</a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1123174"></a>Lets you specify port declaration format, default nettype, enablement of datatype and array type propagation, auto-package import, merging text files to a single netlist, and values for global ground and power nets and pre-module and in-module include files. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1123184"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#99842">Miscellaneous Tab</a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1123186"></a>Lets you specify the <code>hdl.var</code> file, pre-compiled libraries, creation of argument files, creation of binding files for xrun, printing the global time scale, and additional arguments. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1126972"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#43518">Verilog Tab</a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1126974"></a>Lets you specify options for generating Verilog netlists. </p>
</td>
</tr>
</tbody></table>

<h3>
<a id="pgfId-1121856"></a><a id="73107"></a>Netlister Tab</h3>

<p>
<a id="pgfId-1122351"></a>The following table describes the fields available on the <em>Netlister</em> tab of the SystemVerilog Netlister Options form. </p>
<table class="webflareTable" id="#id1124854">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1124856">
<a id="pgfId-1124856"></a>Field</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1124858">
<a id="pgfId-1124858"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124885"></a><em>Port Declaration Format </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124887"></a>Specifies one of the following port declaration formats:</p>

<ul><li>
<a id="pgfId-1124888"></a>Non-ANSI (default)</li><li>
<a id="pgfId-1124889"></a>ANSI</li></ul>


<p>
<a id="pgfId-1124890"></a>When <code>hnlPrintNonAnsiSV</code> is set to <code>nil</code> in the <code>.simrc</code> file and datatype propagation is enabled, port declaration can be done only in ANSI format.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124892"></a><em>Default Nettype </em><a id="37090"></a><a id="defNettype"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124894"></a>Specifies one of the following nettypes to netlist the nets on the schematic: </p>

<ul><li>
<a id="pgfId-1124895"></a><em>interconnect</em> (default): If no nettype is propagated, the net and the bus are declared explicitly as <em>interconnect</em>. </li><li>
<a id="pgfId-1124896"></a><em>wire</em>: A net without another explicitly set type is not declared. Here, only the bus is declared. Single-bit wires are not saved in the declaration because Xcelium resolves signals that are not explicitly declared to be of type <em>wire</em>.</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124898"></a><em>Enable Datatype Propagation</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124900"></a>Enables datatype propagation. It is not selected by default. </p>
<p>
<a id="pgfId-1129274"></a>Selecting this check box allows the propagation of both packed or unpacked and datatype or portKind properties. When not selected and <code>netType</code> properties are not set on the schematic nets, the default nettype that is currently set is printed in the netlist.</p>
<p>
<a id="pgfId-1125222"></a>Datatype propagation and <h-hot><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#defNettype">default net type</a></h-hot> selection result in the following scenarios:</p>

<ul><li>
<a id="pgfId-1125895"></a>When the <code>netType</code> property is explicitly placed on a net and <em>Enable Datatype Propagation</em> is selected, the propagated datatype is ignored and the explicit nettype defined on the net is printed in the generated netlist. A warning is displayed in the CIW if there is a conflict between the nettype set on schematic net and the propagated nettype. </li><li>
<a id="pgfId-1129534"></a>When datatype propagation is enabled and <code>netType</code> property is not set on schematic nets, the propagated <code>datatype</code> or <code>portKind</code> properties for these nets are printed in netlist.</li><li>
<a id="pgfId-1129535"></a>When datatype propagation is disabled, and <code>netType</code> property is set on schematic nets, the value of <code>netType</code> property is printed for these nets in the netlist. Otherwise, the default <code>netType</code> is printed. </li><li>
<a id="pgfId-1126387"></a>When datatype propagation is enabled, and a net has a propagated <code>datatype</code> as well as a <code>netType</code> property placed on it, the <code>netType</code> property value is printed for the net. To print the propagated datatype while ignoring the <code>netType</code> property set on nets, specify the <code>netType</code> value to be ignored in the <em>netTypes to ignore on schematic nets</em> field. </li></ul>




</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124904"></a><em>Enable Array Type Propagation Only</em><a id="arrayRecog"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124906"></a>Enables array type propagation. It is not selected by default. </p>
<p>
<a id="pgfId-1124907"></a>Selecting this check box disables the <em>Enable Datatype Propagation</em> check box and allows recognition of packed and unpacked arrays. As a result, the SystemVerilog Netlister prints a bus connected to a port of type <code>real</code> or a nettype, as unpacked, and propagates the unpacked property up to the top level. However, the datatype of the port is not propagated.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1131398"></a><em>Expand Iterated Instances</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1132041"></a>Prints iterated instances in expanded form in the netlist. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124910"></a><em>Enable auto package importing</em><a id="autoImportPkg"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124912"></a>Enables the auto-package handling feature, which allows SystemVerilog Netlister to automatically search and find the SystemVerilog package files on which the <code>systemverilog</code> modules in the design depend. It is not selected by default. </p>
<p>
<a id="pgfId-1124913"></a>Alternatively, you can manually pre-compile a package into a library that you define. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125291"></a>netTypes to ignore on schematic nets</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125293"></a>Specifies the net types that must be ignored during netlising. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124916"></a><em>Merge text source to single netlist</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124918"></a>Merges the text files to create a single and self-contained <code>netlist.sv</code> file. This file includes the netlist from the schematic and the original source files from the text view. </p>
<p>
<a id="pgfId-1124919"></a>If you select the <em>Merge text source to single netlist</em> check box, the contents of the <code>cds_alias.sv</code> or the <code>cds_globals.sv</code> file are printed in the netlist.sv file.</p>
<p>
<a id="pgfId-1124920"></a>However, deselecting the <em>Merge text source to single netlist</em> check box results in the following:</p>

<ul><li>
<a id="pgfId-1124921"></a>The absolute path of <code>cds_alias.sv</code> is printed in textInputs but removed from the <code>netlist.sv</code> file.</li><li>
<a id="pgfId-1124922"></a>The absolute path of <code>cds_global.sv</code> is printed in <code>xrunArgs</code> but removed from the <code>netlist.sv</code> file. </li><li>
<a id="pgfId-1124923"></a>When <code>simVerilogGenerateSingleNetlistFile</code> is set to <code>t</code> in the <code>.simrc</code> file, it generates a single merged netlist, including <code>cds_alias.sv</code> and <code>cds_globals.sv</code>, if these files exist. When set to <code>nil</code>, it generates a split netlist.</li><li>
<a id="pgfId-1124924"></a>When <em>Pre-Module Include File</em> or <em>In-Module include File</em> and <em>Merge text source to single netlist</em> are selected, the contents of <em>Pre-Module Include File</em> or <em>In-Module Include File</em> are saved in <code>netlist.sv</code>.</li></ul>




</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124926"></a><em>supply0 </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124928"></a>Specifies a value to set the global ground net. This value is saved in the <code>cds_globals.sv</code> file. </p>
<p>
<a id="pgfId-1125203"></a>This option supports only global signals in the design. Cross-checking with the schematic is not supported. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124930"></a><em>supply1</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124932"></a>Specifies a value to set the global power net. This value is saved in the <code>cds_globals.sv</code> file.</p>
<p>
<a id="pgfId-1125177"></a>This option supports only global signals in the design. Cross-checking with the schematic is not supported. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124935"></a><em>Pre-Module Include File</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124937"></a>Specifies the file that the netlister must use as the include file before the module declaration in the netlist file generated for each hierarchical cellview. </p>
<p>
<a id="pgfId-1126460"></a>To print the contents of the include file in the generated netlist file instead of using the file inclusion directive <code>&#39;include</code>, set <code>hnlVerilogDumpIncludeFilesInNetlist</code> to <code>t</code>.</p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1126456"></a>When <em>Merge text source to single netlist</em> is selected, the contents of the include file are also printed in a single netlist file even if <code>hnlVerilogDumpIncludeFilesInNetlist</code> is not set.</div>

<p>
<a id="pgfId-1124939"></a>Flag: <code>vlogifPreModuleIncludeFile</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124942"></a><em>In-Module Include File</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124944"></a>Specifies the file that the netlister must use as an include file immediately after the module declaration in the netlist file generated for each hierarchical cellview. </p>
<p>
<a id="pgfId-1126559"></a>To print the contents of the include file in the generated netlist file instead of using the file inclusion directive <code>&#39;include</code>, set <code>hnlVerilogDumpIncludeFilesInNetlist</code> to <code>t</code>.</p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1126560"></a>When <em>Merge text source to single netlist</em> is selected, the contents of the include file are also printed in a single netlist file even if <code>hnlVerilogDumpIncludeFilesInNetlist</code> is not set.</div>

<p>
<a id="pgfId-1124946"></a>Flag: <code>vlogifInModuleIncludeFile</code></p>
</td>
</tr>
</tbody></table>

<h3>
<a id="pgfId-1122030"></a><a id="99842"></a>Miscellaneous Tab</h3>

<p>
<a id="pgfId-1123277"></a>The following table describes the fields available on the <em>Miscellaneous</em> tab of the SystemVerilog Netlister Options form. </p>
<table class="webflareTable" id="#id1124965">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1124967">
<a id="pgfId-1124967"></a>Field</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1124969">
<a id="pgfId-1124969"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124996"></a><em>hdl.var file</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1124998"></a>Specifies the name of an <code>hdl.var</code> file to include the simulation options. </p>
<p>
<a id="pgfId-1125000"></a>For more details on the <em>hdl.var</em> file, see the <h-hot><a actuate="user" class="URL" href="https://support.cadence.com/apex/techpubDocViewerPage?path=xrun/xrun19.09/The_XRUN_Command.html#TheXRUNCommand-ManagingYourxrunCommand" show="replace" xml:link="simple">Xcelium XRUN User Guide</a></h-hot>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125002"></a><em>Pre-compiled libraries <br />(-reflib) </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125004"></a>Specifies the name of a pre-compiled library. If you have a package definition, you can pre-compile the package into the same library or different libraries. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1125005"></a>To manage text views of a design, pre-compile all the packages into a library. You can use <code>&#8211;reflib</code> to include all the libraries that contain the pre-compiled packages required in the design.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125007"></a><em>Create arguments file</em><a id="58100"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125009"></a>Creates the <code>xrunArgs</code> file and other standard binding files. This file includes <code>netlist.sv</code>, <code>config.sv</code>, <code>textInputs</code>, binding files, and other files, such as <code>cds_globals.sv</code> and <code>cds_alias.sv</code>. These files are generated during netlisting and are needed for simulations.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125011"></a><em>Create binding files for xrun only</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125013"></a>Select this check box only if you use <code>xrun</code>. Selecting this check box automatically selects the <em>Create arguments file</em> check box and creates two sets of binding files in the netlist directory: <code>xrunArgs</code>, <code>xrunArgs_vy</code> (compatible with Xcelium), and the <code>hdl.var</code>, <code>cds_xrun.lib</code> and <code>lib.map</code> files. </p>
<p>
<a id="pgfId-1125014"></a>Both <code>xrunArgs</code> and <code>xrunArgs_vy</code> include the following: </p>

<ul><li>
<a id="pgfId-1125015"></a><code>xrun</code> argument <code>vcfg_inst_precedence</code></li><li>
<a id="pgfId-1125016"></a><code>xrun</code> argument <code>compcnfg</code></li><li>
<a id="pgfId-1125017"></a><code>config.sv</code> file </li><li>
<a id="pgfId-1125018"></a><code>textInputs</code> file </li></ul>




<p>
<a id="pgfId-1125019"></a>Additionally:</p>

<ul><li>
<a id="pgfId-1125020"></a><code>xrunArgs</code> includes the <code>lib.map</code> file. </li><li>
<a id="pgfId-1125021"></a><code>xrunArgs_vy</code> includes the <code>hdl.var</code> and <code>cdslib</code> or <code>cds_xrun.lib</code> file. </li></ul>


<p>
<a id="pgfId-1125022"></a>If you specify an <code>hdl.var</code> file in the <em>Miscellaneous</em> tab of the SystemVerilog Netlister Options form, this file is included in the <code>hdl.var</code> file that SystemVerilog Netlister generates. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1125023"></a>You do not need to select this check box if you use a third-party simulation tool.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125025"></a><em>Print global timescale</em><a id="globalTimescale"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125027"></a>Prints the global timescale. By default, SystemVerilog Netlister does not print the timescale globally.</p>
<p>
<a id="pgfId-1125030"></a>Enabling <em>Print global timescale</em> prints the following:</p>

<ul><li>
<a id="pgfId-1135326"></a><code>&#39;timescale</code> on the module header of each schematic cell in netlist</li><li>
<a id="pgfId-1135075"></a><code>-timescale</code> in the <code>xrunArgs</code> file if <em>Create arguments file</em> is enabled</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1134241"></a><em>Global sim time</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1134243"></a>Specifies the simulation time in global timescale. The possible values are <code>1</code>, <code>10</code>, and <code>100</code>. The default is <code>1</code>. </p>
<p>
<a id="pgfId-1134892"></a>This field is enabled only when <em>Print global timescale</em> is selected. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1134245"></a><em>Unit for global sim time</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1135050"></a>Specifies the unit to be used for simulation time in global timescale. The possible values are <em>s</em>, <em>ms</em>, <em>us</em>, <em>ns</em>, <em>ps</em>, <em>fs</em>. The default is <em>ns</em>. </p>
<p>
<a id="pgfId-1134614"></a>This field is enabled only when <em>Print global timescale</em> is selected. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1134249"></a><em>Global sim precision</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1135533"></a>Specifies the simulation precision in global timescale. The possible values are <code>1</code>, <code>10</code>, and <code>100</code>. The default is <code>1</code>.</p>
<p>
<a id="pgfId-1134915"></a>This field is enabled only when <em>Print global timescale</em> is selected. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1134253"></a><em>Unit for global sim precision</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1134917"></a>Specifies the unit to be used for simulation precision in global timescale. The possible values are <em>s</em>, <em>ms</em>, <em>us</em>, <em>ns</em>, <em>ps</em>, <em>fs</em>. The default is <em>ns</em>. </p>
<p>
<a id="pgfId-1134918"></a>This field is enabled only when <em>Print global timescale</em> is selected. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125033"></a><em>Additional Arguments</em><a id="additionalArgs"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1125035"></a>Specifies additional <code>xrun</code> arguments. </p>
</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1122400"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1122420"></a><a href="chap2_tk_Importing_a_SystemVerilog_Package_File.html#19404">Importing a SystemVerilog Package File</a></p>
<p>
<a id="pgfId-1122662"></a><a href="chap2_tk_Specifying_Additional_xrun_Arguments_in_SystemVerilog_Netlister.html#44891">Specifying Additional xrun Arguments in SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1122547"></a><a href="chap2_re_Netlist_Customization_Using_the_simrc_File.html#13445"><code>simVerilogGenerateSingleNetlistFile</code></a></p>
<p>
<a id="pgfId-1122498"></a><a href="chap2_re_Netlist_Customization_Using_the_simrc_File.html#68950"><code>hnlVerilogDumpIncludeFilesInNetlist</code></a></p>

<h3>
<a id="pgfId-1127076"></a><a id="43518"></a>Verilog Tab</h3>

<p>
<a id="pgfId-1127077"></a>The following table describes the fields available on the <em>Verilog</em> tab of the SystemVerilog Netlister Options form. </p>
<table class="webflareTable" id="#id1127078">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1127080">
<a id="pgfId-1127080"></a>Field</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1127082">
<a id="pgfId-1127082"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127084"></a><em>Create ATPG compatible netlist</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127086"></a>Enables the creation of ATPG compatible netlists in Virtuoso SystemVerilog Netlister. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127090"></a><em>Use tran statement for aliasing</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127092"></a>Prints <code>tran</code> statements for aliases or patches instead of using the <code>cds_alias</code> and <code>cds_thru</code> and <code>cds_thrualias</code> constructs. All buses and concatenated bundles are expanded and printed in <code>tran</code> statements.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127095"></a><em>Text source compliance with xrun</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127097"></a>Checks the Verilog IEEE Standard compliance for text source in the design using Verilog command-line compilation options.</p>
<p>
<a id="pgfId-1127365"></a>Possible values are as follows:</p>

<ul><li>
<a id="pgfId-1127405"></a><em>None</em>: Compiles text source files using <code>xrun</code> default standard.</li><li>
<a id="pgfId-1127418"></a><em>Verilog-2001</em>: Compiles text source files using the <code>xrun</code> option, <code>-v2001</code>.</li><li>
<a id="pgfId-1127438"></a><em>Verilog-1995</em>: Compiles text source files using the <code>xrun</code> option, <code>-v1995</code>. </li></ul>



<p>
<a id="pgfId-1127830"></a>The selected option is added to the <code>xrun</code> command line for <code>mapi</code> compilation during netlisting. It is also printed in the <code>xrunArgs</code> files if the <em>Create arguments file</em> option is enabled. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1132172"></a><em>Add prefix to cell names</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1132175"></a>Adds a predefined prefix to cell names in the generated netlist. </p>
<p>
<a id="pgfId-1132306"></a>Possible values are as follows:</p>

<ul><li>
<a id="pgfId-1132176"></a><em>None</em>: Default. Does not add prefix to cell names.</li><li>
<a id="pgfId-1132177"></a><em>All</em>: Adds the prefix specified in the <em>Cell prefix name</em> field to all cell names, including the top cell and non-textual stopping cells. These non-textual stopping cells are cells without module definitions.</li><li>
<a id="pgfId-1133097"></a><em>Keep name of top cell and symbol cells</em>: Adds the prefix specified in the <em>Cell prefix name</em> field to all cell names, excluding names of the top cell and non-textual stopping cells. These non-textual stopping cells are cells without module definitions.</li></ul>



</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1132181"></a><em>Cell prefix name</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<p>
<a id="pgfId-1133381"></a>Specifies a prefix string for cell names. The prefix must start with either an alphabetic character or an underscore and the remaining string may contain only alphanumeric characters or underscores. </p>

</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1128080"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1128084"></a><a href="chap2_ct_ATPG_Compatible_Verilog_Netlists.html#20150">ATPG Compatible Verilog Netlists</a></p>
<p>
<a id="pgfId-1127067"></a><a href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html#54652">Generating ATPG Compatible Verilog Netlists</a></p>
<p>
<a id="pgfId-1129188"></a><a href="appEnvVars_re_enableVerilogATPG.html#80889">enableVerilogATPG</a></p>
<p>
<a id="pgfId-1129192"></a><a href="appEnvVars_re_useTranForCdsAliasThru.html#10477">useTranForCdsAliasThru</a></p>
<p>
<a id="pgfId-1129177"></a><a href="appEnvVars_re_vlogCompatVersion.html#59851">vlogCompatVersion</a></p>
<p>
<a id="pgfId-1133244"></a><a href="appEnvVars_re_addPrefixToCells.html#85179">addPrefixToCells</a></p>
<p>
<a id="pgfId-1133260"></a><a href="appEnvVars_re_cellPrefixName.html#43861">cellPrefixName</a></p>
<p>
<a id="pgfId-1128740"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appForms_re_SystemVerilog_Netlister_Graphical_User_Interface.html" id="prev" title="SystemVerilog Netlister Graphical User Interface">SystemVerilog Netlister Graphi ...</a></em></b><b><em><a href="appEnvVars.html" id="nex" title="Environment Variables">Environment Variables</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>