<html><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1"><title>DELAY_f</title></head><body bgcolor="FFFFFF"><CENTER>Scicos Block  </CENTER><p><b>DELAY_f -  Scicos  delay block  </b></p><H3><font color="blue">Description</font></H3><dl>
  <p>
    This block implements as a discretized delay. It is in fact a Scicos
    super block formed by a shift register and a clock.
  </p>
  <p>
    value of the delay is given by  the discretization time step multiplied by the
    number of states of the register minus one 
  </p>
  </dl><H3><font color="blue">DIALOGUE PARAMETERS</font></H3><ul><li><b><font color="maroon">Discretization time step</font></b>
: positive scalar, delay discretization time step

  </li><li><b><font color="maroon">Register initial state</font></b>
: register initial state vector. Dimension must be greater than  or equal to 2

  </li></ul><H3><font color="blue">See Also</font></H3><p><ul><a href="DELAYV_f.htm"><tt><b>DELAYV_f</b></tt></a>&nbsp;&nbsp;<a href="EVTDLY_f.htm"><tt><b>EVTDLY_f</b></tt></a>&nbsp;&nbsp;<a href="REGISTER_f.htm"><tt><b>REGISTER_f</b></tt></a>&nbsp;&nbsp;</ul></p></body></html>
