Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 12 12:28:49 2020
| Host         : LAPTOP-29Q9R4T3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: slaveselect (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.337        0.000                      0                   82        0.203        0.000                      0                   82        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz  {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz       30.337        0.000                      0                   82        0.203        0.000                      0                   82       19.289        0.000                       0                    40  
  clkfbout_clk_wiz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz
  To Clock:  clk_pixel_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       30.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.337ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.932ns (22.169%)  route 6.783ns (77.831%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.097 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           1.332     7.823    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  vga_layout/g_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.513    38.097    vga_layout/clk_pixel
    SLICE_X0Y34          FDRE                                         r  vga_layout/g_out_reg[2]/C
                         clock pessimism              0.578    38.674    
                         clock uncertainty           -0.085    38.589    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    38.160    vga_layout/g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.160    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 30.337    

Slack (MET) :             30.337ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.932ns (22.169%)  route 6.783ns (77.831%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.097 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           1.332     7.823    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  vga_layout/g_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.513    38.097    vga_layout/clk_pixel
    SLICE_X0Y34          FDRE                                         r  vga_layout/g_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.674    
                         clock uncertainty           -0.085    38.589    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    38.160    vga_layout/g_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.160    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 30.337    

Slack (MET) :             30.515ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 1.932ns (22.890%)  route 6.508ns (77.110%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.096 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           1.057     7.549    vga_layout/r_out[3]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  vga_layout/r_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.512    38.096    vga_layout/clk_pixel
    SLICE_X2Y33          FDRE                                         r  vga_layout/r_out_reg[3]/C
                         clock pessimism              0.578    38.673    
                         clock uncertainty           -0.085    38.588    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.064    vga_layout/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.064    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                 30.515    

Slack (MET) :             30.803ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 1.932ns (23.709%)  route 6.217ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.092 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.766     7.257    vga_layout/r_out[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_layout/b_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.508    38.092    vga_layout/clk_pixel
    SLICE_X2Y30          FDRE                                         r  vga_layout/b_out_reg[2]/C
                         clock pessimism              0.578    38.669    
                         clock uncertainty           -0.085    38.584    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.060    vga_layout/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 30.803    

Slack (MET) :             30.803ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 1.932ns (23.709%)  route 6.217ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.092 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.766     7.257    vga_layout/r_out[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_layout/b_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.508    38.092    vga_layout/clk_pixel
    SLICE_X2Y30          FDRE                                         r  vga_layout/b_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.669    
                         clock uncertainty           -0.085    38.584    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.060    vga_layout/b_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 30.803    

Slack (MET) :             30.803ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 1.932ns (23.709%)  route 6.217ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.092 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.766     7.257    vga_layout/r_out[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_layout/r_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.508    38.092    vga_layout/clk_pixel
    SLICE_X2Y30          FDRE                                         r  vga_layout/r_out_reg[2]/C
                         clock pessimism              0.578    38.669    
                         clock uncertainty           -0.085    38.584    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.060    vga_layout/r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 30.803    

Slack (MET) :             30.803ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 1.932ns (23.709%)  route 6.217ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.092 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.766     7.257    vga_layout/r_out[3]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.508    38.092    vga_layout/clk_pixel
    SLICE_X2Y30          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.669    
                         clock uncertainty           -0.085    38.584    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.060    vga_layout/r_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 30.803    

Slack (MET) :             30.890ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 1.932ns (23.736%)  route 6.207ns (76.264%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.757     7.248    vga_layout/r_out[3]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  vga_layout/b_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X5Y28          FDRE                                         r  vga_layout/b_out_reg[3]/C
                         clock pessimism              0.564    38.652    
                         clock uncertainty           -0.085    38.567    
    SLICE_X5Y28          FDRE (Setup_fdre_C_R)       -0.429    38.138    vga_layout/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.138    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 30.890    

Slack (MET) :             30.890ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 1.932ns (23.736%)  route 6.207ns (76.264%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.620    -0.892    vga_layout/clk_pixel
    SLICE_X2Y26          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  vga_layout/vcount_reg[5]/Q
                         net (fo=36, routed)          2.384     2.011    vga_layout/Q[5]
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.135 r  vga_layout/Data_In_reg[3]_i_106/O
                         net (fo=1, routed)           0.000     2.135    vga_layout/Data_In_reg[3]_i_106_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.533 r  vga_layout/Data_In_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.533    vga_layout/Data_In_reg[3]_i_34_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.804 r  vga_layout/Data_In_reg[3]_i_10/CO[0]
                         net (fo=2, routed)           0.818     3.621    vga_layout/screen_writer_layout/Data_In1830_in
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.373     3.994 r  vga_layout/Data_In_reg[3]_i_16/O
                         net (fo=2, routed)           0.943     4.937    vga_layout/Data_In_reg[3]_i_16_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     5.061 r  vga_layout/Data_In_reg[3]_i_5/O
                         net (fo=2, routed)           1.307     6.367    vga_layout/Data_In_reg[3]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.757     7.248    vga_layout/r_out[3]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  vga_layout/g_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X5Y28          FDRE                                         r  vga_layout/g_out_reg[3]/C
                         clock pessimism              0.564    38.652    
                         clock uncertainty           -0.085    38.567    
    SLICE_X5Y28          FDRE (Setup_fdre_C_R)       -0.429    38.138    vga_layout/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.138    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 30.890    

Slack (MET) :             31.629ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 2.250ns (28.618%)  route 5.612ns (71.382%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.089 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.894    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  vga_layout/hcount_reg[0]/Q
                         net (fo=50, routed)          2.941     2.566    vga_layout/HPos[0]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.690 r  vga_layout/Data_In_reg[3]_i_183/O
                         net (fo=1, routed)           0.000     2.690    vga_layout/Data_In_reg[3]_i_183_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.203 r  vga_layout/Data_In_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.203    vga_layout/Data_In_reg[3]_i_68_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.457 f  vga_layout/Data_In_reg[3]_i_22/CO[0]
                         net (fo=2, routed)           1.182     4.639    vga_layout/screen_writer_layout/Data_In5
    SLICE_X8Y26          LUT4 (Prop_lut4_I3_O)        0.389     5.028 f  vga_layout/r_out[1]_i_8/O
                         net (fo=1, routed)           0.469     5.497    vga_layout/r_out[1]_i_8_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I3_O)        0.328     5.825 f  vga_layout/r_out[1]_i_3/O
                         net (fo=3, routed)           1.020     6.845    vga_layout/r_out[1]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  vga_layout/b_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.969    vga_layout/b_out[1]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  vga_layout/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          1.505    38.089    vga_layout/clk_pixel
    SLICE_X7Y28          FDRE                                         r  vga_layout/b_out_reg[1]/C
                         clock pessimism              0.564    38.652    
                         clock uncertainty           -0.085    38.567    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    38.598    vga_layout/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                 31.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.583    -0.598    vga_layout/clk_pixel
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_layout/vcount_reg[6]/Q
                         net (fo=33, routed)          0.121    -0.336    vga_layout/Q[6]
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.291 r  vga_layout/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    vga_layout/vcount[8]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  vga_layout/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.851    -0.839    vga_layout/clk_pixel
    SLICE_X5Y27          FDRE                                         r  vga_layout/vcount_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091    -0.494    vga_layout/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.583    -0.598    vga_layout/clk_pixel
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_layout/vcount_reg[6]/Q
                         net (fo=33, routed)          0.208    -0.249    vga_layout/Q[6]
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.042    -0.207 r  vga_layout/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_layout/vcount[7]
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.851    -0.839    vga_layout/clk_pixel
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[7]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.107    -0.491    vga_layout/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.187%)  route 0.199ns (48.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.582    -0.599    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vga_layout/hcount_reg[9]/Q
                         net (fo=48, routed)          0.199    -0.236    vga_layout/HPos[9]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  vga_layout/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    vga_layout/hcount[9]_i_2_n_0
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.850    -0.840    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[9]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.478    vga_layout/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.207ns (47.898%)  route 0.225ns (52.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.582    -0.599    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vga_layout/hcount_reg[0]/Q
                         net (fo=50, routed)          0.225    -0.210    vga_layout/HPos[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.043    -0.167 r  vga_layout/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    vga_layout/hcount[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.850    -0.840    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131    -0.468    vga_layout/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.583    -0.598    vga_layout/clk_pixel
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_layout/vcount_reg[6]/Q
                         net (fo=33, routed)          0.208    -0.249    vga_layout/Q[6]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  vga_layout/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    vga_layout/vcount[6]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.851    -0.839    vga_layout/clk_pixel
    SLICE_X4Y27          FDRE                                         r  vga_layout/vcount_reg[6]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.091    -0.507    vga_layout/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.183ns (43.931%)  route 0.234ns (56.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.585    -0.596    vga_layout/clk_pixel
    SLICE_X1Y27          FDRE                                         r  vga_layout/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_layout/hcount_reg[2]/Q
                         net (fo=44, routed)          0.234    -0.222    vga_layout/HPos[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.042    -0.180 r  vga_layout/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_layout/hcount[3]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  vga_layout/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.853    -0.837    vga_layout/clk_pixel
    SLICE_X1Y27          FDRE                                         r  vga_layout/hcount_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.489    vga_layout/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.138%)  route 0.225ns (51.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.582    -0.599    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vga_layout/hcount_reg[0]/Q
                         net (fo=50, routed)          0.225    -0.210    vga_layout/HPos[0]
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.045    -0.165 r  vga_layout/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    vga_layout/hcount[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.850    -0.840    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121    -0.478    vga_layout/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.138%)  route 0.225ns (51.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.582    -0.599    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  vga_layout/hcount_reg[0]/Q
                         net (fo=50, routed)          0.225    -0.210    vga_layout/HPos[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.045    -0.165 r  vga_layout/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    vga_layout/hcount[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.850    -0.840    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120    -0.479    vga_layout/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.239%)  route 0.234ns (55.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.583    -0.598    vga_layout/clk_pixel
    SLICE_X3Y26          FDRE                                         r  vga_layout/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_layout/vcount_reg[2]/Q
                         net (fo=35, routed)          0.234    -0.223    vga_layout/Q[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  vga_layout/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_layout/vcount[4]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  vga_layout/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.851    -0.839    vga_layout/clk_pixel
    SLICE_X1Y26          FDRE                                         r  vga_layout/vcount_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091    -0.494    vga_layout/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.477%)  route 0.392ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.582    -0.599    vga_layout/clk_pixel
    SLICE_X2Y24          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vga_layout/hcount_reg[0]/Q
                         net (fo=50, routed)          0.392    -0.043    screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y9          RAMB18E1                                     r  screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=38, routed)          0.866    -0.823    screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.366    screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y8      screen_writer_layout/block_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y8      screen_writer_layout/block_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y9      screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y9      screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y0    clock_layout/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X0Y34      vga_layout/g_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X0Y34      vga_layout/g_out_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X5Y28      vga_layout/g_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X2Y24      vga_layout/hcount_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y34      vga_layout/g_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y34      vga_layout/g_out_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X9Y23      vga_layout/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X9Y23      vga_layout/hcount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y34      vga_layout/g_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y34      vga_layout/g_out_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X5Y28      vga_layout/g_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X5Y28      vga_layout/g_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y24      vga_layout/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y27      vga_layout/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y27      vga_layout/hcount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_layout/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT



