INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
WARNING: [VRFC 10-756] identifier CLK_400M_BUFG is used before its declaration [F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
