# vsim -c -do "run.do" work.mpsoc_noc_testbench 
# Start time: 14:42:47 on Apr 13,2020
# Loading sv_std.std
# Loading work.mpsoc_noc_testbench
# Loading work.noc_mesh3d
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mpsoc_noc_pkg(body)
# Loading work.noc_vchannel_mux(rtl)
# Loading work.arb_rr(rtl)
# Loading work.noc_router(rtl)
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[0]/ydir[0]/xdir[0]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# Loading ieee.math_real(body)
# Loading work.noc_router_input(rtl)
# Loading work.noc_buffer(rtl)
# Loading work.noc_router_lookup(rtl)
# Loading work.noc_router_lookup_slice(rtl)
# Loading work.noc_router_output(rtl)
# Loading work.noc_mux(rtl)
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[0]/ydir[0]/xdir[1]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[0]/ydir[1]/xdir[0]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[0]/ydir[1]/xdir[1]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[1]/ydir[0]/xdir[0]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[1]/ydir[0]/xdir[1]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[1]/ydir[1]/xdir[0]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# ** Error: (vsim-3051) VHDL generic 'ROUTES' is the wrong type for the associated Verilog parameter.
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_noc_testbench/mesh/zdir[1]/ydir[1]/xdir[1]/genblk1/u_router File: ../../../../rtl/vhdl/router/noc_router.vhd
# Error loading design
# End time: 14:42:47 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
