// Library - ENGLAB_12111, Cell - Board, View - schematic
// LAST TIME SAVED: Sep 20 12:22:51 2013
// NETLIST TIME: Nov  7 16:03:30 2013
`timescale 1ns / 10ps 

module Board ( Clk_1Hz, Clk_1MHz, Clk_1kHz, Clk_10Hz, Clk_50MHz,
     Clk_100Hz, Key_row1, Key_row2, Key_row3, Key_row4, Bargraph,
     Digit0, Digit1, Digit2, Digit3, Digit4, Digit5, Display_en,
     Traffic_lights );

output  Clk_1Hz, Clk_1MHz, Clk_1kHz, Clk_10Hz, Clk_50MHz, Clk_100Hz;


output [7:0]  Key_row2;
output [7:0]  Key_row3;
output [7:0]  Key_row4;
output [7:0]  Key_row1;

input [7:0]  Digit4;
input [7:0]  Bargraph;
input [7:0]  Digit0;
input [5:0]  Traffic_lights;
input [7:0]  Digit2;
input [7:0]  Digit1;
input [7:0]  Digit3;
input [7:0]  Digit5;
input [5:0]  Display_en;

// Buses in the design

wire  [0:7]  net42;

wire  [5:0]  TL;

wire  [2:0]  Seg_En_R;

wire  [7:0]  Segs_L;

wire  [7:0]  Segs_R;

wire  [2:0]  Seg_En_L;


specify 
    specparam CDS_LIBNAME  = "ENGLAB_12111";
    specparam CDS_CELLNAME = "Board";
    specparam CDS_VIEWNAME = "schematic";
endspecify

Sevenseg_R I4 ( Segs_R[7], Seg_En_R[0], Seg_En_R[1], Seg_En_R[2],
     Segs_R[0], Segs_R[1], Segs_R[2], Segs_R[3], Segs_R[4], Segs_R[5],
     Segs_R[6]);
display_scan I6 ( Clk_1kHz, Display_en[5:0], Digit5[7:0], Digit4[7:0],
     Digit3[7:0], Digit2[7:0], Digit1[7:0], Digit0[7:0], Seg_En_L[2:0],
     Seg_En_R[2:0], Segs_L[7:0], Segs_R[7:0]);
Sevenseg_L I3 ( Segs_L[7], Seg_En_L[0], Seg_En_L[1], Seg_En_L[2],
     Segs_L[0], Segs_L[1], Segs_L[2], Segs_L[3], Segs_L[4], Segs_L[5],
     Segs_L[6]);
Keyboard I2 ( Key_row1[7:0], Key_row2[7:0], Key_row3[7:0],
     Key_row4[7:0], Clk_1kHz);
Clocks I1 ( Clk_1Hz, Clk_1MHz, Clk_1kHz, Clk_10Hz, Clk_50MHz,
     Clk_100Hz);
Bargraph I0 ( net42[0:7]);
Traffic_lights I5 ( TL[4], TL[3], TL[5], TL[1], TL[0], TL[2]);
INV  I9[7:0] ( .O(net42[0:7]), .I(Bargraph[7:0]));
INV  I10[5:0] ( .O(TL[5:0]), .I(Traffic_lights[5:0]));

endmodule
