
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: /home/athieka/gowin/SynplifyPro
OS: Ubuntu 16.04.6 LTS
Hostname: gowin-vm
max virtual memory: unlimited (bytes)
max user processes: 15449
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Sun Sep 22 22:24:45 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                           Requested     Requested     Clock        Clock                     Clock
Level     Clock                           Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
0 -       System                          100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                  
0 -       PLL0|clkout_inferred_clock      73.9 MHz      13.530        inferred     Autoconstr_clkgroup_1     158  
                                                                                                                  
0 -       PLL0|clkoutd_inferred_clock     69.7 MHz      14.350        inferred     Autoconstr_clkgroup_0     82   
==================================================================================================================


Clock Load Summary
******************

                                Clock     Source                         Clock Pin                   Non-clock Pin     Non-clock Pin                          
Clock                           Load      Pin                            Seq Example                 Seq Example       Comb Example                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          0         -                              -                           -                 -                                      
                                                                                                                                                              
PLL0|clkout_inferred_clock      158       pll0.pll_inst.CLKOUT(PLL)      psram64.cur_line[9:0].C     -                 psram64.psram_gated.un1_clkin.I[0](inv)
                                                                                                                                                              
PLL0|clkoutd_inferred_clock     82        pll0.pll_inst.CLKOUTD(PLL)     LCD_DEN.C                   -                 LCD_PCLK.I[0](inv)                     
==============================================================================================================================================================
