# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/jcwit/Desktop/MEDTH/reloj/modelsim/reloj.mpf
# Loading project reloj
vsim work.test_estimulos_reloj
# vsim work.test_estimulos_reloj 
# Start time: 17:57:27 on Feb 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pack_test_reloj(body)
# Loading work.test_estimulos_reloj(test)
quit -sim
# End time: 17:58:55 on Feb 24,2021, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
vsim work.test_reloj
# vsim work.test_reloj 
# Start time: 17:58:58 on Feb 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pack_test_reloj(body)
# Loading work.test_reloj(test)
# Loading work.reloj(estructural)
# Loading work.ctrl_reloj(rtl)
# Loading work.cnt_reloj(estructural)
# Loading work.cnt_seg(rtl)
# Loading work.cnt_min(rtl)
# Loading work.cnt_horas(rtl)
# Loading work.test_estimulos_reloj(test)
# Loading work.test_monitor_reloj(test)
add wave sim:/test_reloj/dut/*
do C:/Users/jcwit/Desktop/MEDTH/reloj/modelsim/wave_reloj.do
# End time: 18:01:39 on Feb 24,2021, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
