****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:32:22 2019
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of HCLK (mode mode_norm.slow.RCmax) at root pin HCLK:
(0) HCLK [in Port] [Location (42.50, 77.55)] [Net: HCLK] [Fanout: 1] 
 (1) cts_inv_294214585:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (44.67, 74.50)] [Net: ctsbuf_net_22410481] [Fanout: 2] 
  (2) cts_inv_293014573:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.19, 65.28)] [Net: ctsbuf_net_22110478] [Fanout: 2] 
   (3) ctobgt_inst_16172:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.18, 66.82)] [Net: ctobgt_2] [Fanout: 1] 
    (4) cts_inv_292114564:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.13, 63.74)] [Net: ctsbuf_net_21910476] [Fanout: 1] 
     (5) cts_inv_290814551:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.97, 68.35)] [Net: ctsbuf_net_21610473] [Fanout: 2] 
      (6) cts_inv_283914482:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 76.03)] [Net: ctsbuf_net_20010457] [Fanout: 1] 
       (7) cts_inv_277314416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (59.52, 76.03)] [Net: ctsbuf_net_18610443] [Fanout: 1] 
        (8) cts_inv_274814391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (62.72, 71.42)] [Net: ctsbuf_net_18010437] [Fanout: 1] 
         (9) cts_inv_272514368:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (67.58, 71.42)] [Net: ctsbuf_net_17610433] [Fanout: 1] 
          (10) cts_inv_270114344:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (67.20, 76.03)] [Net: ctsbuf_net_17110428] [Fanout: 1] 
           (11) cto_buf_drc_15232:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (68.35, 76.03)] [Net: cts82] [Fanout: 3] 
            (12) cto_buf_drc_15347:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (70.91, 72.96)] [Net: cts176] [Fanout: 1] 
             (13) cts_inv_254814191:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (69.50, 69.89)] [Net: ctsbuf_net_14010397] [Fanout: 22] 
              (14) u_logic_Oar2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.57, 69.48)] [SINK PIN] 
              (14) u_logic_Yvb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.15)] [SINK PIN] 
              (14) u_logic_Zqb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.62, 64.87)] [SINK PIN] 
              (14) u_logic_C7f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.19, 64.87)] [SINK PIN] 
              (14) u_logic_W5c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.98, 65.68)] [SINK PIN] 
              (14) u_logic_Rnb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.37, 67.22)] [SINK PIN] 
              (14) u_logic_Y9l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.30, 67.95)] [SINK PIN] 
              (14) u_logic_Q0f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.79, 69.48)] [SINK PIN] 
              (14) u_logic_I6h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.55, 73.36)] [SINK PIN] 
              (14) u_logic_Q4h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.75, 73.36)] [SINK PIN] 
              (14) u_logic_Wuq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.64, 70.29)] [SINK PIN] 
              (14) u_logic_Etq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.28, 71.02)] [SINK PIN] 
              (14) u_logic_Rym2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.69, 72.55)] [SINK PIN] 
              (14) u_logic_Lul2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.24, 71.02)] [SINK PIN] 
              (14) u_logic_T8f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.40, 64.15)] [SINK PIN] 
              (14) u_logic_Qsb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.60, 69.48)] [SINK PIN] 
              (14) u_logic_O2c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 74.09)] [SINK PIN] 
              (14) u_logic_Vac3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.35, 66.41)] [SINK PIN] 
              (14) u_logic_F4c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.49, 72.55)] [SINK PIN] 
              (14) u_logic_W8r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 71.83)] [SINK PIN] 
              (14) u_logic_X0c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.42, 67.22)] [SINK PIN] 
              (14) u_logic_Gzb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.74, 68.76)] [SINK PIN] 
            (12) cto_buf_drc_15308:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (75.58, 66.82)] [Net: cts155] [Fanout: 1] 
             (13) cts_inv_263614279:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (74.88, 60.67)] [Net: ctsbuf_net_15510412] [Fanout: 3] 
              (14) u_logic_clk_gate_B1a3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (60.67, 60.67)] [Net: u_logic_clk_gate_B1a3z4_reg/ENCLK] [ICG] [Fanout: 1] 
               (15) cto_buf_drc_15676:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (61.76, 60.67)] [Net: cts3] [Fanout: 2] 
                (16) cto_buf_drc_15320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (62.02, 62.21)] [Net: cts160] [Fanout: 10] 
                 (17) u_logic_Tna3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.54, 58.73)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ztc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 55.66)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Lee3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 64.87)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_H2f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.41, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ylc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Dpc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.88, 64.15)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Bec3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 56.47)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Vve3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.31, 63.34)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_D4g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.36, 64.87)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Tqc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 63.34)] [BALANCE PIN] [Offset values] 
                (16) cto_buf_drc_15319:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (62.40, 60.67)] [Net: cts159] [Fanout: 10] 
                 (17) u_logic_S5b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.94, 59.54)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Qfc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.94, 57.19)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jkc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.43, 61.80)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Uic3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.14, 56.47)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Fhc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 55.66)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Mcc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.43, 61.08)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jsc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.82, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nnc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.26, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_B1a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_P2a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 63.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_L8m2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (68.42, 56.06)] [Net: u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297] [ICG] [Fanout: 1] 
               (15) u_logic_clk_gate_L8m2z4_reg/cto_buf_drc_15321:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (69.50, 56.06)] [Net: u_logic_clk_gate_L8m2z4_reg/p_abuf0] [Fanout: 3] 
                (16) u_logic_clk_gate_L8m2z4_reg/cts_buf_168513328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (68.03, 57.60)] [Net: u_logic_clk_gate_L8m2z4_reg/ENCLK] [Fanout: 22] 
                 (17) u_logic_Kxe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 57.21)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jca3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 52.60)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Cma3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 51.85)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Bge3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 52.60)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Qfa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 53.38)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Wia3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 63.35)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nfb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 61.82)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_D4a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.48, 54.92)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J7b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 61.82)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_U5a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.86, 62.60)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Aea3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 54.92)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ieh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Taa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 60.28)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Gha3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.89, 60.28)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_I1h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Mka3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 59.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Xyn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_W3f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 59.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_L7a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 55.67)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_B2i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 50.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_T5g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 54.92)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_C9a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 51.06)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Gdo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 47.24)] [BALANCE PIN] [Offset values] 
                (16) u_logic_L8m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 47.99)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_O0o2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (69.63, 54.53)] [Net: u_logic_clk_gate_O0o2z4_reg/cts0] [ICG] [Fanout: 1] 
               (15) u_logic_clk_gate_O0o2z4_reg/cto_buf_drc_15322:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (70.91, 54.53)] [Net: u_logic_clk_gate_O0o2z4_reg/ENCLK] [Fanout: 24] 
                (16) u_logic_Ogo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 51.06)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Xeo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 49.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_O0o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 51.06)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Iua3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 57.21)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Gza3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 59.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Uei3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.70, 54.92)] [BALANCE PIN] [Offset values] 
                (16) u_logic_F2o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 56.46)] [BALANCE PIN] [Offset values] 
                (16) u_logic_C4b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 55.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_M2b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 57.21)] [BALANCE PIN] [Offset values] 
                (16) u_logic_W0b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.30, 58.74)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Qxa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.30, 55.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Z8b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.93, 59.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Dhb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.36, 57.99)] [BALANCE PIN] [Offset values] 
                (16) u_logic_She3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 54.14)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Aze3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 58.74)] [BALANCE PIN] [Offset values] 
                (16) u_logic_M5f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 57.99)] [BALANCE PIN] [Offset values] 
                (16) u_logic_K7g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 54.92)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ara3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 51.85)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Rsa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.54, 53.38)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Zva3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 55.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Z2h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 49.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Jpa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 50.31)] [BALANCE PIN] [Offset values] 
                (16) u_logic_S3i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.51, 52.60)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ddi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 54.92)] [BALANCE PIN] [Offset values] 
            (12) cts_inv_263914282:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (67.20, 68.35)] [Net: ctsbuf_net_15810415] [Fanout: 2] 
             (13) cts_inv_256514208:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (63.36, 71.42)] [Net: ctsbuf_net_14310400] [Fanout: 1] 
              (14) cts_inv_254714190:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (63.87, 63.74)] [Net: ctsbuf_net_13910396] [Fanout: 12] 
               (15) u_logic_Hub3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.77, 66.41)] [SINK PIN] 
               (15) u_logic_Ypi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.41, 50.32)] [SINK PIN] 
               (15) u_logic_K3l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.10, 53.40)] [SINK PIN] 
               (15) u_logic_Pxb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.62, 60.27)] [SINK PIN] 
               (15) u_logic_Ipb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.13, 60.27)] [SINK PIN] 
               (15) u_logic_Gxk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.59, 61.08)] [SINK PIN] 
               (15) u_logic_V3o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.18, 59.54)] [SINK PIN] 
               (15) u_logic_N7c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.74, 63.34)] [SINK PIN] 
               (15) u_logic_E9c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.34, 67.95)] [SINK PIN] 
               (15) u_logic_Jje3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.50, 64.87)] [SINK PIN] 
               (15) u_logic_Qnn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 67.22)] [SINK PIN] 
               (15) u_logic_Ble3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.02, 66.41)] [SINK PIN] 
             (13) u_logic_clk_gate_R0t2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (60.86, 57.60)] [Net: u_logic_clk_gate_R0t2z4_reg/ENCLK] [ICG] [Fanout: 3] 
              (14) u_logic_Adt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.16, 60.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_R0t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.20, 54.93)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Mbt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 59.54)] [BALANCE PIN] [Offset values] 
      (6) cts_inv_284014483:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (48.58, 76.03)] [Net: ctsbuf_net_20110458] [Fanout: 2] 
       (7) cts_inv_272614369:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 60.67)] [Net: ctsbuf_net_17710434] [Fanout: 1] 
        (8) cts_inv_270014343:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (48.00, 56.06)] [Net: ctsbuf_net_17010427] [Fanout: 2] 
         (9) ctobgt_inst_16171:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (57.15, 43.78)] [Net: ctobgt_1] [Fanout: 1] 
          (10) cts_inv_267914322:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.10, 43.78)] [Net: ctsbuf_net_16510422] [Fanout: 2] 
           (11) clk_gate_u_logic_Omk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (58.75, 45.31)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387] [ICG] [Fanout: 1] 
            (12) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15298:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (58.62, 46.85)] [Net: clk_gate_u_logic_Omk2z4_reg/cts0] [Fanout: 2] 
             (13) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (58.37, 51.46)] [Net: clk_gate_u_logic_Omk2z4_reg/cts1] [Fanout: 1] 
              (14) clk_gate_u_logic_Omk2z4_reg/cts_inv_245214095:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 49.92)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13310390] [Fanout: 1] 
               (15) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15407:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (54.27, 48.38)] [Net: clk_gate_u_logic_Omk2z4_reg/cts2] [Fanout: 1] 
                (16) clk_gate_u_logic_Omk2z4_reg/cts_inv_244314086:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (51.78, 46.85)] [Net: clk_gate_u_logic_Omk2z4_reg/p_abuf0] [Fanout: 15] 
                 (17) u_logic_Omk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.95, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Fcj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.78, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_V4d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 41.85)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Vvx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.70, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Xsx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jex2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 41.85)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ycx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.14, 42.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nbx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.58, 42.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Cax2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 43.38)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_R8x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 46.46)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G7x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J4x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.31, 47.24)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Xyk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 47.99)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jux2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J0l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 50.31)] [BALANCE PIN] [Offset values] 
             (13) clk_gate_u_logic_Omk2z4_reg/cts_inv_245114094:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (63.36, 45.31)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13210389] [Fanout: 1] 
              (14) clk_gate_u_logic_Omk2z4_reg/cts_inv_244214085:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (68.74, 43.78)] [Net: clk_gate_u_logic_Omk2z4_reg/ENCLK] [Fanout: 16] 
               (15) u_logic_Rix2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 44.92)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Bnx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 38.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Plx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zjq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B9g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 40.31)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Jwf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 41.10)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Foe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 42.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zpx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 47.99)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Lrx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 47.24)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ufx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 46.46)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fhx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 45.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dkx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.95, 42.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tme3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 43.38)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gmd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 46.46)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Nox2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.34, 45.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kaf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.42, 45.70)] [BALANCE PIN] [Offset values] 
           (11) clk_gate_u_logic_V1l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (53.70, 34.56)] [Net: clk_gate_u_logic_V1l2z4_reg/ENCLK] [ICG] [Fanout: 2] 
            (12) ctobgt_inst_16170:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.92, 37.63)] [Net: ctobgt_0] [Fanout: 1] 
             (13) cto_buf_drc_15299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (55.87, 34.56)] [Net: cts147] [Fanout: 1] 
              (14) cto_buf_drc_15303:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (48.45, 34.56)] [Net: cts151] [Fanout: 8] 
               (15) u_logic_Cqo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 31.88)] [BALANCE PIN] [Offset values] 
               (15) cto_buf_drc_15304:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (41.66, 36.10)] [Net: cts152] [Fanout: 6] 
                (16) u_logic_Efp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 34.17)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Iwp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 36.49)] [BALANCE PIN] [Offset values] 
                (16) u_logic_U4z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.00, 38.02)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Jw93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 38.02)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Xx93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 37.24)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ovc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_V1l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 34.17)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rhi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ohh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.62, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_G1s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.82, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_I793z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.90, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U593z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.10, 31.88)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (55.23, 34.56)] [Net: cts148] [Fanout: 1] 
             (13) cto_buf_drc_15302:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (62.27, 33.02)] [Net: cts150] [Fanout: 13] 
              (14) u_logic_Hak2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Llq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zfh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Q7j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Lgi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_S8k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.92, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Dkr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.65, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Slr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.63, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ym93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_H4p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_W5p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L7p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tzg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.40, 30.34)] [BALANCE PIN] [Offset values] 
         (9) cto_buf_drc_15306:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.14, 51.46)] [Net: cts154] [Fanout: 1] 
          (10) cts_inv_263714280:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 48.38)] [Net: ctsbuf_net_15610413] [Fanout: 1] 
           (11) cto_buf_drc_15311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 46.85)] [Net: cts156] [Fanout: 1] 
            (12) cts_inv_261314256:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 45.31)] [Net: ctsbuf_net_15110408] [Fanout: 1] 
             (13) cts_inv_259414237:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 43.78)] [Net: ctsbuf_net_14610403] [Fanout: 6] 
              (14) u_logic_Npk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 45.72)] [SINK PIN] 
              (14) u_logic_clk_gate_Rni2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 40.70)] [Net: u_logic_clk_gate_Rni2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_Wzy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 41.85)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rni2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 38.78)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Sjj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fgm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 41.85)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_Svk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (16.90, 39.17)] [Net: u_logic_clk_gate_Svk2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_H3d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.26, 38.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Svk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yaz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 38.78)] [BALANCE PIN] [Offset values] 
               (15) u_logic_T1d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.83, 38.78)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_Fzl2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 42.24)] [Net: u_logic_clk_gate_Fzl2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_Uup2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 43.38)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qzq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.58, 42.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fzl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 41.85)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zcn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 43.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nsk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
              (14) u_logic_Emi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.13, 46.44)] [SINK PIN] 
       (7) cts_inv_282114464:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.77, 76.03)] [Net: ctsbuf_net_19610453] [Fanout: 1] 
        (8) cts_inv_279614439:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (44.16, 69.89)] [Net: ctsbuf_net_19010447] [Fanout: 1] 
         (9) cts_inv_277214415:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 63.74)] [Net: ctsbuf_net_18510442] [Fanout: 2] 
          (10) u_logic_clk_gate_J6i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (40.96, 51.46)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_J6i2z4_reg/cto_buf_drc_14652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.05, 51.46)] [Net: u_logic_clk_gate_J6i2z4_reg/cts0] [Fanout: 3] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_241514058:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (41.98, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_12610383] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cto_buf_drc_15307:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (53.06, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/cts1] [Fanout: 1] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_237914022:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 48.38)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11710374] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_236514008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (59.84, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11310370] [Fanout: 1] 
                (16) u_logic_clk_gate_J6i2z4_reg/cts_inv_234613989:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (63.49, 43.78)] [Net: u_logic_clk_gate_J6i2z4_reg/ENCLK] [Fanout: 9] 
                 (17) u_logic_J6i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.57, 50.32)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Y8q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 32.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J7q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 33.42)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Szr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 32.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_B6j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 34.95)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Rkd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 34.17)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Wce3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 34.95)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Y9t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.26, 52.59)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ffs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.80, 51.86)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_239314036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 56.06)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_12110378] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cts_inv_238014023:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 62.21)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11810375] [Fanout: 2] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236614009:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 65.28)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11410371] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234813991:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (36.35, 63.74)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf1] [Fanout: 20] 
                (16) u_logic_Vaw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 65.68)] [BALANCE PIN] [Offset values] 
                (16) u_logic_O5t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.42, 60.28)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Wai2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 58.74)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Pet2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 59.54)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ark2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 64.15)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Z7i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 59.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Y6t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 67.22)] [BALANCE PIN] [Offset values] 
                (16) u_logic_L8t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 64.87)] [BALANCE PIN] [Offset values] 
                (16) u_logic_S4w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 65.68)] [BALANCE PIN] [Offset values] 
                (16) u_logic_C3w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 59.54)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Wxp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 60.27)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Aii3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 68.76)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Jcw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 69.50)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Tyx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 65.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_G9w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 66.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Hxx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 64.89)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Rbi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 64.89)] [BALANCE PIN] [Offset values] 
                (16) u_logic_U5x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 64.87)] [BALANCE PIN] [Offset values] 
                (16) u_logic_I6w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 64.15)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Thm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 62.61)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236714010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 60.67)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11510372] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234913992:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf2] [Fanout: 7] 
                (16) u_logic_Gci2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 46.46)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Zei2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Idk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Mjl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.34, 54.12)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Lz93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 54.93)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Kop2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 54.12)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Igi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 47.24)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_239114034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11910376] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cts_inv_237814021:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 48.38)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11610373] [Fanout: 1] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236414007:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (24.96, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11210369] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234713990:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (22.46, 43.78)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf0] [Fanout: 9] 
                (16) u_logic_Tki2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 44.91)] [BALANCE PIN] [Offset values] 
                (16) cto_buf_drc_15681:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (21.57, 43.78)] [Net: cts17] [Fanout: 9] 
                 (17) u_logic_Auk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 40.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Fij2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 44.91)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Sgj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 44.91)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nen2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.98)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_M1j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 38.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G6d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 47.24)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_I2t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 40.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_W7z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 40.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_K1z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 39.56)] [BALANCE PIN] [Offset values] 
                (16) u_logic_C3z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 43.38)] [BALANCE PIN] [Offset values] 
                (16) u_logic_K9z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 41.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_I6z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 40.31)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Cyq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 41.85)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Pdi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 44.17)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ffj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 44.18)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Aok2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 45.72)] [BALANCE PIN] [Offset values] 
          (10) cts_inv_274914392:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 60.67)] [Net: ctsbuf_net_18110438] [Fanout: 1] 
           (11) cts_inv_272414367:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 52.99)] [Net: ctsbuf_net_17510432] [Fanout: 1] 
            (12) cts_inv_270214345:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.32, 45.31)] [Net: ctsbuf_net_17210429] [Fanout: 1] 
             (13) cts_inv_268214325:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 68.35)] [Net: ctsbuf_net_16810425] [Fanout: 2] 
              (14) cts_inv_261614259:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (43.07, 76.03)] [Net: ctsbuf_net_15410411] [Fanout: 2] 
               (15) cts_inv_259714240:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (48.13, 76.03)] [Net: ctsbuf_net_14910406] [Fanout: 6] 
                (16) u_logic_clk_gate_T7d3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.87, 74.50)] [Net: u_logic_clk_gate_T7d3z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (59.14, 74.50)] [Net: cts162] [Fanout: 4] 
                  (18) u_logic_Pcd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.42, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_J9d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.67, 72.55)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Zad3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.30, 72.55)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_T7d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.49, 71.02)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15332:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.28, 76.03)] [Net: cts161] [Fanout: 4] 
                  (18) u_logic_Fed3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.61, 75.63)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Vfd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.40, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lhd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.85, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bjd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 74.09)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Uqi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.14, 71.42)] [Net: u_logic_clk_gate_Uqi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_X9n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 71.02)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Uqi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 69.48)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Aqp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.76, 70.29)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Qrp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 72.55)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Z4l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.33, 76.03)] [Net: u_logic_clk_gate_Z4l2z4_reg/ENCLK] [ICG] [Fanout: 5] 
                 (17) u_logic_Z4l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.64, 74.09)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15335:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (61.25, 76.03)] [Net: cts164] [Fanout: 4] 
                  (18) u_logic_Axm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Xdb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.19, 75.63)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bmb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.51, 76.44)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Usl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 74.90)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G8n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.02, 74.90)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_H8l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.85, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Q6l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.10, 76.44)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Bdm2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (38.53, 74.50)] [Net: u_logic_clk_gate_Bdm2z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15337:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.25, 74.50)] [Net: cts166] [Fanout: 6] 
                  (18) u_logic_Qcy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 76.42)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_W4y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 71.03)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_K6y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.29, 72.57)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Y7y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.16, 74.10)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_M9y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 75.64)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bby2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 74.89)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15336:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.62, 76.03)] [Net: cts165] [Fanout: 5] 
                  (18) u_logic_Ufy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 71.82)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bdm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 75.64)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_T1y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 71.03)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_I3y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 71.03)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Fey2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.21, 74.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Vgs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (57.73, 76.03)] [Net: u_logic_clk_gate_Vgs2z4_reg/ENCLK] [ICG] [Fanout: 1] 
                 (17) cto_buf_drc_15338:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (58.94, 72.96)] [Net: cts167] [Fanout: 8] 
                  (18) u_logic_Dks2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Uls2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.51, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lns2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Cps2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 74.90)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Pab3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (67.39, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Tib3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.04, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Vgs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.88, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Mis2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.63, 74.90)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Tqs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.30, 76.03)] [Net: u_logic_clk_gate_Tqs2z4_reg/ENCLK] [ICG] [Fanout: 5] 
                 (17) u_logic_Gcb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.87, 74.90)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15339:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (54.59, 76.03)] [Net: cts168] [Fanout: 4] 
                  (18) u_logic_Bus2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.62, 74.90)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Svs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 75.63)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Jxs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.88, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Azs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.72, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Kss2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Tqs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Kkb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 76.44)] [BALANCE PIN] [Offset values] 
               (15) cts_inv_259814241:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.06, 74.50)] [Net: ctsbuf_net_15010407] [Fanout: 4] 
                (16) u_logic_clk_gate_Kyi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (41.47, 69.89)] [Net: u_logic_clk_gate_Kyi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_Kyi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 70.28)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15342:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.50, 71.42)] [Net: cts171] [Fanout: 3] 
                  (18) u_logic_Owq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 68.74)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lbn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 67.96)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Gtp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 69.50)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_F0y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 67.96)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Dwl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 67.21)] [BALANCE PIN] [Offset values] 
                (16) cts_inv_256714210:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 76.03)] [Net: ctsbuf_net_14510402] [Fanout: 1] 
                 (17) cts_inv_254914192:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (42.05, 65.28)] [Net: ctsbuf_net_14110398] [Fanout: 11] 
                  (18) u_logic_U7w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 64.15)] [SINK PIN] 
                  (18) u_logic_Gji2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 61.80)] [SINK PIN] 
                  (18) u_logic_A4t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.19, 62.61)] [SINK PIN] 
                  (18) u_logic_Jhy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 67.22)] [SINK PIN] 
                  (18) u_logic_Ipn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 61.80)] [SINK PIN] 
                  (18) u_logic_Wbk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 62.61)] [SINK PIN] 
                  (18) u_logic_Hzj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.78, 63.34)] [SINK PIN] 
                  (18) u_logic_Nbm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 66.41)] [SINK PIN] 
                  (18) u_logic_Ywi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 64.15)] [SINK PIN] 
                  (18) u_logic_Mvi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 64.87)] [SINK PIN] 
                  (18) u_logic_Uyv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 67.95)] [SINK PIN] 
                (16) clk_gate_u_logic_R1w2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (40.90, 62.21)] [Net: clk_gate_u_logic_R1w2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_Uaj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 63.34)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15344:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.30, 62.21)] [Net: cts173] [Fanout: 3] 
                  (18) u_logic_Trq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 61.80)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Tdp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 62.61)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Cam2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 61.08)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_R1w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.90, 60.28)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G0w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 61.06)] [BALANCE PIN] [Offset values] 
                (16) clk_gate_u_logic_H9i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.10, 72.96)] [Net: clk_gate_u_logic_H9i2z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15346:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (30.34, 72.96)] [Net: cts175] [Fanout: 9] 
                  (18) u_logic_H9i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 74.89)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Qem2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.29, 74.10)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Xly2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 73.35)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lny2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 74.89)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Zoy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.19, 74.10)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Nqy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 72.57)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Dvy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 75.64)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Swy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 74.89)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Hyy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 75.64)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15345:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.82, 72.96)] [Net: cts174] [Fanout: 8] 
                  (18) u_logic_Pty2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 69.50)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Qdj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 69.50)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Yzi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 70.28)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_U2x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 72.57)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Rxl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 71.82)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Viy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 71.82)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Jky2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 68.74)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bsy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 70.28)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_Ydw2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (36.22, 72.96)] [Net: u_logic_clk_gate_Ydw2z4_reg/ENCLK] [ICG] [Fanout: 2] 
               (15) cto_buf_drc_15318:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.63, 72.96)] [Net: cts158] [Fanout: 8] 
                (16) u_logic_Ydw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 69.50)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Mww2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 76.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Itw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 76.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Urw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.36, 72.57)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Sow2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 74.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Enw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 73.35)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ckw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 69.50)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Oiw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 71.03)] [BALANCE PIN] [Offset values] 
               (15) cto_buf_drc_15317:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.95, 72.96)] [Net: cts157] [Fanout: 8] 
                (16) u_logic_Mfw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 71.03)] [BALANCE PIN] [Offset values] 
                (16) u_logic_F1x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 73.35)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Qzw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 75.64)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Byw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 76.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Xuw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 75.64)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Gqw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.13, 74.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Qlw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 74.89)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ahw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 74.10)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15663:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (50.18, 76.03)] [Net: cts179] [Fanout: 1] 
    (4) cts_inv_292014563:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 62.21)] [Net: ctsbuf_net_21810475] [Fanout: 1] 
     (5) cts_inv_290714550:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 56.06)] [Net: ctsbuf_net_21510472] [Fanout: 1] 
      (6) cts_inv_289414537:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 48.38)] [Net: ctsbuf_net_21210469] [Fanout: 1] 
       (7) cts_inv_288114524:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 40.70)] [Net: ctsbuf_net_20910466] [Fanout: 1] 
        (8) cts_inv_283714480:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (42.82, 25.34)] [Net: ctsbuf_net_19810455] [Fanout: 1] 
         (9) cts_inv_281814461:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (39.94, 25.34)] [Net: ctsbuf_net_19310450] [Fanout: 2] 
          (10) u_logic_clk_gate_Kt33z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.02, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.87, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts0] [Fanout: 3] 
            (12) u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.04, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1810275] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (58.82, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/p_abuf1] [Fanout: 11] 
              (14) u_logic_Kig3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.59, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X543z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M743z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.57, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ug43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ji43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yj43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.29, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cn43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 29.56)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ro43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.50, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kt43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Pvd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 29.56)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Eif3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 29.56)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15310:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (41.60, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts1] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cts_inv_97212615:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1710274] [Fanout: 1] 
              (14) u_logic_clk_gate_Kt33z4_reg/cts_inv_95812601:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.82, 23.81)] [Net: u_logic_clk_gate_Kt33z4_reg/ENCLK] [Fanout: 9] 
               (15) u_logic_Sd43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 26.49)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qz43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zu43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cy43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 18.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gq43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 28.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ec43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.15, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ow43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zu33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kt33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 21.88)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Kt33z4_reg/cts_inv_97412617:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.04, 31.49)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1910276] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15405:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.11, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts2] [Fanout: 1] 
              (14) u_logic_clk_gate_Kt33z4_reg/cts_inv_95912602:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (43.26, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/p_abuf0] [Fanout: 12] 
               (15) u_logic_Qa43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gf43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 36.49)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cy33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_E153z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.95, 27.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B943z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.24, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_E143z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.30, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Nl43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qz33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_I443z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.49, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_T243z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Vr43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.73, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ow33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 31.10)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Glj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.46, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Glj2z4_reg/cts_buf_202213665:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.48, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_6510322] [Fanout: 3] 
            (12) u_logic_clk_gate_Glj2z4_reg/cto_buf_drc_15331:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/cts2] [Fanout: 2] 
             (13) u_logic_clk_gate_Glj2z4_reg/ccd_drc_inst_19656:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.52, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ccd_drc_2] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_196113604:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (51.46, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_5110308] [Fanout: 1] 
               (15) u_logic_clk_gate_Glj2z4_reg/cts_inv_194313586:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (51.84, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf2] [Fanout: 7] 
                (16) u_logic_Vmj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 4.23)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Vgq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 4.98)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Wor2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.42, 31.88)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Psn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 32.63)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ccq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.82, 4.23)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Edl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.23)] [BALANCE PIN] [Offset values] 
                (16) u_logic_K2k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 3.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Glj2z4_reg/cts_inv_195913602:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (59.52, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4910306] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_194113584:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (64.90, 11.52)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf0] [Fanout: 9] 
               (15) u_logic_Sog3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 4.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Y6o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.79, 3.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Pap2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.54, 10.38)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Y1n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 3.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_X1e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.89, 6.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Mof3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 13.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Vdr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 14.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Poq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 4.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zxo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.51, 14.98)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Glj2z4_reg/cts_inv_198813631:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.48, 20.74)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_5710314] [Fanout: 1] 
             (13) u_logic_clk_gate_Glj2z4_reg/cts_inv_194213585:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (39.17, 9.98)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf1] [Fanout: 6] 
              (14) u_logic_Gto2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Z8s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 11.91)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ggk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Otr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.70, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Glj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ujo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 5.77)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Glj2z4_reg/cts_inv_200513648:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.13, 25.34)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_6010317] [Fanout: 1] 
             (13) u_logic_clk_gate_Glj2z4_reg/cto_buf_drc_15349:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (22.27, 25.34)] [Net: u_logic_clk_gate_Glj2z4_reg/cts3] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_194013583:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (19.14, 23.81)] [Net: u_logic_clk_gate_Glj2z4_reg/ENCLK] [Fanout: 10] 
               (15) u_logic_S2r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.27, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ejm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dtj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 31.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Mhn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 29.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_H2m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.97, 28.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B1q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qml2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gip2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Wqm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.59, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_I4s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 20.34)] [BALANCE PIN] [Offset values] 
  (2) cts_inv_292914572:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 63.74)] [Net: ctsbuf_net_22010477] [Fanout: 1] 
   (3) cts_inv_291914562:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 56.06)] [Net: ctsbuf_net_21710474] [Fanout: 1] 
    (4) cts_inv_290614549:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 48.38)] [Net: ctsbuf_net_21410471] [Fanout: 1] 
     (5) cts_inv_289314536:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 42.24)] [Net: ctsbuf_net_21110468] [Fanout: 1] 
      (6) cts_inv_288014523:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.32, 37.63)] [Net: ctsbuf_net_20810465] [Fanout: 2] 
       (7) cto_buf_drc_14644:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 34.56)] [Net: cts4] [Fanout: 1] 
        (8) cts_inv_274714390:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (46.02, 26.88)] [Net: ctsbuf_net_17910436] [Fanout: 1] 
         (9) cts_inv_272214365:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (45.50, 25.34)] [Net: ctsbuf_net_17310430] [Fanout: 13] 
          (10) u_logic_clk_gate_Xti2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.07, 19.20)] [Net: u_logic_clk_gate_Xti2z4_reg/p_abuf1] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15245:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (42.94, 17.66)] [Net: cts95] [Fanout: 2] 
            (12) cto_buf_drc_15249:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (47.10, 17.66)] [Net: cts99] [Fanout: 5] 
             (13) u_logic_clk_gate_Xti2z4_reg/cts_buf_220013843:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (44.54, 9.98)] [Net: u_logic_clk_gate_Xti2z4_reg/p_abuf0] [Fanout: 6] 
              (14) u_logic_Nz83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.46, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_R293z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.51, 4.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qyc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 11.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_C193z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cxc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_E0d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 5.77)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_cln_16169:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (52.54, 20.74)] [Net: cts22] [Fanout: 1] 
              (14) buf_drc_cln15251:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (55.81, 17.66)] [Net: cts101] [Fanout: 7] 
               (15) u_logic_Nag3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.34, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Bf93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qg93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 9.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Uj93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 18.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rr93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Snd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Wbf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Md93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.48, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jl93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.02, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (41.47, 17.66)] [Net: u_logic_clk_gate_Xti2z4_reg/ENCLK] [Fanout: 7] 
              (14) u_logic_Xti2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fi93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.94, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cq93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Grl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Uu83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.68, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Jw83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yx83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 6.52)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15253:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.38, 19.20)] [Net: cts103] [Fanout: 6] 
             (13) u_logic_Zkk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 14.20)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15257:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (21.89, 20.74)] [Net: cts107] [Fanout: 5] 
              (14) u_logic_No93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.38, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Unm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yb93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vu93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Txj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 30.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ka93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_W893z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.00, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gt93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_G493z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 13.45)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_X2j2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (50.24, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (49.34, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/p_abuf1] [Fanout: 5] 
            (12) u_logic_clk_gate_X2j2z4_reg/cts_inv_207113714:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.00, 28.42)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_7410331] [Fanout: 1] 
             (13) u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15330:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.50, 22.27)] [Net: u_logic_clk_gate_X2j2z4_reg/cts3] [Fanout: 1] 
              (14) u_logic_clk_gate_X2j2z4_reg/cts_inv_203813681:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (35.78, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/ENCLK] [Fanout: 14] 
               (15) u_logic_Ilp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tse3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qwr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 23.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Okn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 27.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dcs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_J5m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 31.10)] [BALANCE PIN] [Offset values] 
               (15) u_logic_F4q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cll2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 30.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U5r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 27.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rek2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_N8i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ymo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_X2j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.90, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ytm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 20.34)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Hmh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 21.88)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Umi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 21.88)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Z0g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 23.42)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_X2j2z4_reg/cts_inv_205313696:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 25.34)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_7010327] [Fanout: 1] 
             (13) u_logic_clk_gate_X2j2z4_reg/cts_inv_203913682:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (59.58, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/p_abuf0] [Fanout: 9] 
              (14) cto_buf_drc_15679:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (59.97, 23.81)] [Net: cts12] [Fanout: 5] 
               (15) u_logic_Psh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.66, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_O5k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.66, 23.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_C5n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cao2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.58, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U9e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.62, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_D1p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zgr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M4j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Xyh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ebh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.62, 21.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Pwg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.58, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tvn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Igl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.63, 22.66)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Koj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.93, 20.74)] [Net: u_logic_clk_gate_Koj2z4_reg/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_drc_15188:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.74, 20.74)] [Net: cts39] [Fanout: 3] 
            (12) cto_buf_drc_15194:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.89, 17.66)] [Net: cts45] [Fanout: 8] 
             (13) u_logic_Sgp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Koj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kjk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 11.91)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ipm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 11.91)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rro2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Asr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_K7s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_U2s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15191:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.57, 20.74)] [Net: cts42] [Fanout: 4] 
             (13) u_logic_Hnr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_T0m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 37.24)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Yfn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_E1r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.11, 20.34)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15193:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (24.19, 25.34)] [Net: cts44] [Fanout: 4] 
             (13) u_logic_Mzp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Spl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gmm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 33.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fwj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 35.70)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_drc_15177:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.44, 17.66)] [Net: cts28] [Fanout: 2] 
            (12) cto_buf_drc_15184:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (61.44, 17.66)] [Net: cts35] [Fanout: 8] 
             (13) u_logic_Ccg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.21, 4.23)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Orj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J0n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.44, 4.23)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kwo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_A9p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 11.13)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Anq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.81, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gcr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hpd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.95, 9.59)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15180:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (48.83, 17.66)] [Net: cts31] [Fanout: 8] 
             (13) u_logic_Arn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.81, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Zpj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_V0k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 4.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pbl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.50, 5.77)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J5o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 4.23)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fio2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Naq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 4.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gfq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 7.30)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Lpu2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.01, 23.81)] [Net: u_logic_clk_gate_Lpu2z4_reg/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_drc_15208:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (35.39, 20.74)] [Net: cts59] [Fanout: 1] 
            (12) cto_buf_drc_15206:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (29.82, 20.74)] [Net: cts57] [Fanout: 6] 
             (13) cto_buf_drc_15212:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (30.66, 19.20)] [Net: cts63] [Fanout: 4] 
              (14) u_logic_Ohv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 33.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Aru2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hbv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.37, 36.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Arv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 9.59)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15209:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (22.34, 23.81)] [Net: cts60] [Fanout: 5] 
              (14) ccd_drc_inst_19654:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (13.89, 25.34)] [Net: ccd_drc_1] [Fanout: 4] 
               (15) u_logic_Hmv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 25.74)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rvu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Psv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 36.49)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Duu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 35.70)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Psu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_R6v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_F8v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_T9v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.53, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lpu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fxu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.10, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rvv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Duv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.10, 8.06)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_drc_15198:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 23.81)] [Net: cts49] [Fanout: 3] 
            (12) cto_buf_drc_15205:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (62.46, 16.13)] [Net: cts56] [Fanout: 8] 
             (13) u_logic_Dng3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Vcv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.78, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kev2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 5.77)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Zfv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.67, 11.13)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Djv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.58, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lpv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_I0e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Xmf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 15.74)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15196:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (45.31, 25.34)] [Net: cts47] [Fanout: 1] 
             (13) cto_buf_drc_15201:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (46.59, 23.81)] [Net: cts52] [Fanout: 4] 
              (14) u_logic_Skv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.41, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Uyu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.94, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_J0v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Y1v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 8.84)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15200:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (42.50, 25.34)] [Net: cts51] [Fanout: 4] 
             (13) u_logic_Wnv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [BALANCE PIN] [Offset values] 
             (13) u_logic_N3v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 10.38)] [BALANCE PIN] [Offset values] 
             (13) u_logic_C5v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fxv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.42, 10.38)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_T253z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.26, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258] [ICG] [Fanout: 3] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_91212555:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.73, 26.88)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_610263] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cts_inv_89712540:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (48.19, 19.20)] [Net: u_logic_clk_gate_T253z4_reg/p_abuf0] [Fanout: 9] 
             (13) cto_buf_drc_15677:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (48.58, 19.20)] [Net: cts6] [Fanout: 2] 
              (14) u_logic_Ki53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vg53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_T253z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Na53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ay53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gf53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cc53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Na63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rd53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.72, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_E163z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 26.49)] [BALANCE PIN] [Offset values] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_91112554:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_510262] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cts_inv_89812541:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (59.46, 22.27)] [Net: u_logic_clk_gate_T253z4_reg/p_abuf1] [Fanout: 9] 
             (13) u_logic_Wu53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 29.56)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Dq53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Sr53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ht53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.47, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lw53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_T263z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Aud3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 15.74)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pgf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Vgg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.62, 15.74)] [BALANCE PIN] [Offset values] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_92912572:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 29.95)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_910266] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cto_buf_drc_15409:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (33.54, 23.81)] [Net: u_logic_clk_gate_T253z4_reg/cts2] [Fanout: 1] 
             (13) u_logic_clk_gate_T253z4_reg/cts_inv_89612539:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (33.98, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ENCLK] [Fanout: 13] 
              (14) u_logic_Zj53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_I463z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L763z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L753z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 35.70)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Z863z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Po53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 33.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_I453z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Pz53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nl53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Z853z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.62, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X553z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bn53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X563z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 25.74)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Cc63z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (45.95, 23.81)] [Net: u_logic_clk_gate_Cc63z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15215:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts66] [Fanout: 7] 
            (12) cto_buf_drc_15223:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.20, 25.34)] [Net: cts74] [Fanout: 6] 
             (13) u_logic_Gf63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 24.95)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15225:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.20, 28.42)] [Net: cts76] [Fanout: 1] 
              (14) cto_buf_drc_15229:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (33.54, 31.49)] [Net: cts80] [Fanout: 4] 
               (15) u_logic_Ug63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 34.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ii63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yx63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 34.17)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gf73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.81, 38.02)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15230:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.22, 19.20)] [Net: cts81] [Fanout: 8] 
              (14) u_logic_Wu63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cc63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rd63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 11.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wj63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 11.91)] [BALANCE PIN] [Offset values] 
              (14) u_logic_It63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.54, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rd73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 12.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ii73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ug73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_F473z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 28.02)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Y873z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kw63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 21.88)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15216:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.10, 28.42)] [Net: cts67] [Fanout: 1] 
             (13) cto_buf_drc_15219:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.98, 22.27)] [Net: cts70] [Fanout: 1] 
              (14) cto_buf_drc_15221:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (64.58, 19.20)] [Net: cts72] [Fanout: 8] 
               (15) u_logic_Gfg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 7.30)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Mz63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.38, 13.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B173z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.84, 7.30)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Q273z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U573z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cc73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Lsd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 8.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Aff3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 12.66)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15217:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.53, 29.95)] [Net: cts68] [Fanout: 4] 
             (13) u_logic_Na73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.30, 28.02)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Po63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eq63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J773z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 14.20)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Wj73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 13.45)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Tr63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 12.66)] [BALANCE PIN] [Offset values] 
            (12) u_logic_An63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 11.91)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Ll63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 12.66)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Ll73z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.14, 22.27)] [Net: u_logic_clk_gate_Ll73z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (44.35, 23.81)] [Net: cts14] [Fanout: 3] 
            (12) cto_buf_drc_15163:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (43.65, 20.74)] [Net: cts15] [Fanout: 8] 
             (13) u_logic_Wj83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Uu73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.56, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_C183z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ft83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jw73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.89, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Sg83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Nz73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.92, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Yx73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 12.66)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15168:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (37.50, 23.81)] [Net: cts20] [Fanout: 1] 
             (13) cto_buf_drc_15167:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.19, 25.34)] [Net: cts19] [Fanout: 6] 
              (14) cto_buf_drc_15173:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.23, 20.74)] [Net: cts25] [Fanout: 4] 
               (15) u_logic_Dq83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 11.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_An73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 14.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_R283z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_An83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 14.98)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_drc_15174:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (23.68, 26.88)] [Net: cts26] [Fanout: 8] 
               (15) u_logic_Hi83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 28.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rr73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 33.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Po73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_H783z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 33.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Po83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 34.17)] [BALANCE PIN] [Offset values] 
               (15) u_logic_F483z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.43, 18.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_T583z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.11, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dq73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 34.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ft73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ll73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rr83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Od83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 27.27)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15164:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (55.42, 19.20)] [Net: cts16] [Fanout: 1] 
             (13) cto_buf_drc_15166:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (61.95, 16.13)] [Net: cts18] [Fanout: 8] 
              (14) u_logic_Df83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 21.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wqd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zb83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rdg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.06, 8.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ll83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ka83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 7.30)] [BALANCE PIN] [Offset values] 
              (14) u_logic_V883z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ldf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 17.27)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Bk23z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (47.17, 23.81)] [Net: u_logic_clk_gate_Bk23z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15236:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (48.38, 28.42)] [Net: cts86] [Fanout: 3] 
            (12) cto_buf_drc_15242:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.12, 25.34)] [Net: cts92] [Fanout: 8] 
             (13) u_logic_Mi33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.84, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Bk23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ql23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 15.74)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fn23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hq23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Vr23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.07, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_H133z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hq33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 14.98)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15235:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (50.18, 26.88)] [Net: cts85] [Fanout: 1] 
             (13) cto_buf_drc_15237:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (54.40, 22.27)] [Net: cts87] [Fanout: 12] 
              (14) ccd_drc_inst_19655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (67.33, 20.74)] [Net: ccd_drc_2] [Fanout: 5] 
               (15) u_logic_Zjg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 14.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_A933z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.86, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Pa33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Exd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tjf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.90, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ec33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vr33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_If33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 14.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Sz23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 16.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Dy23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ow23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.74, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zu23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kt23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.67, 16.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bk33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.44, 21.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Td33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L733z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 15.74)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15241:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.66, 28.42)] [Net: cts91] [Fanout: 8] 
             (13) u_logic_Xg33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.73, 28.02)] [BALANCE PIN] [Offset values] 
             (13) u_logic_X533z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 31.10)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ql33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fn33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_To33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_V233z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.36, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J433z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_To23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 31.88)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Sa13z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (47.55, 26.88)] [Net: u_logic_clk_gate_Sa13z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15290:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.14, 31.49)] [Net: cts140] [Fanout: 3] 
            (12) cto_buf_drc_15292:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (54.53, 29.95)] [Net: cts142] [Fanout: 8] 
             (13) u_logic_Olg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.53, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cy13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.50, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rz13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.08, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_G123z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.97, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_K423z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.40, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Sa23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.48, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Tyd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ilf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 28.81)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15289:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (53.76, 28.42)] [Net: cts139] [Fanout: 8] 
             (13) u_logic_V223z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.11, 31.10)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ql13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.30, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fn13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Uo13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.52, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jq13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.09, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Z523z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.73, 24.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Mi23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.32, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_D923z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.76, 26.49)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15294:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (42.11, 31.49)] [Net: cts144] [Fanout: 1] 
             (13) cto_buf_drc_15293:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (37.82, 29.95)] [Net: cts143] [Fanout: 9] 
              (14) u_logic_Sa13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 21.13)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_drc_15295:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (33.34, 29.95)] [Net: cts145] [Fanout: 8] 
               (15) u_logic_O723z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 28.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yg13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 29.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ow13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Hc23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Wd23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yg23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kf23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kf13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 34.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Av13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Mt13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yr13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bk13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.46, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Mi13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wd13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.42, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hc13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 19.59)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Yd03z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.64, 26.88)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Yd03z4_reg/cts_buf_124612889:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (49.79, 29.95)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3710294] [Fanout: 2] 
            (12) u_logic_clk_gate_Yd03z4_reg/cts_inv_121412857:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (55.81, 26.88)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3010287] [Fanout: 2] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_120012843:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 29.95)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf2] [Fanout: 1] 
              (14) u_logic_Tz03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_119912842:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (55.68, 22.27)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf1] [Fanout: 12] 
              (14) ccd_drc_inst_19653:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (59.01, 17.66)] [Net: ccd_drc_0] [Fanout: 4] 
               (15) u_logic_P9h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.03, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Pw03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.57, 14.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_F8e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 14.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Avg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.95, 14.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Skh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fli3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M413z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.78, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wo03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Arh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.31, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ftf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_I113z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.15, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ixh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hn03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.23, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ey03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kzf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.73, 28.02)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Yd03z4_reg/cts_inv_123312876:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.16, 33.02)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3310290] [Fanout: 2] 
             (13) u_logic_clk_gate_Yd03z4_reg/cto_buf_drc_15348:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.45, 20.74)] [Net: u_logic_clk_gate_Yd03z4_reg/cts0] [Fanout: 1] 
              (14) u_logic_clk_gate_Yd03z4_reg/cts_inv_119712840:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (40.32, 22.27)] [Net: u_logic_clk_gate_Yd03z4_reg/ENCLK] [Fanout: 9] 
               (15) u_logic_Zr03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B613z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fre3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Q713z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 23.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_E913z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Sl03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Nf03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Y6i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 14.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yd03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_119812841:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (35.65, 33.02)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf0] [Fanout: 7] 
              (14) u_logic_Ch03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bv03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 37.24)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X213z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 36.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qi03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.68, 35.70)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ek03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.06, 32.63)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nt03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 32.63)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Lq03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 31.10)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Ehz2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.19, 26.88)] [Net: u_logic_clk_gate_Ehz2z4_reg/p_abuf0] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15280:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (50.69, 28.42)] [Net: cts130] [Fanout: 2] 
            (12) cto_buf_drc_15281:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (56.06, 22.27)] [Net: cts131] [Fanout: 6] 
             (13) u_logic_Vzz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.42, 19.59)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15284:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (47.81, 16.13)] [Net: cts134] [Fanout: 5] 
              (14) u_logic_J5i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 13.45)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ehz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tiz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.89, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yoz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rtz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Ehz2z4_reg/cts_buf_136013003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (53.89, 25.34)] [Net: u_logic_clk_gate_Ehz2z4_reg/ENCLK] [Fanout: 12] 
              (14) u_logic_A8h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.57, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qji3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Lph3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.95, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Csz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.57, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Djh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.79, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nqz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_O403z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vxf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.49, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_K103z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.53, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Q6e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.73, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tvh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.21, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qrf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ltg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.53, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_S703z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.58, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Z203z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.96, 27.27)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15285:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.98, 28.42)] [Net: cts135] [Fanout: 1] 
             (13) cto_buf_drc_15287:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (34.18, 28.42)] [Net: cts137] [Fanout: 11] 
              (14) u_logic_D603z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ikz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Knz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 34.17)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hyz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_H903z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wa03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.81, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kc03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.64, 21.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rpe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fvz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.18, 21.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Twz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 29.56)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wlz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 34.95)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Cgt2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.29, 19.20)] [Net: u_logic_clk_gate_Cgt2z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15266:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (47.30, 19.20)] [Net: cts116] [Fanout: 2] 
            (12) cto_buf_drc_15267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (48.96, 14.59)] [Net: cts117] [Fanout: 9] 
             (13) cto_buf_drc_15270:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (52.54, 14.59)] [Net: cts120] [Fanout: 8] 
              (14) u_logic_M3u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 7.30)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hqg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.82, 8.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bqf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 14.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M3e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cgu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_U9u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Q6u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 13.45)] [BALANCE PIN] [Offset values] 
              (14) u_logic_B5u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.98, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wnu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jbu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Tvt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eut2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.43, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pst2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 5.77)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Art2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.06, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lpt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wnt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.15, 8.06)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15272:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.38, 19.20)] [Net: cts122] [Fanout: 2] 
             (13) cto_buf_drc_15275:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (35.39, 16.13)] [Net: cts125] [Fanout: 8] 
              (14) u_logic_F8u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cgt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rht2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ixt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 13.45)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rhu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Imu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Uku2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Neu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 29.56)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15277:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (23.68, 25.34)] [Net: cts127] [Fanout: 8] 
              (14) u_logic_Ycu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Gjt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Imt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Y1u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Gju2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wyt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.86, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_K0u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ukt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.67, 31.10)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_D7k2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.26, 23.81)] [Net: u_logic_clk_gate_D7k2z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15260:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (48.90, 22.27)] [Net: cts110] [Fanout: 9] 
            (12) cto_buf_drc_15262:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (56.83, 25.34)] [Net: cts112] [Fanout: 8] 
             (13) u_logic_M0i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_R6n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_S2p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Oir2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.46, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ibe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.35, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Uuf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.61, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eyg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.47, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Tch3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.45, 18.81)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Ixn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 30.34)] [BALANCE PIN] [Offset values] 
            (12) u_logic_O2g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.12, 28.02)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Joi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 19.59)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Euh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.58, 18.81)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Rbo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 23.42)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Xhl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 16.52)] [BALANCE PIN] [Offset values] 
            (12) u_logic_D7k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.82, 18.81)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15263:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.03, 22.27)] [Net: cts113] [Fanout: 15] 
             (13) u_logic_U5q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_X6m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 31.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Mvm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.82, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cmn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.05, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Noo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eyr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rds2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Mcz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 32.63)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Aez2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 15.74)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pfz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wnh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.89, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cai3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hue3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wmp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 21.13)] [BALANCE PIN] [Offset values] 
             (13) u_logic_I7r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 34.17)] [BALANCE PIN] [Offset values] 
       (7) u_logic_clk_gate_Fpi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.54, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338] [ICG] [Fanout: 1] 
        (8) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.86, 20.74)] [Net: u_logic_clk_gate_Fpi2z4_reg/cts0] [Fanout: 2] 
         (9) u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 28.42)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_10410361] [Fanout: 2] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8910346] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 26.88)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8510342] [Fanout: 1] 
            (12) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 22.27)] [Net: u_logic_clk_gate_Fpi2z4_reg/ENCLK] [Fanout: 10] 
             (13) u_logic_Skm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.67, 29.56)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ruj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 30.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ajn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 29.56)] [BALANCE PIN] [Offset values] 
             (13) u_logic_V3m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Q2q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eol2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_G4r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ksm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.05, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Oas2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ujp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 17.27)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cts_inv_229613939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.35, 25.34)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_10010357] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_228713930:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.00, 22.27)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_9810355] [Fanout: 1] 
            (12) u_logic_clk_gate_Fpi2z4_reg/cts_inv_227813921:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (63.49, 19.20)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_9610353] [Fanout: 2] 
             (13) u_logic_clk_gate_Fpi2z4_reg/cts_inv_224013883:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8710344] [Fanout: 1] 
              (14) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222313866:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (55.68, 14.59)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf2] [Fanout: 5] 
               (15) u_logic_Eun2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Z3k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.59, 8.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tel2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 8.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_N8o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 5.77)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rdq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 8.84)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15323:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (65.79, 20.74)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf0] [Fanout: 8] 
              (14) u_logic_B5e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.62, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_N3n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.71, 4.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wrg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 5.77)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Eqq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ecp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.26, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kfr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 16.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ozo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fpi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 14.20)] [BALANCE PIN] [Offset values] 
         (9) u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (45.63, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8810345] [Fanout: 1] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (43.46, 16.13)] [Net: u_logic_clk_gate_Fpi2z4_reg/cts1] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.26, 14.59)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf1] [Fanout: 9] 
            (12) u_logic_Lqr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Vhk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 13.45)] [BALANCE PIN] [Offset values] 
            (12) u_logic_W5s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 11.91)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Cvr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 11.91)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Isi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 12.66)] [BALANCE PIN] [Offset values] 
            (12) u_logic_F9j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 8.84)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Kiq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.44, 10.38)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Jlo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 10.38)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Vuo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 12.66)] [BALANCE PIN] [Offset values] 

Printing structure of HCLK (mode mode_norm.worst_low.RCmax) at root pin HCLK:
(0) HCLK [in Port] [Location (42.50, 77.55)] [Net: HCLK] [Fanout: 1] 
 (1) cts_inv_294214585:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (44.67, 74.50)] [Net: ctsbuf_net_22410481] [Fanout: 2] 
  (2) cts_inv_293014573:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.19, 65.28)] [Net: ctsbuf_net_22110478] [Fanout: 2] 
   (3) ctobgt_inst_16172:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.18, 66.82)] [Net: ctobgt_2] [Fanout: 1] 
    (4) cts_inv_292114564:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.13, 63.74)] [Net: ctsbuf_net_21910476] [Fanout: 1] 
     (5) cts_inv_290814551:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.97, 68.35)] [Net: ctsbuf_net_21610473] [Fanout: 2] 
      (6) cts_inv_283914482:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 76.03)] [Net: ctsbuf_net_20010457] [Fanout: 1] 
       (7) cts_inv_277314416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (59.52, 76.03)] [Net: ctsbuf_net_18610443] [Fanout: 1] 
        (8) cts_inv_274814391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (62.72, 71.42)] [Net: ctsbuf_net_18010437] [Fanout: 1] 
         (9) cts_inv_272514368:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (67.58, 71.42)] [Net: ctsbuf_net_17610433] [Fanout: 1] 
          (10) cts_inv_270114344:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (67.20, 76.03)] [Net: ctsbuf_net_17110428] [Fanout: 1] 
           (11) cto_buf_drc_15232:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (68.35, 76.03)] [Net: cts82] [Fanout: 3] 
            (12) cto_buf_drc_15347:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (70.91, 72.96)] [Net: cts176] [Fanout: 1] 
             (13) cts_inv_254814191:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (69.50, 69.89)] [Net: ctsbuf_net_14010397] [Fanout: 22] 
              (14) u_logic_Oar2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.57, 69.48)] [SINK PIN] 
              (14) u_logic_Yvb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.15)] [SINK PIN] 
              (14) u_logic_Zqb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.62, 64.87)] [SINK PIN] 
              (14) u_logic_C7f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.19, 64.87)] [SINK PIN] 
              (14) u_logic_W5c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.98, 65.68)] [SINK PIN] 
              (14) u_logic_Rnb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.37, 67.22)] [SINK PIN] 
              (14) u_logic_Y9l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.30, 67.95)] [SINK PIN] 
              (14) u_logic_Q0f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.79, 69.48)] [SINK PIN] 
              (14) u_logic_I6h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.55, 73.36)] [SINK PIN] 
              (14) u_logic_Q4h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.75, 73.36)] [SINK PIN] 
              (14) u_logic_Wuq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.64, 70.29)] [SINK PIN] 
              (14) u_logic_Etq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.28, 71.02)] [SINK PIN] 
              (14) u_logic_Rym2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.69, 72.55)] [SINK PIN] 
              (14) u_logic_Lul2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.24, 71.02)] [SINK PIN] 
              (14) u_logic_T8f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.40, 64.15)] [SINK PIN] 
              (14) u_logic_Qsb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.60, 69.48)] [SINK PIN] 
              (14) u_logic_O2c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 74.09)] [SINK PIN] 
              (14) u_logic_Vac3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.35, 66.41)] [SINK PIN] 
              (14) u_logic_F4c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.49, 72.55)] [SINK PIN] 
              (14) u_logic_W8r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 71.83)] [SINK PIN] 
              (14) u_logic_X0c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.42, 67.22)] [SINK PIN] 
              (14) u_logic_Gzb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.74, 68.76)] [SINK PIN] 
            (12) cto_buf_drc_15308:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (75.58, 66.82)] [Net: cts155] [Fanout: 1] 
             (13) cts_inv_263614279:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (74.88, 60.67)] [Net: ctsbuf_net_15510412] [Fanout: 3] 
              (14) u_logic_clk_gate_B1a3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (60.67, 60.67)] [Net: u_logic_clk_gate_B1a3z4_reg/ENCLK] [ICG] [Fanout: 1] 
               (15) cto_buf_drc_15676:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (61.76, 60.67)] [Net: cts3] [Fanout: 2] 
                (16) cto_buf_drc_15320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (62.02, 62.21)] [Net: cts160] [Fanout: 10] 
                 (17) u_logic_Tna3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.54, 58.73)] [SINK PIN] 
                 (17) u_logic_Ztc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 55.66)] [SINK PIN] 
                 (17) u_logic_Lee3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 64.87)] [SINK PIN] 
                 (17) u_logic_H2f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.41, 62.61)] [SINK PIN] 
                 (17) u_logic_Ylc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 62.61)] [SINK PIN] 
                 (17) u_logic_Dpc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.88, 64.15)] [SINK PIN] 
                 (17) u_logic_Bec3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 56.47)] [SINK PIN] 
                 (17) u_logic_Vve3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.31, 63.34)] [SINK PIN] 
                 (17) u_logic_D4g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.36, 64.87)] [SINK PIN] 
                 (17) u_logic_Tqc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 63.34)] [SINK PIN] 
                (16) cto_buf_drc_15319:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (62.40, 60.67)] [Net: cts159] [Fanout: 10] 
                 (17) u_logic_S5b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.94, 59.54)] [SINK PIN] 
                 (17) u_logic_Qfc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.94, 57.19)] [SINK PIN] 
                 (17) u_logic_Jkc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.43, 61.80)] [SINK PIN] 
                 (17) u_logic_Uic3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.14, 56.47)] [SINK PIN] 
                 (17) u_logic_Fhc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 55.66)] [SINK PIN] 
                 (17) u_logic_Mcc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.43, 61.08)] [SINK PIN] 
                 (17) u_logic_Jsc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.82, 62.61)] [SINK PIN] 
                 (17) u_logic_Nnc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.26, 62.61)] [SINK PIN] 
                 (17) u_logic_B1a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 62.61)] [SINK PIN] 
                 (17) u_logic_P2a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 63.34)] [SINK PIN] 
              (14) u_logic_clk_gate_L8m2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (68.42, 56.06)] [Net: u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297] [ICG] [Fanout: 1] 
               (15) u_logic_clk_gate_L8m2z4_reg/cto_buf_drc_15321:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (69.50, 56.06)] [Net: u_logic_clk_gate_L8m2z4_reg/p_abuf0] [Fanout: 3] 
                (16) u_logic_clk_gate_L8m2z4_reg/cts_buf_168513328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (68.03, 57.60)] [Net: u_logic_clk_gate_L8m2z4_reg/ENCLK] [Fanout: 22] 
                 (17) u_logic_Kxe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 57.21)] [SINK PIN] 
                 (17) u_logic_Jca3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 52.60)] [SINK PIN] 
                 (17) u_logic_Cma3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 51.85)] [SINK PIN] 
                 (17) u_logic_Bge3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 52.60)] [SINK PIN] 
                 (17) u_logic_Qfa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 53.38)] [SINK PIN] 
                 (17) u_logic_Wia3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 63.35)] [SINK PIN] 
                 (17) u_logic_Nfb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 61.82)] [SINK PIN] 
                 (17) u_logic_D4a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.48, 54.92)] [SINK PIN] 
                 (17) u_logic_J7b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 61.82)] [SINK PIN] 
                 (17) u_logic_U5a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.86, 62.60)] [SINK PIN] 
                 (17) u_logic_Aea3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 54.92)] [SINK PIN] 
                 (17) u_logic_Ieh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 49.53)] [SINK PIN] 
                 (17) u_logic_Taa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 60.28)] [SINK PIN] 
                 (17) u_logic_Gha3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.89, 60.28)] [SINK PIN] 
                 (17) u_logic_I1h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 48.78)] [SINK PIN] 
                 (17) u_logic_Mka3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 59.53)] [SINK PIN] 
                 (17) u_logic_Xyn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 49.53)] [SINK PIN] 
                 (17) u_logic_W3f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 59.53)] [SINK PIN] 
                 (17) u_logic_L7a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 55.67)] [SINK PIN] 
                 (17) u_logic_B2i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 50.31)] [SINK PIN] 
                 (17) u_logic_T5g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 54.92)] [SINK PIN] 
                 (17) u_logic_C9a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 51.06)] [SINK PIN] 
                (16) u_logic_Gdo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 47.24)] [SINK PIN] 
                (16) u_logic_L8m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 47.99)] [SINK PIN] 
              (14) u_logic_clk_gate_O0o2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (69.63, 54.53)] [Net: u_logic_clk_gate_O0o2z4_reg/cts0] [ICG] [Fanout: 1] 
               (15) u_logic_clk_gate_O0o2z4_reg/cto_buf_drc_15322:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (70.91, 54.53)] [Net: u_logic_clk_gate_O0o2z4_reg/ENCLK] [Fanout: 24] 
                (16) u_logic_Ogo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 51.06)] [SINK PIN] 
                (16) u_logic_Xeo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 49.53)] [SINK PIN] 
                (16) u_logic_O0o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 51.06)] [SINK PIN] 
                (16) u_logic_Iua3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 57.21)] [SINK PIN] 
                (16) u_logic_Gza3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 59.53)] [SINK PIN] 
                (16) u_logic_Uei3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.70, 54.92)] [SINK PIN] 
                (16) u_logic_F2o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 56.46)] [SINK PIN] 
                (16) u_logic_C4b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 55.67)] [SINK PIN] 
                (16) u_logic_M2b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 57.21)] [SINK PIN] 
                (16) u_logic_W0b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.30, 58.74)] [SINK PIN] 
                (16) u_logic_Qxa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.30, 55.67)] [SINK PIN] 
                (16) u_logic_Z8b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.93, 59.53)] [SINK PIN] 
                (16) u_logic_Dhb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.36, 57.99)] [SINK PIN] 
                (16) u_logic_She3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 54.14)] [SINK PIN] 
                (16) u_logic_Aze3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 58.74)] [SINK PIN] 
                (16) u_logic_M5f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 57.99)] [SINK PIN] 
                (16) u_logic_K7g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 54.92)] [SINK PIN] 
                (16) u_logic_Ara3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 51.85)] [SINK PIN] 
                (16) u_logic_Rsa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.54, 53.38)] [SINK PIN] 
                (16) u_logic_Zva3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 55.67)] [SINK PIN] 
                (16) u_logic_Z2h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 49.53)] [SINK PIN] 
                (16) u_logic_Jpa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 50.31)] [SINK PIN] 
                (16) u_logic_S3i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.51, 52.60)] [SINK PIN] 
                (16) u_logic_Ddi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 54.92)] [SINK PIN] 
            (12) cts_inv_263914282:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (67.20, 68.35)] [Net: ctsbuf_net_15810415] [Fanout: 2] 
             (13) cts_inv_256514208:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (63.36, 71.42)] [Net: ctsbuf_net_14310400] [Fanout: 1] 
              (14) cts_inv_254714190:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (63.87, 63.74)] [Net: ctsbuf_net_13910396] [Fanout: 12] 
               (15) u_logic_Hub3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.77, 66.41)] [SINK PIN] 
               (15) u_logic_Ypi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.41, 50.32)] [SINK PIN] 
               (15) u_logic_K3l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.10, 53.40)] [SINK PIN] 
               (15) u_logic_Pxb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.62, 60.27)] [SINK PIN] 
               (15) u_logic_Ipb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.13, 60.27)] [SINK PIN] 
               (15) u_logic_Gxk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.59, 61.08)] [SINK PIN] 
               (15) u_logic_V3o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.18, 59.54)] [SINK PIN] 
               (15) u_logic_N7c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.74, 63.34)] [SINK PIN] 
               (15) u_logic_E9c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.34, 67.95)] [SINK PIN] 
               (15) u_logic_Jje3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.50, 64.87)] [SINK PIN] 
               (15) u_logic_Qnn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 67.22)] [SINK PIN] 
               (15) u_logic_Ble3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.02, 66.41)] [SINK PIN] 
             (13) u_logic_clk_gate_R0t2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (60.86, 57.60)] [Net: u_logic_clk_gate_R0t2z4_reg/ENCLK] [ICG] [Fanout: 3] 
              (14) u_logic_Adt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.16, 60.27)] [SINK PIN] 
              (14) u_logic_R0t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.20, 54.93)] [SINK PIN] 
              (14) u_logic_Mbt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 59.54)] [SINK PIN] 
      (6) cts_inv_284014483:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (48.58, 76.03)] [Net: ctsbuf_net_20110458] [Fanout: 2] 
       (7) cts_inv_272614369:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 60.67)] [Net: ctsbuf_net_17710434] [Fanout: 1] 
        (8) cts_inv_270014343:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (48.00, 56.06)] [Net: ctsbuf_net_17010427] [Fanout: 2] 
         (9) ctobgt_inst_16171:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (57.15, 43.78)] [Net: ctobgt_1] [Fanout: 1] 
          (10) cts_inv_267914322:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.10, 43.78)] [Net: ctsbuf_net_16510422] [Fanout: 2] 
           (11) clk_gate_u_logic_Omk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (58.75, 45.31)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387] [ICG] [Fanout: 1] 
            (12) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15298:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (58.62, 46.85)] [Net: clk_gate_u_logic_Omk2z4_reg/cts0] [Fanout: 2] 
             (13) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (58.37, 51.46)] [Net: clk_gate_u_logic_Omk2z4_reg/cts1] [Fanout: 1] 
              (14) clk_gate_u_logic_Omk2z4_reg/cts_inv_245214095:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 49.92)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13310390] [Fanout: 1] 
               (15) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15407:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (54.27, 48.38)] [Net: clk_gate_u_logic_Omk2z4_reg/cts2] [Fanout: 1] 
                (16) clk_gate_u_logic_Omk2z4_reg/cts_inv_244314086:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (51.78, 46.85)] [Net: clk_gate_u_logic_Omk2z4_reg/p_abuf0] [Fanout: 15] 
                 (17) u_logic_Omk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.95, 49.53)] [SINK PIN] 
                 (17) u_logic_Fcj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.78, 49.53)] [SINK PIN] 
                 (17) u_logic_V4d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 41.85)] [SINK PIN] 
                 (17) u_logic_Vvx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.70, 48.78)] [SINK PIN] 
                 (17) u_logic_Xsx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 48.78)] [SINK PIN] 
                 (17) u_logic_Jex2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 41.85)] [SINK PIN] 
                 (17) u_logic_Ycx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.14, 42.63)] [SINK PIN] 
                 (17) u_logic_Nbx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.58, 42.63)] [SINK PIN] 
                 (17) u_logic_Cax2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 43.38)] [SINK PIN] 
                 (17) u_logic_R8x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 46.46)] [SINK PIN] 
                 (17) u_logic_G7x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 49.53)] [SINK PIN] 
                 (17) u_logic_J4x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.31, 47.24)] [SINK PIN] 
                 (17) u_logic_Xyk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 47.99)] [SINK PIN] 
                 (17) u_logic_Jux2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 48.78)] [SINK PIN] 
                 (17) u_logic_J0l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 50.31)] [SINK PIN] 
             (13) clk_gate_u_logic_Omk2z4_reg/cts_inv_245114094:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (63.36, 45.31)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13210389] [Fanout: 1] 
              (14) clk_gate_u_logic_Omk2z4_reg/cts_inv_244214085:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (68.74, 43.78)] [Net: clk_gate_u_logic_Omk2z4_reg/ENCLK] [Fanout: 16] 
               (15) u_logic_Rix2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 44.92)] [SINK PIN] 
               (15) u_logic_Bnx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 38.02)] [SINK PIN] 
               (15) u_logic_Plx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 39.56)] [SINK PIN] 
               (15) u_logic_Zjq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 39.56)] [SINK PIN] 
               (15) u_logic_B9g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 40.31)] [SINK PIN] 
               (15) u_logic_Jwf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 41.10)] [SINK PIN] 
               (15) u_logic_Foe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 42.63)] [SINK PIN] 
               (15) u_logic_Zpx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 47.99)] [SINK PIN] 
               (15) u_logic_Lrx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 47.24)] [SINK PIN] 
               (15) u_logic_Ufx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 46.46)] [SINK PIN] 
               (15) u_logic_Fhx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 45.70)] [SINK PIN] 
               (15) u_logic_Dkx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.95, 42.63)] [SINK PIN] 
               (15) u_logic_Tme3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 43.38)] [SINK PIN] 
               (15) u_logic_Gmd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 46.46)] [SINK PIN] 
               (15) u_logic_Nox2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.34, 45.70)] [SINK PIN] 
               (15) u_logic_Kaf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.42, 45.70)] [SINK PIN] 
           (11) clk_gate_u_logic_V1l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (53.70, 34.56)] [Net: clk_gate_u_logic_V1l2z4_reg/ENCLK] [ICG] [Fanout: 2] 
            (12) ctobgt_inst_16170:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.92, 37.63)] [Net: ctobgt_0] [Fanout: 1] 
             (13) cto_buf_drc_15299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (55.87, 34.56)] [Net: cts147] [Fanout: 1] 
              (14) cto_buf_drc_15303:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (48.45, 34.56)] [Net: cts151] [Fanout: 8] 
               (15) u_logic_Cqo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 31.88)] [SINK PIN] 
               (15) cto_buf_drc_15304:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (41.66, 36.10)] [Net: cts152] [Fanout: 6] 
                (16) u_logic_Efp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 34.17)] [SINK PIN] 
                (16) u_logic_Iwp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 36.49)] [SINK PIN] 
                (16) u_logic_U4z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.00, 38.02)] [SINK PIN] 
                (16) u_logic_Jw93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 38.02)] [SINK PIN] 
                (16) u_logic_Xx93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 37.24)] [SINK PIN] 
                (16) u_logic_Ovc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [SINK PIN] 
               (15) u_logic_V1l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 34.17)] [SINK PIN] 
               (15) u_logic_Rhi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 32.63)] [SINK PIN] 
               (15) u_logic_Ohh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.62, 32.63)] [SINK PIN] 
               (15) u_logic_G1s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.82, 32.63)] [SINK PIN] 
               (15) u_logic_I793z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.90, 32.63)] [SINK PIN] 
               (15) u_logic_U593z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.10, 31.88)] [SINK PIN] 
            (12) cto_buf_drc_15300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (55.23, 34.56)] [Net: cts148] [Fanout: 1] 
             (13) cto_buf_drc_15302:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (62.27, 33.02)] [Net: cts150] [Fanout: 13] 
              (14) u_logic_Hak2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 28.81)] [SINK PIN] 
              (14) u_logic_Llq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 30.34)] [SINK PIN] 
              (14) u_logic_Zfh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 31.88)] [SINK PIN] 
              (14) u_logic_Q7j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 28.81)] [SINK PIN] 
              (14) u_logic_Lgi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 30.34)] [SINK PIN] 
              (14) u_logic_S8k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.92, 31.10)] [SINK PIN] 
              (14) u_logic_Dkr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.65, 31.88)] [SINK PIN] 
              (14) u_logic_Slr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.63, 31.10)] [SINK PIN] 
              (14) u_logic_Ym93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 30.34)] [SINK PIN] 
              (14) u_logic_H4p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 31.88)] [SINK PIN] 
              (14) u_logic_W5p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 31.10)] [SINK PIN] 
              (14) u_logic_L7p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 31.88)] [SINK PIN] 
              (14) u_logic_Tzg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.40, 30.34)] [SINK PIN] 
         (9) cto_buf_drc_15306:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.14, 51.46)] [Net: cts154] [Fanout: 1] 
          (10) cts_inv_263714280:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 48.38)] [Net: ctsbuf_net_15610413] [Fanout: 1] 
           (11) cto_buf_drc_15311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 46.85)] [Net: cts156] [Fanout: 1] 
            (12) cts_inv_261314256:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 45.31)] [Net: ctsbuf_net_15110408] [Fanout: 1] 
             (13) cts_inv_259414237:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 43.78)] [Net: ctsbuf_net_14610403] [Fanout: 6] 
              (14) u_logic_Npk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 45.72)] [SINK PIN] 
              (14) u_logic_clk_gate_Rni2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 40.70)] [Net: u_logic_clk_gate_Rni2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_Wzy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 41.85)] [SINK PIN] 
               (15) u_logic_Rni2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 38.78)] [SINK PIN] 
               (15) u_logic_Sjj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 39.56)] [SINK PIN] 
               (15) u_logic_Fgm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 41.85)] [SINK PIN] 
              (14) u_logic_clk_gate_Svk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (16.90, 39.17)] [Net: u_logic_clk_gate_Svk2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_H3d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.26, 38.02)] [SINK PIN] 
               (15) u_logic_Svk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 39.56)] [SINK PIN] 
               (15) u_logic_Yaz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 38.78)] [SINK PIN] 
               (15) u_logic_T1d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.83, 38.78)] [SINK PIN] 
              (14) u_logic_clk_gate_Fzl2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 42.24)] [Net: u_logic_clk_gate_Fzl2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_Uup2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 43.38)] [SINK PIN] 
               (15) u_logic_Qzq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.58, 42.63)] [SINK PIN] 
               (15) u_logic_Fzl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 41.85)] [SINK PIN] 
               (15) u_logic_Zcn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 43.38)] [SINK PIN] 
              (14) u_logic_Nsk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
              (14) u_logic_Emi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.13, 46.44)] [SINK PIN] 
       (7) cts_inv_282114464:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.77, 76.03)] [Net: ctsbuf_net_19610453] [Fanout: 1] 
        (8) cts_inv_279614439:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (44.16, 69.89)] [Net: ctsbuf_net_19010447] [Fanout: 1] 
         (9) cts_inv_277214415:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 63.74)] [Net: ctsbuf_net_18510442] [Fanout: 2] 
          (10) u_logic_clk_gate_J6i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (40.96, 51.46)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_J6i2z4_reg/cto_buf_drc_14652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.05, 51.46)] [Net: u_logic_clk_gate_J6i2z4_reg/cts0] [Fanout: 3] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_241514058:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (41.98, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_12610383] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cto_buf_drc_15307:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (53.06, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/cts1] [Fanout: 1] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_237914022:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 48.38)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11710374] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_236514008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (59.84, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11310370] [Fanout: 1] 
                (16) u_logic_clk_gate_J6i2z4_reg/cts_inv_234613989:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (63.49, 43.78)] [Net: u_logic_clk_gate_J6i2z4_reg/ENCLK] [Fanout: 9] 
                 (17) u_logic_J6i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.57, 50.32)] [SINK PIN] 
                 (17) u_logic_Y8q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 32.63)] [SINK PIN] 
                 (17) u_logic_J7q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 33.42)] [SINK PIN] 
                 (17) u_logic_Szr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 32.63)] [SINK PIN] 
                 (17) u_logic_B6j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 34.95)] [SINK PIN] 
                 (17) u_logic_Rkd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 34.17)] [SINK PIN] 
                 (17) u_logic_Wce3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 34.95)] [SINK PIN] 
                 (17) u_logic_Y9t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.26, 52.59)] [SINK PIN] 
                 (17) u_logic_Ffs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.80, 51.86)] [SINK PIN] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_239314036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 56.06)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_12110378] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cts_inv_238014023:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 62.21)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11810375] [Fanout: 2] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236614009:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 65.28)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11410371] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234813991:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (36.35, 63.74)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf1] [Fanout: 20] 
                (16) u_logic_Vaw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 65.68)] [SINK PIN] 
                (16) u_logic_O5t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.42, 60.28)] [SINK PIN] 
                (16) u_logic_Wai2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 58.74)] [SINK PIN] 
                (16) u_logic_Pet2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 59.54)] [SINK PIN] 
                (16) u_logic_Ark2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 64.15)] [SINK PIN] 
                (16) u_logic_Z7i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 59.53)] [SINK PIN] 
                (16) u_logic_Y6t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 67.22)] [SINK PIN] 
                (16) u_logic_L8t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 64.87)] [SINK PIN] 
                (16) u_logic_S4w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 65.68)] [SINK PIN] 
                (16) u_logic_C3w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 59.54)] [SINK PIN] 
                (16) u_logic_Wxp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 60.27)] [SINK PIN] 
                (16) u_logic_Aii3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 68.76)] [SINK PIN] 
                (16) u_logic_Jcw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 69.50)] [SINK PIN] 
                (16) u_logic_Tyx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 65.67)] [SINK PIN] 
                (16) u_logic_G9w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 66.42)] [SINK PIN] 
                (16) u_logic_Hxx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 64.89)] [SINK PIN] 
                (16) u_logic_Rbi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 64.89)] [SINK PIN] 
                (16) u_logic_U5x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 64.87)] [SINK PIN] 
                (16) u_logic_I6w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 64.15)] [SINK PIN] 
                (16) u_logic_Thm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 62.61)] [SINK PIN] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236714010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 60.67)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11510372] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234913992:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf2] [Fanout: 7] 
                (16) u_logic_Gci2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 46.46)] [SINK PIN] 
                (16) u_logic_Zei2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [SINK PIN] 
                (16) u_logic_Idk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [SINK PIN] 
                (16) u_logic_Mjl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.34, 54.12)] [SINK PIN] 
                (16) u_logic_Lz93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 54.93)] [SINK PIN] 
                (16) u_logic_Kop2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 54.12)] [SINK PIN] 
                (16) u_logic_Igi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 47.24)] [SINK PIN] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_239114034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11910376] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cts_inv_237814021:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 48.38)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11610373] [Fanout: 1] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236414007:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (24.96, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11210369] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234713990:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (22.46, 43.78)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf0] [Fanout: 9] 
                (16) u_logic_Tki2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 44.91)] [SINK PIN] 
                (16) cto_buf_drc_15681:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (21.57, 43.78)] [Net: cts17] [Fanout: 9] 
                 (17) u_logic_Auk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 40.31)] [SINK PIN] 
                 (17) u_logic_Fij2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 44.91)] [SINK PIN] 
                 (17) u_logic_Sgj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 44.91)] [SINK PIN] 
                 (17) u_logic_Nen2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.98)] [SINK PIN] 
                 (17) u_logic_M1j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 38.78)] [SINK PIN] 
                 (17) u_logic_G6d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 47.24)] [SINK PIN] 
                 (17) u_logic_I2t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 40.31)] [SINK PIN] 
                 (17) u_logic_W7z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 40.31)] [SINK PIN] 
                 (17) u_logic_K1z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 39.56)] [SINK PIN] 
                (16) u_logic_C3z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 43.38)] [SINK PIN] 
                (16) u_logic_K9z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 41.10)] [SINK PIN] 
                (16) u_logic_I6z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 40.31)] [SINK PIN] 
                (16) u_logic_Cyq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 41.85)] [SINK PIN] 
                (16) u_logic_Pdi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 44.17)] [SINK PIN] 
                (16) u_logic_Ffj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 44.18)] [SINK PIN] 
                (16) u_logic_Aok2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 45.72)] [SINK PIN] 
          (10) cts_inv_274914392:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 60.67)] [Net: ctsbuf_net_18110438] [Fanout: 1] 
           (11) cts_inv_272414367:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 52.99)] [Net: ctsbuf_net_17510432] [Fanout: 1] 
            (12) cts_inv_270214345:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.32, 45.31)] [Net: ctsbuf_net_17210429] [Fanout: 1] 
             (13) cts_inv_268214325:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 68.35)] [Net: ctsbuf_net_16810425] [Fanout: 2] 
              (14) cts_inv_261614259:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (43.07, 76.03)] [Net: ctsbuf_net_15410411] [Fanout: 2] 
               (15) cts_inv_259714240:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (48.13, 76.03)] [Net: ctsbuf_net_14910406] [Fanout: 6] 
                (16) u_logic_clk_gate_T7d3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.87, 74.50)] [Net: u_logic_clk_gate_T7d3z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (59.14, 74.50)] [Net: cts162] [Fanout: 4] 
                  (18) u_logic_Pcd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.42, 73.36)] [SINK PIN] 
                  (18) u_logic_J9d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.67, 72.55)] [SINK PIN] 
                  (18) u_logic_Zad3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.30, 72.55)] [SINK PIN] 
                  (18) u_logic_T7d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.49, 71.02)] [SINK PIN] 
                 (17) cto_buf_drc_15332:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.28, 76.03)] [Net: cts161] [Fanout: 4] 
                  (18) u_logic_Fed3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.61, 75.63)] [SINK PIN] 
                  (18) u_logic_Vfd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.40, 74.09)] [SINK PIN] 
                  (18) u_logic_Lhd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.85, 73.36)] [SINK PIN] 
                  (18) u_logic_Bjd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 74.09)] [SINK PIN] 
                (16) u_logic_clk_gate_Uqi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.14, 71.42)] [Net: u_logic_clk_gate_Uqi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_X9n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 71.02)] [SINK PIN] 
                 (17) u_logic_Uqi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 69.48)] [SINK PIN] 
                 (17) u_logic_Aqp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.76, 70.29)] [SINK PIN] 
                 (17) u_logic_Qrp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 72.55)] [SINK PIN] 
                (16) u_logic_clk_gate_Z4l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.33, 76.03)] [Net: u_logic_clk_gate_Z4l2z4_reg/ENCLK] [ICG] [Fanout: 5] 
                 (17) u_logic_Z4l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.64, 74.09)] [SINK PIN] 
                 (17) cto_buf_drc_15335:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (61.25, 76.03)] [Net: cts164] [Fanout: 4] 
                  (18) u_logic_Axm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 74.09)] [SINK PIN] 
                  (18) u_logic_Xdb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.19, 75.63)] [SINK PIN] 
                  (18) u_logic_Bmb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.51, 76.44)] [SINK PIN] 
                  (18) u_logic_Usl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 74.90)] [SINK PIN] 
                 (17) u_logic_G8n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.02, 74.90)] [SINK PIN] 
                 (17) u_logic_H8l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.85, 75.63)] [SINK PIN] 
                 (17) u_logic_Q6l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.10, 76.44)] [SINK PIN] 
                (16) u_logic_clk_gate_Bdm2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (38.53, 74.50)] [Net: u_logic_clk_gate_Bdm2z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15337:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.25, 74.50)] [Net: cts166] [Fanout: 6] 
                  (18) u_logic_Qcy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 76.42)] [SINK PIN] 
                  (18) u_logic_W4y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 71.03)] [SINK PIN] 
                  (18) u_logic_K6y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.29, 72.57)] [SINK PIN] 
                  (18) u_logic_Y7y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.16, 74.10)] [SINK PIN] 
                  (18) u_logic_M9y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 75.64)] [SINK PIN] 
                  (18) u_logic_Bby2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 74.89)] [SINK PIN] 
                 (17) cto_buf_drc_15336:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.62, 76.03)] [Net: cts165] [Fanout: 5] 
                  (18) u_logic_Ufy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 71.82)] [SINK PIN] 
                  (18) u_logic_Bdm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 75.64)] [SINK PIN] 
                  (18) u_logic_T1y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 71.03)] [SINK PIN] 
                  (18) u_logic_I3y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 71.03)] [SINK PIN] 
                  (18) u_logic_Fey2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.21, 74.10)] [SINK PIN] 
                (16) u_logic_clk_gate_Vgs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (57.73, 76.03)] [Net: u_logic_clk_gate_Vgs2z4_reg/ENCLK] [ICG] [Fanout: 1] 
                 (17) cto_buf_drc_15338:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (58.94, 72.96)] [Net: cts167] [Fanout: 8] 
                  (18) u_logic_Dks2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 74.09)] [SINK PIN] 
                  (18) u_logic_Uls2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.51, 73.36)] [SINK PIN] 
                  (18) u_logic_Lns2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 74.09)] [SINK PIN] 
                  (18) u_logic_Cps2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 74.90)] [SINK PIN] 
                  (18) u_logic_Pab3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (67.39, 74.09)] [SINK PIN] 
                  (18) u_logic_Tib3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.04, 74.09)] [SINK PIN] 
                  (18) u_logic_Vgs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.88, 74.09)] [SINK PIN] 
                  (18) u_logic_Mis2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.63, 74.90)] [SINK PIN] 
                (16) u_logic_clk_gate_Tqs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.30, 76.03)] [Net: u_logic_clk_gate_Tqs2z4_reg/ENCLK] [ICG] [Fanout: 5] 
                 (17) u_logic_Gcb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.87, 74.90)] [SINK PIN] 
                 (17) cto_buf_drc_15339:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (54.59, 76.03)] [Net: cts168] [Fanout: 4] 
                  (18) u_logic_Bus2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.62, 74.90)] [SINK PIN] 
                  (18) u_logic_Svs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 75.63)] [SINK PIN] 
                  (18) u_logic_Jxs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.88, 73.36)] [SINK PIN] 
                  (18) u_logic_Azs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.72, 75.63)] [SINK PIN] 
                 (17) u_logic_Kss2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 75.63)] [SINK PIN] 
                 (17) u_logic_Tqs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 75.63)] [SINK PIN] 
                 (17) u_logic_Kkb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 76.44)] [SINK PIN] 
               (15) cts_inv_259814241:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.06, 74.50)] [Net: ctsbuf_net_15010407] [Fanout: 4] 
                (16) u_logic_clk_gate_Kyi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (41.47, 69.89)] [Net: u_logic_clk_gate_Kyi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_Kyi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 70.28)] [SINK PIN] 
                 (17) cto_buf_drc_15342:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.50, 71.42)] [Net: cts171] [Fanout: 3] 
                  (18) u_logic_Owq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 68.74)] [SINK PIN] 
                  (18) u_logic_Lbn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 67.96)] [SINK PIN] 
                  (18) u_logic_Gtp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 69.50)] [SINK PIN] 
                 (17) u_logic_F0y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 67.96)] [SINK PIN] 
                 (17) u_logic_Dwl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 67.21)] [SINK PIN] 
                (16) cts_inv_256714210:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 76.03)] [Net: ctsbuf_net_14510402] [Fanout: 1] 
                 (17) cts_inv_254914192:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (42.05, 65.28)] [Net: ctsbuf_net_14110398] [Fanout: 11] 
                  (18) u_logic_U7w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 64.15)] [SINK PIN] 
                  (18) u_logic_Gji2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 61.80)] [SINK PIN] 
                  (18) u_logic_A4t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.19, 62.61)] [SINK PIN] 
                  (18) u_logic_Jhy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 67.22)] [SINK PIN] 
                  (18) u_logic_Ipn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 61.80)] [SINK PIN] 
                  (18) u_logic_Wbk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 62.61)] [SINK PIN] 
                  (18) u_logic_Hzj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.78, 63.34)] [SINK PIN] 
                  (18) u_logic_Nbm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 66.41)] [SINK PIN] 
                  (18) u_logic_Ywi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 64.15)] [SINK PIN] 
                  (18) u_logic_Mvi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 64.87)] [SINK PIN] 
                  (18) u_logic_Uyv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 67.95)] [SINK PIN] 
                (16) clk_gate_u_logic_R1w2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (40.90, 62.21)] [Net: clk_gate_u_logic_R1w2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_Uaj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 63.34)] [SINK PIN] 
                 (17) cto_buf_drc_15344:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.30, 62.21)] [Net: cts173] [Fanout: 3] 
                  (18) u_logic_Trq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 61.80)] [SINK PIN] 
                  (18) u_logic_Tdp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 62.61)] [SINK PIN] 
                  (18) u_logic_Cam2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 61.08)] [SINK PIN] 
                 (17) u_logic_R1w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.90, 60.28)] [SINK PIN] 
                 (17) u_logic_G0w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 61.06)] [SINK PIN] 
                (16) clk_gate_u_logic_H9i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.10, 72.96)] [Net: clk_gate_u_logic_H9i2z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15346:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (30.34, 72.96)] [Net: cts175] [Fanout: 9] 
                  (18) u_logic_H9i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 74.89)] [SINK PIN] 
                  (18) u_logic_Qem2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.29, 74.10)] [SINK PIN] 
                  (18) u_logic_Xly2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 73.35)] [SINK PIN] 
                  (18) u_logic_Lny2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 74.89)] [SINK PIN] 
                  (18) u_logic_Zoy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.19, 74.10)] [SINK PIN] 
                  (18) u_logic_Nqy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 72.57)] [SINK PIN] 
                  (18) u_logic_Dvy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 75.64)] [SINK PIN] 
                  (18) u_logic_Swy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 74.89)] [SINK PIN] 
                  (18) u_logic_Hyy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 75.64)] [SINK PIN] 
                 (17) cto_buf_drc_15345:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.82, 72.96)] [Net: cts174] [Fanout: 8] 
                  (18) u_logic_Pty2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 69.50)] [SINK PIN] 
                  (18) u_logic_Qdj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 69.50)] [SINK PIN] 
                  (18) u_logic_Yzi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 70.28)] [SINK PIN] 
                  (18) u_logic_U2x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 72.57)] [SINK PIN] 
                  (18) u_logic_Rxl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 71.82)] [SINK PIN] 
                  (18) u_logic_Viy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 71.82)] [SINK PIN] 
                  (18) u_logic_Jky2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 68.74)] [SINK PIN] 
                  (18) u_logic_Bsy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 70.28)] [SINK PIN] 
              (14) u_logic_clk_gate_Ydw2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (36.22, 72.96)] [Net: u_logic_clk_gate_Ydw2z4_reg/ENCLK] [ICG] [Fanout: 2] 
               (15) cto_buf_drc_15318:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.63, 72.96)] [Net: cts158] [Fanout: 8] 
                (16) u_logic_Ydw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 69.50)] [SINK PIN] 
                (16) u_logic_Mww2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 76.42)] [SINK PIN] 
                (16) u_logic_Itw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 76.42)] [SINK PIN] 
                (16) u_logic_Urw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.36, 72.57)] [SINK PIN] 
                (16) u_logic_Sow2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 74.10)] [SINK PIN] 
                (16) u_logic_Enw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 73.35)] [SINK PIN] 
                (16) u_logic_Ckw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 69.50)] [SINK PIN] 
                (16) u_logic_Oiw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 71.03)] [SINK PIN] 
               (15) cto_buf_drc_15317:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.95, 72.96)] [Net: cts157] [Fanout: 8] 
                (16) u_logic_Mfw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 71.03)] [SINK PIN] 
                (16) u_logic_F1x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 73.35)] [SINK PIN] 
                (16) u_logic_Qzw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 75.64)] [SINK PIN] 
                (16) u_logic_Byw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 76.42)] [SINK PIN] 
                (16) u_logic_Xuw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 75.64)] [SINK PIN] 
                (16) u_logic_Gqw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.13, 74.10)] [SINK PIN] 
                (16) u_logic_Qlw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 74.89)] [SINK PIN] 
                (16) u_logic_Ahw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 74.10)] [SINK PIN] 
   (3) cto_buf_15663:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (50.18, 76.03)] [Net: cts179] [Fanout: 1] 
    (4) cts_inv_292014563:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 62.21)] [Net: ctsbuf_net_21810475] [Fanout: 1] 
     (5) cts_inv_290714550:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 56.06)] [Net: ctsbuf_net_21510472] [Fanout: 1] 
      (6) cts_inv_289414537:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 48.38)] [Net: ctsbuf_net_21210469] [Fanout: 1] 
       (7) cts_inv_288114524:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 40.70)] [Net: ctsbuf_net_20910466] [Fanout: 1] 
        (8) cts_inv_283714480:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (42.82, 25.34)] [Net: ctsbuf_net_19810455] [Fanout: 1] 
         (9) cts_inv_281814461:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (39.94, 25.34)] [Net: ctsbuf_net_19310450] [Fanout: 2] 
          (10) u_logic_clk_gate_Kt33z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.02, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.87, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts0] [Fanout: 3] 
            (12) u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.04, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1810275] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (58.82, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/p_abuf1] [Fanout: 11] 
              (14) u_logic_Kig3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.59, 23.42)] [SINK PIN] 
              (14) u_logic_X543z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 28.02)] [SINK PIN] 
              (14) u_logic_M743z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.57, 23.42)] [SINK PIN] 
              (14) u_logic_Ug43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 24.95)] [SINK PIN] 
              (14) u_logic_Ji43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 24.20)] [SINK PIN] 
              (14) u_logic_Yj43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.29, 28.02)] [SINK PIN] 
              (14) u_logic_Cn43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 29.56)] [SINK PIN] 
              (14) u_logic_Ro43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.50, 25.74)] [SINK PIN] 
              (14) u_logic_Kt43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 28.81)] [SINK PIN] 
              (14) u_logic_Pvd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 29.56)] [SINK PIN] 
              (14) u_logic_Eif3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 29.56)] [SINK PIN] 
            (12) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15310:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (41.60, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts1] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cts_inv_97212615:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1710274] [Fanout: 1] 
              (14) u_logic_clk_gate_Kt33z4_reg/cts_inv_95812601:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.82, 23.81)] [Net: u_logic_clk_gate_Kt33z4_reg/ENCLK] [Fanout: 9] 
               (15) u_logic_Sd43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 26.49)] [SINK PIN] 
               (15) u_logic_Qz43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 21.13)] [SINK PIN] 
               (15) u_logic_Zu43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 20.34)] [SINK PIN] 
               (15) u_logic_Cy43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 18.81)] [SINK PIN] 
               (15) u_logic_Gq43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 28.81)] [SINK PIN] 
               (15) u_logic_Ec43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.15, 18.06)] [SINK PIN] 
               (15) u_logic_Ow43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 24.20)] [SINK PIN] 
               (15) u_logic_Zu33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 21.13)] [SINK PIN] 
               (15) u_logic_Kt33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 21.88)] [SINK PIN] 
            (12) u_logic_clk_gate_Kt33z4_reg/cts_inv_97412617:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.04, 31.49)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1910276] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15405:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.11, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts2] [Fanout: 1] 
              (14) u_logic_clk_gate_Kt33z4_reg/cts_inv_95912602:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (43.26, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/p_abuf0] [Fanout: 12] 
               (15) u_logic_Qa43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 24.20)] [SINK PIN] 
               (15) u_logic_Gf43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 36.49)] [SINK PIN] 
               (15) u_logic_Cy33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 35.70)] [SINK PIN] 
               (15) u_logic_E153z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.95, 27.27)] [SINK PIN] 
               (15) u_logic_B943z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.24, 21.13)] [SINK PIN] 
               (15) u_logic_E143z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.30, 21.88)] [SINK PIN] 
               (15) u_logic_Nl43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 20.34)] [SINK PIN] 
               (15) u_logic_Qz33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 35.70)] [SINK PIN] 
               (15) u_logic_I443z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.49, 21.13)] [SINK PIN] 
               (15) u_logic_T243z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 22.66)] [SINK PIN] 
               (15) u_logic_Vr43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.73, 24.95)] [SINK PIN] 
               (15) u_logic_Ow33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 31.10)] [SINK PIN] 
          (10) u_logic_clk_gate_Glj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.46, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Glj2z4_reg/cts_buf_202213665:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.48, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_6510322] [Fanout: 3] 
            (12) u_logic_clk_gate_Glj2z4_reg/cto_buf_drc_15331:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/cts2] [Fanout: 2] 
             (13) u_logic_clk_gate_Glj2z4_reg/ccd_drc_inst_19656:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.52, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ccd_drc_2] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_196113604:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (51.46, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_5110308] [Fanout: 1] 
               (15) u_logic_clk_gate_Glj2z4_reg/cts_inv_194313586:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (51.84, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf2] [Fanout: 7] 
                (16) u_logic_Vmj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 4.23)] [SINK PIN] 
                (16) u_logic_Vgq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 4.98)] [SINK PIN] 
                (16) u_logic_Wor2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.42, 31.88)] [SINK PIN] 
                (16) u_logic_Psn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 32.63)] [SINK PIN] 
                (16) u_logic_Ccq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.82, 4.23)] [SINK PIN] 
                (16) u_logic_Edl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.23)] [SINK PIN] 
                (16) u_logic_K2k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 3.45)] [SINK PIN] 
             (13) u_logic_clk_gate_Glj2z4_reg/cts_inv_195913602:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (59.52, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4910306] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_194113584:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (64.90, 11.52)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf0] [Fanout: 9] 
               (15) u_logic_Sog3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 4.98)] [SINK PIN] 
               (15) u_logic_Y6o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.79, 3.45)] [SINK PIN] 
               (15) u_logic_Pap2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.54, 10.38)] [SINK PIN] 
               (15) u_logic_Y1n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 3.45)] [SINK PIN] 
               (15) u_logic_X1e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.89, 6.52)] [SINK PIN] 
               (15) u_logic_Mof3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 13.45)] [SINK PIN] 
               (15) u_logic_Vdr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 14.20)] [SINK PIN] 
               (15) u_logic_Poq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 4.98)] [SINK PIN] 
               (15) u_logic_Zxo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.51, 14.98)] [SINK PIN] 
            (12) u_logic_clk_gate_Glj2z4_reg/cts_inv_198813631:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.48, 20.74)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_5710314] [Fanout: 1] 
             (13) u_logic_clk_gate_Glj2z4_reg/cts_inv_194213585:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (39.17, 9.98)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf1] [Fanout: 6] 
              (14) u_logic_Gto2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 6.52)] [SINK PIN] 
              (14) u_logic_Z8s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 11.91)] [SINK PIN] 
              (14) u_logic_Ggk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 9.59)] [SINK PIN] 
              (14) u_logic_Otr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.70, 6.52)] [SINK PIN] 
              (14) u_logic_Glj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 6.52)] [SINK PIN] 
              (14) u_logic_Ujo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 5.77)] [SINK PIN] 
            (12) u_logic_clk_gate_Glj2z4_reg/cts_inv_200513648:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.13, 25.34)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_6010317] [Fanout: 1] 
             (13) u_logic_clk_gate_Glj2z4_reg/cto_buf_drc_15349:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (22.27, 25.34)] [Net: u_logic_clk_gate_Glj2z4_reg/cts3] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_194013583:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (19.14, 23.81)] [Net: u_logic_clk_gate_Glj2z4_reg/ENCLK] [Fanout: 10] 
               (15) u_logic_S2r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.27, 21.88)] [SINK PIN] 
               (15) u_logic_Ejm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 32.63)] [SINK PIN] 
               (15) u_logic_Dtj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 31.88)] [SINK PIN] 
               (15) u_logic_Mhn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 29.56)] [SINK PIN] 
               (15) u_logic_H2m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.97, 28.02)] [SINK PIN] 
               (15) u_logic_B1q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 24.95)] [SINK PIN] 
               (15) u_logic_Qml2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 24.95)] [SINK PIN] 
               (15) u_logic_Gip2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 19.59)] [SINK PIN] 
               (15) u_logic_Wqm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.59, 17.27)] [SINK PIN] 
               (15) u_logic_I4s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 20.34)] [SINK PIN] 
  (2) cts_inv_292914572:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 63.74)] [Net: ctsbuf_net_22010477] [Fanout: 1] 
   (3) cts_inv_291914562:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 56.06)] [Net: ctsbuf_net_21710474] [Fanout: 1] 
    (4) cts_inv_290614549:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 48.38)] [Net: ctsbuf_net_21410471] [Fanout: 1] 
     (5) cts_inv_289314536:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 42.24)] [Net: ctsbuf_net_21110468] [Fanout: 1] 
      (6) cts_inv_288014523:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.32, 37.63)] [Net: ctsbuf_net_20810465] [Fanout: 2] 
       (7) cto_buf_drc_14644:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 34.56)] [Net: cts4] [Fanout: 1] 
        (8) cts_inv_274714390:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (46.02, 26.88)] [Net: ctsbuf_net_17910436] [Fanout: 1] 
         (9) cts_inv_272214365:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (45.50, 25.34)] [Net: ctsbuf_net_17310430] [Fanout: 13] 
          (10) u_logic_clk_gate_Xti2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.07, 19.20)] [Net: u_logic_clk_gate_Xti2z4_reg/p_abuf1] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15245:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (42.94, 17.66)] [Net: cts95] [Fanout: 2] 
            (12) cto_buf_drc_15249:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (47.10, 17.66)] [Net: cts99] [Fanout: 5] 
             (13) u_logic_clk_gate_Xti2z4_reg/cts_buf_220013843:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (44.54, 9.98)] [Net: u_logic_clk_gate_Xti2z4_reg/p_abuf0] [Fanout: 6] 
              (14) u_logic_Nz83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.46, 6.52)] [SINK PIN] 
              (14) u_logic_R293z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.51, 4.98)] [SINK PIN] 
              (14) u_logic_Qyc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 11.13)] [SINK PIN] 
              (14) u_logic_C193z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.98)] [SINK PIN] 
              (14) u_logic_Cxc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
              (14) u_logic_E0d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 5.77)] [SINK PIN] 
             (13) cto_buf_cln_16169:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (52.54, 20.74)] [Net: cts22] [Fanout: 1] 
              (14) buf_drc_cln15251:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (55.81, 17.66)] [Net: cts101] [Fanout: 7] 
               (15) u_logic_Nag3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.34, 8.84)] [SINK PIN] 
               (15) u_logic_Bf93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 8.84)] [SINK PIN] 
               (15) u_logic_Qg93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 9.59)] [SINK PIN] 
               (15) u_logic_Uj93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 18.81)] [SINK PIN] 
               (15) u_logic_Rr93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.06)] [SINK PIN] 
               (15) u_logic_Snd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 8.84)] [SINK PIN] 
               (15) u_logic_Wbf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 13.45)] [SINK PIN] 
             (13) u_logic_Md93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.48, 9.59)] [SINK PIN] 
             (13) u_logic_Jl93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.02, 8.06)] [SINK PIN] 
             (13) u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (41.47, 17.66)] [Net: u_logic_clk_gate_Xti2z4_reg/ENCLK] [Fanout: 7] 
              (14) u_logic_Xti2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 9.59)] [SINK PIN] 
              (14) u_logic_Fi93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.94, 20.34)] [SINK PIN] 
              (14) u_logic_Cq93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 24.20)] [SINK PIN] 
              (14) u_logic_Grl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 26.49)] [SINK PIN] 
              (14) u_logic_Uu83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.68, 8.84)] [SINK PIN] 
              (14) u_logic_Jw83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 6.52)] [SINK PIN] 
              (14) u_logic_Yx83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 6.52)] [SINK PIN] 
            (12) cto_buf_drc_15253:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.38, 19.20)] [Net: cts103] [Fanout: 6] 
             (13) u_logic_Zkk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 14.20)] [SINK PIN] 
             (13) cto_buf_drc_15257:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (21.89, 20.74)] [Net: cts107] [Fanout: 5] 
              (14) u_logic_No93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.38, 24.95)] [SINK PIN] 
              (14) u_logic_Unm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 31.10)] [SINK PIN] 
              (14) u_logic_Yb93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 27.27)] [SINK PIN] 
              (14) u_logic_Vu93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 30.34)] [SINK PIN] 
              (14) u_logic_Txj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 30.34)] [SINK PIN] 
             (13) u_logic_Ka93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 21.88)] [SINK PIN] 
             (13) u_logic_W893z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.00, 18.81)] [SINK PIN] 
             (13) u_logic_Gt93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 16.52)] [SINK PIN] 
             (13) u_logic_G493z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 13.45)] [SINK PIN] 
          (10) u_logic_clk_gate_X2j2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (50.24, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (49.34, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/p_abuf1] [Fanout: 5] 
            (12) u_logic_clk_gate_X2j2z4_reg/cts_inv_207113714:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.00, 28.42)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_7410331] [Fanout: 1] 
             (13) u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15330:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.50, 22.27)] [Net: u_logic_clk_gate_X2j2z4_reg/cts3] [Fanout: 1] 
              (14) u_logic_clk_gate_X2j2z4_reg/cts_inv_203813681:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (35.78, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/ENCLK] [Fanout: 14] 
               (15) u_logic_Ilp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [SINK PIN] 
               (15) u_logic_Tse3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 19.59)] [SINK PIN] 
               (15) u_logic_Qwr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 23.42)] [SINK PIN] 
               (15) u_logic_Okn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 27.27)] [SINK PIN] 
               (15) u_logic_Dcs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.20)] [SINK PIN] 
               (15) u_logic_J5m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 31.10)] [SINK PIN] 
               (15) u_logic_F4q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 24.95)] [SINK PIN] 
               (15) u_logic_Cll2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 30.34)] [SINK PIN] 
               (15) u_logic_U5r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 27.27)] [SINK PIN] 
               (15) u_logic_Rek2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 16.52)] [SINK PIN] 
               (15) u_logic_N8i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 17.27)] [SINK PIN] 
               (15) u_logic_Ymo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 21.88)] [SINK PIN] 
               (15) u_logic_X2j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.90, 19.59)] [SINK PIN] 
               (15) u_logic_Ytm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 20.34)] [SINK PIN] 
            (12) u_logic_Hmh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 21.88)] [SINK PIN] 
            (12) u_logic_Umi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 21.88)] [SINK PIN] 
            (12) u_logic_Z0g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 23.42)] [SINK PIN] 
            (12) u_logic_clk_gate_X2j2z4_reg/cts_inv_205313696:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 25.34)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_7010327] [Fanout: 1] 
             (13) u_logic_clk_gate_X2j2z4_reg/cts_inv_203913682:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (59.58, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/p_abuf0] [Fanout: 9] 
              (14) cto_buf_drc_15679:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (59.97, 23.81)] [Net: cts12] [Fanout: 5] 
               (15) u_logic_Psh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.66, 24.20)] [SINK PIN] 
               (15) u_logic_O5k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.66, 23.42)] [SINK PIN] 
               (15) u_logic_C5n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 21.88)] [SINK PIN] 
               (15) u_logic_Cao2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.58, 21.13)] [SINK PIN] 
               (15) u_logic_U9e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.62, 26.49)] [SINK PIN] 
              (14) u_logic_D1p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 25.74)] [SINK PIN] 
              (14) u_logic_Zgr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 24.95)] [SINK PIN] 
              (14) u_logic_M4j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 24.20)] [SINK PIN] 
              (14) u_logic_Xyh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 22.66)] [SINK PIN] 
              (14) u_logic_Ebh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.62, 21.88)] [SINK PIN] 
              (14) u_logic_Pwg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.58, 22.66)] [SINK PIN] 
              (14) u_logic_Tvn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 27.27)] [SINK PIN] 
              (14) u_logic_Igl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.63, 22.66)] [SINK PIN] 
          (10) u_logic_clk_gate_Koj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.93, 20.74)] [Net: u_logic_clk_gate_Koj2z4_reg/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_drc_15188:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.74, 20.74)] [Net: cts39] [Fanout: 3] 
            (12) cto_buf_drc_15194:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.89, 17.66)] [Net: cts45] [Fanout: 8] 
             (13) u_logic_Sgp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [SINK PIN] 
             (13) u_logic_Koj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 6.52)] [SINK PIN] 
             (13) u_logic_Kjk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 11.91)] [SINK PIN] 
             (13) u_logic_Ipm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 11.91)] [SINK PIN] 
             (13) u_logic_Rro2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 7.30)] [SINK PIN] 
             (13) u_logic_Asr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 12.66)] [SINK PIN] 
             (13) u_logic_K7s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 12.66)] [SINK PIN] 
             (13) u_logic_U2s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
            (12) buf_drc_cln15191:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.57, 20.74)] [Net: cts42] [Fanout: 4] 
             (13) u_logic_Hnr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 22.66)] [SINK PIN] 
             (13) u_logic_T0m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 37.24)] [SINK PIN] 
             (13) u_logic_Yfn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
             (13) u_logic_E1r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.11, 20.34)] [SINK PIN] 
            (12) cto_buf_drc_15193:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (24.19, 25.34)] [Net: cts44] [Fanout: 4] 
             (13) u_logic_Mzp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 27.27)] [SINK PIN] 
             (13) u_logic_Spl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [SINK PIN] 
             (13) u_logic_Gmm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 33.42)] [SINK PIN] 
             (13) u_logic_Fwj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 35.70)] [SINK PIN] 
           (11) cto_buf_drc_15177:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.44, 17.66)] [Net: cts28] [Fanout: 2] 
            (12) cto_buf_drc_15184:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (61.44, 17.66)] [Net: cts35] [Fanout: 8] 
             (13) u_logic_Ccg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.21, 4.23)] [SINK PIN] 
             (13) u_logic_Orj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 12.66)] [SINK PIN] 
             (13) u_logic_J0n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.44, 4.23)] [SINK PIN] 
             (13) u_logic_Kwo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 18.81)] [SINK PIN] 
             (13) u_logic_A9p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 11.13)] [SINK PIN] 
             (13) u_logic_Anq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.81, 12.66)] [SINK PIN] 
             (13) u_logic_Gcr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 21.88)] [SINK PIN] 
             (13) u_logic_Hpd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.95, 9.59)] [SINK PIN] 
            (12) cto_buf_drc_15180:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (48.83, 17.66)] [Net: cts31] [Fanout: 8] 
             (13) u_logic_Arn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.81, 18.81)] [SINK PIN] 
             (13) u_logic_Zpj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 6.52)] [SINK PIN] 
             (13) u_logic_V0k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 4.98)] [SINK PIN] 
             (13) u_logic_Pbl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.50, 5.77)] [SINK PIN] 
             (13) u_logic_J5o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 4.23)] [SINK PIN] 
             (13) u_logic_Fio2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 7.30)] [SINK PIN] 
             (13) u_logic_Naq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 4.98)] [SINK PIN] 
             (13) u_logic_Gfq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 7.30)] [SINK PIN] 
          (10) u_logic_clk_gate_Lpu2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.01, 23.81)] [Net: u_logic_clk_gate_Lpu2z4_reg/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_drc_15208:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (35.39, 20.74)] [Net: cts59] [Fanout: 1] 
            (12) cto_buf_drc_15206:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (29.82, 20.74)] [Net: cts57] [Fanout: 6] 
             (13) cto_buf_drc_15212:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (30.66, 19.20)] [Net: cts63] [Fanout: 4] 
              (14) u_logic_Ohv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 33.42)] [SINK PIN] 
              (14) u_logic_Aru2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 8.84)] [SINK PIN] 
              (14) u_logic_Hbv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.37, 36.49)] [SINK PIN] 
              (14) u_logic_Arv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 9.59)] [SINK PIN] 
             (13) cto_buf_drc_15209:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (22.34, 23.81)] [Net: cts60] [Fanout: 5] 
              (14) ccd_drc_inst_19654:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (13.89, 25.34)] [Net: ccd_drc_1] [Fanout: 4] 
               (15) u_logic_Hmv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 25.74)] [SINK PIN] 
               (15) u_logic_Rvu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 32.63)] [SINK PIN] 
               (15) u_logic_Psv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 36.49)] [SINK PIN] 
               (15) u_logic_Duu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 35.70)] [SINK PIN] 
              (14) u_logic_Psu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 22.66)] [SINK PIN] 
              (14) u_logic_R6v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 14.20)] [SINK PIN] 
              (14) u_logic_F8v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 18.06)] [SINK PIN] 
              (14) u_logic_T9v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.53, 20.34)] [SINK PIN] 
             (13) u_logic_Lpu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 7.30)] [SINK PIN] 
             (13) u_logic_Fxu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.10, 8.06)] [SINK PIN] 
             (13) u_logic_Rvv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 8.06)] [SINK PIN] 
             (13) u_logic_Duv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.10, 8.06)] [SINK PIN] 
           (11) cto_buf_drc_15198:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 23.81)] [Net: cts49] [Fanout: 3] 
            (12) cto_buf_drc_15205:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (62.46, 16.13)] [Net: cts56] [Fanout: 8] 
             (13) u_logic_Dng3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 6.52)] [SINK PIN] 
             (13) u_logic_Vcv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.78, 6.52)] [SINK PIN] 
             (13) u_logic_Kev2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 5.77)] [SINK PIN] 
             (13) u_logic_Zfv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.67, 11.13)] [SINK PIN] 
             (13) u_logic_Djv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.58, 23.42)] [SINK PIN] 
             (13) u_logic_Lpv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 21.88)] [SINK PIN] 
             (13) u_logic_I0e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 9.59)] [SINK PIN] 
             (13) u_logic_Xmf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 15.74)] [SINK PIN] 
            (12) cto_buf_drc_15196:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (45.31, 25.34)] [Net: cts47] [Fanout: 1] 
             (13) cto_buf_drc_15201:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (46.59, 23.81)] [Net: cts52] [Fanout: 4] 
              (14) u_logic_Skv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.41, 8.84)] [SINK PIN] 
              (14) u_logic_Uyu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.94, 8.84)] [SINK PIN] 
              (14) u_logic_J0v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 8.84)] [SINK PIN] 
              (14) u_logic_Y1v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 8.84)] [SINK PIN] 
            (12) buf_drc_cln15200:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (42.50, 25.34)] [Net: cts51] [Fanout: 4] 
             (13) u_logic_Wnv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [SINK PIN] 
             (13) u_logic_N3v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 10.38)] [SINK PIN] 
             (13) u_logic_C5v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 9.59)] [SINK PIN] 
             (13) u_logic_Fxv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.42, 10.38)] [SINK PIN] 
          (10) u_logic_clk_gate_T253z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.26, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258] [ICG] [Fanout: 3] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_91212555:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.73, 26.88)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_610263] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cts_inv_89712540:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (48.19, 19.20)] [Net: u_logic_clk_gate_T253z4_reg/p_abuf0] [Fanout: 9] 
             (13) cto_buf_drc_15677:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (48.58, 19.20)] [Net: cts6] [Fanout: 2] 
              (14) u_logic_Ki53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 15.74)] [SINK PIN] 
              (14) u_logic_Vg53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 14.98)] [SINK PIN] 
             (13) u_logic_T253z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 13.45)] [SINK PIN] 
             (13) u_logic_Na53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 16.52)] [SINK PIN] 
             (13) u_logic_Ay53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 16.52)] [SINK PIN] 
             (13) u_logic_Gf53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 16.52)] [SINK PIN] 
             (13) u_logic_Cc53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.98)] [SINK PIN] 
             (13) u_logic_Na63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 14.98)] [SINK PIN] 
             (13) u_logic_Rd53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.72, 14.20)] [SINK PIN] 
             (13) u_logic_E163z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 26.49)] [SINK PIN] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_91112554:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_510262] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cts_inv_89812541:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (59.46, 22.27)] [Net: u_logic_clk_gate_T253z4_reg/p_abuf1] [Fanout: 9] 
             (13) u_logic_Wu53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 29.56)] [SINK PIN] 
             (13) u_logic_Dq53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 16.52)] [SINK PIN] 
             (13) u_logic_Sr53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 17.27)] [SINK PIN] 
             (13) u_logic_Ht53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.47, 18.06)] [SINK PIN] 
             (13) u_logic_Lw53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 19.59)] [SINK PIN] 
             (13) u_logic_T263z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 22.66)] [SINK PIN] 
             (13) u_logic_Aud3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 15.74)] [SINK PIN] 
             (13) u_logic_Pgf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 19.59)] [SINK PIN] 
             (13) u_logic_Vgg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.62, 15.74)] [SINK PIN] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_92912572:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 29.95)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_910266] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cto_buf_drc_15409:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (33.54, 23.81)] [Net: u_logic_clk_gate_T253z4_reg/cts2] [Fanout: 1] 
             (13) u_logic_clk_gate_T253z4_reg/cts_inv_89612539:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (33.98, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ENCLK] [Fanout: 13] 
              (14) u_logic_Zj53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 26.49)] [SINK PIN] 
              (14) u_logic_I463z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 15.74)] [SINK PIN] 
              (14) u_logic_L763z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 15.74)] [SINK PIN] 
              (14) u_logic_L753z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 35.70)] [SINK PIN] 
              (14) u_logic_Z863z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 17.27)] [SINK PIN] 
              (14) u_logic_Po53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 33.42)] [SINK PIN] 
              (14) u_logic_I453z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 15.74)] [SINK PIN] 
              (14) u_logic_Pz53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 30.34)] [SINK PIN] 
              (14) u_logic_Nl53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 19.59)] [SINK PIN] 
              (14) u_logic_Z853z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.62, 28.81)] [SINK PIN] 
              (14) u_logic_X553z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 28.02)] [SINK PIN] 
              (14) u_logic_Bn53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 22.66)] [SINK PIN] 
              (14) u_logic_X563z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 25.74)] [SINK PIN] 
          (10) u_logic_clk_gate_Cc63z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (45.95, 23.81)] [Net: u_logic_clk_gate_Cc63z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15215:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts66] [Fanout: 7] 
            (12) cto_buf_drc_15223:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.20, 25.34)] [Net: cts74] [Fanout: 6] 
             (13) u_logic_Gf63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 24.95)] [SINK PIN] 
             (13) cto_buf_drc_15225:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.20, 28.42)] [Net: cts76] [Fanout: 1] 
              (14) cto_buf_drc_15229:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (33.54, 31.49)] [Net: cts80] [Fanout: 4] 
               (15) u_logic_Ug63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 34.95)] [SINK PIN] 
               (15) u_logic_Ii63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 32.63)] [SINK PIN] 
               (15) u_logic_Yx63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 34.17)] [SINK PIN] 
               (15) u_logic_Gf73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.81, 38.02)] [SINK PIN] 
             (13) cto_buf_drc_15230:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.22, 19.20)] [Net: cts81] [Fanout: 8] 
              (14) u_logic_Wu63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 19.59)] [SINK PIN] 
              (14) u_logic_Cc63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 10.38)] [SINK PIN] 
              (14) u_logic_Rd63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 11.13)] [SINK PIN] 
              (14) u_logic_Wj63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 11.91)] [SINK PIN] 
              (14) u_logic_It63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.54, 15.74)] [SINK PIN] 
              (14) u_logic_Rd73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 12.66)] [SINK PIN] 
              (14) u_logic_Ii73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
              (14) u_logic_Ug73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 9.59)] [SINK PIN] 
             (13) u_logic_F473z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 28.02)] [SINK PIN] 
             (13) u_logic_Y873z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 28.81)] [SINK PIN] 
             (13) u_logic_Kw63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 21.88)] [SINK PIN] 
            (12) buf_drc_cln15216:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.10, 28.42)] [Net: cts67] [Fanout: 1] 
             (13) cto_buf_drc_15219:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.98, 22.27)] [Net: cts70] [Fanout: 1] 
              (14) cto_buf_drc_15221:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (64.58, 19.20)] [Net: cts72] [Fanout: 8] 
               (15) u_logic_Gfg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 7.30)] [SINK PIN] 
               (15) u_logic_Mz63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.38, 13.45)] [SINK PIN] 
               (15) u_logic_B173z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.84, 7.30)] [SINK PIN] 
               (15) u_logic_Q273z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 8.84)] [SINK PIN] 
               (15) u_logic_U573z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 21.13)] [SINK PIN] 
               (15) u_logic_Cc73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 16.52)] [SINK PIN] 
               (15) u_logic_Lsd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 8.06)] [SINK PIN] 
               (15) u_logic_Aff3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 12.66)] [SINK PIN] 
            (12) buf_drc_cln15217:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.53, 29.95)] [Net: cts68] [Fanout: 4] 
             (13) u_logic_Na73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.30, 28.02)] [SINK PIN] 
             (13) u_logic_Po63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 14.20)] [SINK PIN] 
             (13) u_logic_Eq63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 13.45)] [SINK PIN] 
             (13) u_logic_J773z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 14.20)] [SINK PIN] 
            (12) u_logic_Wj73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 13.45)] [SINK PIN] 
            (12) u_logic_Tr63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 12.66)] [SINK PIN] 
            (12) u_logic_An63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 11.91)] [SINK PIN] 
            (12) u_logic_Ll63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 12.66)] [SINK PIN] 
          (10) u_logic_clk_gate_Ll73z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.14, 22.27)] [Net: u_logic_clk_gate_Ll73z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (44.35, 23.81)] [Net: cts14] [Fanout: 3] 
            (12) cto_buf_drc_15163:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (43.65, 20.74)] [Net: cts15] [Fanout: 8] 
             (13) u_logic_Wj83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 27.27)] [SINK PIN] 
             (13) u_logic_Uu73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.56, 13.45)] [SINK PIN] 
             (13) u_logic_C183z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 13.45)] [SINK PIN] 
             (13) u_logic_Ft83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 12.66)] [SINK PIN] 
             (13) u_logic_Jw73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.89, 13.45)] [SINK PIN] 
             (13) u_logic_Sg83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 12.66)] [SINK PIN] 
             (13) u_logic_Nz73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.92, 12.66)] [SINK PIN] 
             (13) u_logic_Yx73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 12.66)] [SINK PIN] 
            (12) cto_buf_drc_15168:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (37.50, 23.81)] [Net: cts20] [Fanout: 1] 
             (13) cto_buf_drc_15167:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.19, 25.34)] [Net: cts19] [Fanout: 6] 
              (14) cto_buf_drc_15173:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.23, 20.74)] [Net: cts25] [Fanout: 4] 
               (15) u_logic_Dq83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 11.13)] [SINK PIN] 
               (15) u_logic_An73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 14.98)] [SINK PIN] 
               (15) u_logic_R283z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 16.52)] [SINK PIN] 
               (15) u_logic_An83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 14.98)] [SINK PIN] 
              (14) cto_buf_drc_15174:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (23.68, 26.88)] [Net: cts26] [Fanout: 8] 
               (15) u_logic_Hi83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 28.02)] [SINK PIN] 
               (15) u_logic_Rr73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 33.42)] [SINK PIN] 
               (15) u_logic_Po73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 24.95)] [SINK PIN] 
               (15) u_logic_H783z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 33.42)] [SINK PIN] 
               (15) u_logic_Po83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 34.17)] [SINK PIN] 
               (15) u_logic_F483z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.43, 18.81)] [SINK PIN] 
               (15) u_logic_T583z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.11, 21.13)] [SINK PIN] 
               (15) u_logic_Dq73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 34.95)] [SINK PIN] 
              (14) u_logic_Ft73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 9.59)] [SINK PIN] 
              (14) u_logic_Ll73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 9.59)] [SINK PIN] 
              (14) u_logic_Rr83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 9.59)] [SINK PIN] 
              (14) u_logic_Od83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 27.27)] [SINK PIN] 
            (12) cto_buf_drc_15164:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (55.42, 19.20)] [Net: cts16] [Fanout: 1] 
             (13) cto_buf_drc_15166:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (61.95, 16.13)] [Net: cts18] [Fanout: 8] 
              (14) u_logic_Df83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 21.13)] [SINK PIN] 
              (14) u_logic_Wqd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 9.59)] [SINK PIN] 
              (14) u_logic_Zb83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 14.20)] [SINK PIN] 
              (14) u_logic_Rdg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.06, 8.06)] [SINK PIN] 
              (14) u_logic_Ll83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 19.59)] [SINK PIN] 
              (14) u_logic_Ka83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 7.30)] [SINK PIN] 
              (14) u_logic_V883z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 8.84)] [SINK PIN] 
              (14) u_logic_Ldf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 17.27)] [SINK PIN] 
          (10) u_logic_clk_gate_Bk23z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (47.17, 23.81)] [Net: u_logic_clk_gate_Bk23z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15236:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (48.38, 28.42)] [Net: cts86] [Fanout: 3] 
            (12) cto_buf_drc_15242:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.12, 25.34)] [Net: cts92] [Fanout: 8] 
             (13) u_logic_Mi33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.84, 27.27)] [SINK PIN] 
             (13) u_logic_Bk23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 14.98)] [SINK PIN] 
             (13) u_logic_Ql23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 15.74)] [SINK PIN] 
             (13) u_logic_Fn23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 24.95)] [SINK PIN] 
             (13) u_logic_Hq23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [SINK PIN] 
             (13) u_logic_Vr23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.07, 18.06)] [SINK PIN] 
             (13) u_logic_H133z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [SINK PIN] 
             (13) u_logic_Hq33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 14.98)] [SINK PIN] 
            (12) cto_buf_drc_15235:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (50.18, 26.88)] [Net: cts85] [Fanout: 1] 
             (13) cto_buf_drc_15237:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (54.40, 22.27)] [Net: cts87] [Fanout: 12] 
              (14) ccd_drc_inst_19655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (67.33, 20.74)] [Net: ccd_drc_2] [Fanout: 5] 
               (15) u_logic_Zjg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 14.98)] [SINK PIN] 
               (15) u_logic_A933z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.86, 16.52)] [SINK PIN] 
               (15) u_logic_Pa33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 19.59)] [SINK PIN] 
               (15) u_logic_Exd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 20.34)] [SINK PIN] 
               (15) u_logic_Tjf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.90, 20.34)] [SINK PIN] 
              (14) u_logic_Ec33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 24.95)] [SINK PIN] 
              (14) u_logic_Vr33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 15.74)] [SINK PIN] 
              (14) u_logic_If33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 14.98)] [SINK PIN] 
              (14) u_logic_Sz23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 16.52)] [SINK PIN] 
              (14) u_logic_Dy23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 15.74)] [SINK PIN] 
              (14) u_logic_Ow23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.74, 15.74)] [SINK PIN] 
              (14) u_logic_Zu23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 15.74)] [SINK PIN] 
              (14) u_logic_Kt23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.67, 16.52)] [SINK PIN] 
              (14) u_logic_Bk33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.44, 21.88)] [SINK PIN] 
              (14) u_logic_Td33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 20.34)] [SINK PIN] 
              (14) u_logic_L733z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 15.74)] [SINK PIN] 
            (12) cto_buf_drc_15241:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.66, 28.42)] [Net: cts91] [Fanout: 8] 
             (13) u_logic_Xg33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.73, 28.02)] [SINK PIN] 
             (13) u_logic_X533z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 31.10)] [SINK PIN] 
             (13) u_logic_Ql33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 17.27)] [SINK PIN] 
             (13) u_logic_Fn33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 26.49)] [SINK PIN] 
             (13) u_logic_To33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 14.98)] [SINK PIN] 
             (13) u_logic_V233z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.36, 19.59)] [SINK PIN] 
             (13) u_logic_J433z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 23.42)] [SINK PIN] 
             (13) u_logic_To23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 31.88)] [SINK PIN] 
          (10) u_logic_clk_gate_Sa13z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (47.55, 26.88)] [Net: u_logic_clk_gate_Sa13z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15290:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.14, 31.49)] [Net: cts140] [Fanout: 3] 
            (12) cto_buf_drc_15292:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (54.53, 29.95)] [Net: cts142] [Fanout: 8] 
             (13) u_logic_Olg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.53, 17.27)] [SINK PIN] 
             (13) u_logic_Cy13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.50, 19.59)] [SINK PIN] 
             (13) u_logic_Rz13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.08, 18.81)] [SINK PIN] 
             (13) u_logic_G123z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.97, 27.27)] [SINK PIN] 
             (13) u_logic_K423z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.40, 28.81)] [SINK PIN] 
             (13) u_logic_Sa23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.48, 28.81)] [SINK PIN] 
             (13) u_logic_Tyd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 26.49)] [SINK PIN] 
             (13) u_logic_Ilf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 28.81)] [SINK PIN] 
            (12) cto_buf_drc_15289:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (53.76, 28.42)] [Net: cts139] [Fanout: 8] 
             (13) u_logic_V223z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.11, 31.10)] [SINK PIN] 
             (13) u_logic_Ql13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.30, 20.34)] [SINK PIN] 
             (13) u_logic_Fn13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 26.49)] [SINK PIN] 
             (13) u_logic_Uo13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.52, 18.81)] [SINK PIN] 
             (13) u_logic_Jq13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.09, 18.06)] [SINK PIN] 
             (13) u_logic_Z523z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.73, 24.20)] [SINK PIN] 
             (13) u_logic_Mi23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.32, 24.95)] [SINK PIN] 
             (13) u_logic_D923z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.76, 26.49)] [SINK PIN] 
            (12) cto_buf_drc_15294:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (42.11, 31.49)] [Net: cts144] [Fanout: 1] 
             (13) cto_buf_drc_15293:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (37.82, 29.95)] [Net: cts143] [Fanout: 9] 
              (14) u_logic_Sa13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 21.13)] [SINK PIN] 
              (14) cto_buf_drc_15295:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (33.34, 29.95)] [Net: cts145] [Fanout: 8] 
               (15) u_logic_O723z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 28.81)] [SINK PIN] 
               (15) u_logic_Yg13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 29.56)] [SINK PIN] 
               (15) u_logic_Ow13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 35.70)] [SINK PIN] 
               (15) u_logic_Hc23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 18.06)] [SINK PIN] 
               (15) u_logic_Wd23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 24.95)] [SINK PIN] 
               (15) u_logic_Yg23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 22.66)] [SINK PIN] 
               (15) u_logic_Kf23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 16.52)] [SINK PIN] 
               (15) u_logic_Kf13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 34.95)] [SINK PIN] 
              (14) u_logic_Av13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 23.42)] [SINK PIN] 
              (14) u_logic_Mt13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 20.34)] [SINK PIN] 
              (14) u_logic_Yr13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 25.74)] [SINK PIN] 
              (14) u_logic_Bk13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.46, 18.81)] [SINK PIN] 
              (14) u_logic_Mi13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 18.81)] [SINK PIN] 
              (14) u_logic_Wd13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.42, 27.27)] [SINK PIN] 
              (14) u_logic_Hc13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 19.59)] [SINK PIN] 
          (10) u_logic_clk_gate_Yd03z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.64, 26.88)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Yd03z4_reg/cts_buf_124612889:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (49.79, 29.95)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3710294] [Fanout: 2] 
            (12) u_logic_clk_gate_Yd03z4_reg/cts_inv_121412857:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (55.81, 26.88)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3010287] [Fanout: 2] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_120012843:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 29.95)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf2] [Fanout: 1] 
              (14) u_logic_Tz03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 28.81)] [SINK PIN] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_119912842:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (55.68, 22.27)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf1] [Fanout: 12] 
              (14) ccd_drc_inst_19653:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (59.01, 17.66)] [Net: ccd_drc_0] [Fanout: 4] 
               (15) u_logic_P9h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.03, 18.06)] [SINK PIN] 
               (15) u_logic_Pw03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.57, 14.20)] [SINK PIN] 
               (15) u_logic_F8e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 14.20)] [SINK PIN] 
               (15) u_logic_Avg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.95, 14.98)] [SINK PIN] 
              (14) u_logic_Skh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 17.27)] [SINK PIN] 
              (14) u_logic_Fli3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 18.81)] [SINK PIN] 
              (14) u_logic_M413z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.78, 28.02)] [SINK PIN] 
              (14) u_logic_Wo03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 17.27)] [SINK PIN] 
              (14) u_logic_Arh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.31, 18.06)] [SINK PIN] 
              (14) u_logic_Ftf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 26.49)] [SINK PIN] 
              (14) u_logic_I113z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.15, 18.06)] [SINK PIN] 
              (14) u_logic_Ixh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 26.49)] [SINK PIN] 
              (14) u_logic_Hn03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.23, 18.06)] [SINK PIN] 
              (14) u_logic_Ey03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 28.02)] [SINK PIN] 
              (14) u_logic_Kzf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.73, 28.02)] [SINK PIN] 
            (12) u_logic_clk_gate_Yd03z4_reg/cts_inv_123312876:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.16, 33.02)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3310290] [Fanout: 2] 
             (13) u_logic_clk_gate_Yd03z4_reg/cto_buf_drc_15348:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.45, 20.74)] [Net: u_logic_clk_gate_Yd03z4_reg/cts0] [Fanout: 1] 
              (14) u_logic_clk_gate_Yd03z4_reg/cts_inv_119712840:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (40.32, 22.27)] [Net: u_logic_clk_gate_Yd03z4_reg/ENCLK] [Fanout: 9] 
               (15) u_logic_Zr03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 22.66)] [SINK PIN] 
               (15) u_logic_B613z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 18.06)] [SINK PIN] 
               (15) u_logic_Fre3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 20.34)] [SINK PIN] 
               (15) u_logic_Q713z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 23.42)] [SINK PIN] 
               (15) u_logic_E913z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
               (15) u_logic_Sl03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 17.27)] [SINK PIN] 
               (15) u_logic_Nf03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 17.27)] [SINK PIN] 
               (15) u_logic_Y6i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 14.98)] [SINK PIN] 
               (15) u_logic_Yd03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 17.27)] [SINK PIN] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_119812841:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (35.65, 33.02)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf0] [Fanout: 7] 
              (14) u_logic_Ch03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 31.88)] [SINK PIN] 
              (14) u_logic_Bv03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 37.24)] [SINK PIN] 
              (14) u_logic_X213z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 36.49)] [SINK PIN] 
              (14) u_logic_Qi03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.68, 35.70)] [SINK PIN] 
              (14) u_logic_Ek03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.06, 32.63)] [SINK PIN] 
              (14) u_logic_Nt03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 32.63)] [SINK PIN] 
              (14) u_logic_Lq03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 31.10)] [SINK PIN] 
          (10) u_logic_clk_gate_Ehz2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.19, 26.88)] [Net: u_logic_clk_gate_Ehz2z4_reg/p_abuf0] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15280:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (50.69, 28.42)] [Net: cts130] [Fanout: 2] 
            (12) cto_buf_drc_15281:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (56.06, 22.27)] [Net: cts131] [Fanout: 6] 
             (13) u_logic_Vzz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.42, 19.59)] [SINK PIN] 
             (13) cto_buf_drc_15284:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (47.81, 16.13)] [Net: cts134] [Fanout: 5] 
              (14) u_logic_J5i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 13.45)] [SINK PIN] 
              (14) u_logic_Ehz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 14.20)] [SINK PIN] 
              (14) u_logic_Tiz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.89, 15.74)] [SINK PIN] 
              (14) u_logic_Yoz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 14.20)] [SINK PIN] 
              (14) u_logic_Rtz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 23.42)] [SINK PIN] 
             (13) u_logic_clk_gate_Ehz2z4_reg/cts_buf_136013003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (53.89, 25.34)] [Net: u_logic_clk_gate_Ehz2z4_reg/ENCLK] [Fanout: 12] 
              (14) u_logic_A8h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.57, 22.66)] [SINK PIN] 
              (14) u_logic_Qji3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 23.42)] [SINK PIN] 
              (14) u_logic_Lph3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.95, 26.49)] [SINK PIN] 
              (14) u_logic_Csz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.57, 24.20)] [SINK PIN] 
              (14) u_logic_Djh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.79, 22.66)] [SINK PIN] 
              (14) u_logic_Nqz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 20.34)] [SINK PIN] 
              (14) u_logic_O403z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 19.59)] [SINK PIN] 
              (14) u_logic_Vxf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.49, 24.95)] [SINK PIN] 
              (14) u_logic_K103z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.53, 28.02)] [SINK PIN] 
              (14) u_logic_Q6e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.73, 27.27)] [SINK PIN] 
              (14) u_logic_Tvh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.21, 27.27)] [SINK PIN] 
              (14) u_logic_Qrf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 27.27)] [SINK PIN] 
             (13) u_logic_Ltg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.53, 20.34)] [SINK PIN] 
             (13) u_logic_S703z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.58, 26.49)] [SINK PIN] 
             (13) u_logic_Z203z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.96, 27.27)] [SINK PIN] 
            (12) cto_buf_drc_15285:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.98, 28.42)] [Net: cts135] [Fanout: 1] 
             (13) cto_buf_drc_15287:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (34.18, 28.42)] [Net: cts137] [Fanout: 11] 
              (14) u_logic_D603z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 27.27)] [SINK PIN] 
              (14) u_logic_Ikz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 23.42)] [SINK PIN] 
              (14) u_logic_Knz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 34.17)] [SINK PIN] 
              (14) u_logic_Hyz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
              (14) u_logic_H903z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 17.27)] [SINK PIN] 
              (14) u_logic_Wa03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.81, 28.02)] [SINK PIN] 
              (14) u_logic_Kc03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.64, 21.13)] [SINK PIN] 
              (14) u_logic_Rpe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 19.59)] [SINK PIN] 
              (14) u_logic_Fvz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.18, 21.88)] [SINK PIN] 
              (14) u_logic_Twz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 29.56)] [SINK PIN] 
              (14) u_logic_Wlz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 34.95)] [SINK PIN] 
          (10) u_logic_clk_gate_Cgt2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.29, 19.20)] [Net: u_logic_clk_gate_Cgt2z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15266:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (47.30, 19.20)] [Net: cts116] [Fanout: 2] 
            (12) cto_buf_drc_15267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (48.96, 14.59)] [Net: cts117] [Fanout: 9] 
             (13) cto_buf_drc_15270:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (52.54, 14.59)] [Net: cts120] [Fanout: 8] 
              (14) u_logic_M3u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 7.30)] [SINK PIN] 
              (14) u_logic_Hqg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.82, 8.06)] [SINK PIN] 
              (14) u_logic_Bqf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 14.98)] [SINK PIN] 
              (14) u_logic_M3e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 9.59)] [SINK PIN] 
              (14) u_logic_Cgu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 15.74)] [SINK PIN] 
              (14) u_logic_U9u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 15.74)] [SINK PIN] 
              (14) u_logic_Q6u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 13.45)] [SINK PIN] 
              (14) u_logic_B5u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.98, 8.06)] [SINK PIN] 
             (13) u_logic_Wnu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 7.30)] [SINK PIN] 
             (13) u_logic_Jbu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 6.52)] [SINK PIN] 
             (13) u_logic_Tvt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 8.06)] [SINK PIN] 
             (13) u_logic_Eut2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.43, 7.30)] [SINK PIN] 
             (13) u_logic_Pst2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 5.77)] [SINK PIN] 
             (13) u_logic_Art2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.06, 8.06)] [SINK PIN] 
             (13) u_logic_Lpt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 9.59)] [SINK PIN] 
             (13) u_logic_Wnt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.15, 8.06)] [SINK PIN] 
            (12) cto_buf_drc_15272:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.38, 19.20)] [Net: cts122] [Fanout: 2] 
             (13) cto_buf_drc_15275:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (35.39, 16.13)] [Net: cts125] [Fanout: 8] 
              (14) u_logic_F8u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 30.34)] [SINK PIN] 
              (14) u_logic_Cgt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 8.84)] [SINK PIN] 
              (14) u_logic_Rht2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 10.38)] [SINK PIN] 
              (14) u_logic_Ixt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 13.45)] [SINK PIN] 
              (14) u_logic_Rhu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 10.38)] [SINK PIN] 
              (14) u_logic_Imu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 8.84)] [SINK PIN] 
              (14) u_logic_Uku2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 8.84)] [SINK PIN] 
              (14) u_logic_Neu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 29.56)] [SINK PIN] 
             (13) cto_buf_drc_15277:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (23.68, 25.34)] [Net: cts127] [Fanout: 8] 
              (14) u_logic_Ycu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 25.74)] [SINK PIN] 
              (14) u_logic_Gjt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 23.42)] [SINK PIN] 
              (14) u_logic_Imt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 31.10)] [SINK PIN] 
              (14) u_logic_Y1u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 28.02)] [SINK PIN] 
              (14) u_logic_Gju2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 28.81)] [SINK PIN] 
              (14) u_logic_Wyt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.86, 18.81)] [SINK PIN] 
              (14) u_logic_K0u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 23.42)] [SINK PIN] 
              (14) u_logic_Ukt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.67, 31.10)] [SINK PIN] 
          (10) u_logic_clk_gate_D7k2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.26, 23.81)] [Net: u_logic_clk_gate_D7k2z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15260:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (48.90, 22.27)] [Net: cts110] [Fanout: 9] 
            (12) cto_buf_drc_15262:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (56.83, 25.34)] [Net: cts112] [Fanout: 8] 
             (13) u_logic_M0i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 23.42)] [SINK PIN] 
             (13) u_logic_R6n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 18.81)] [SINK PIN] 
             (13) u_logic_S2p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 23.42)] [SINK PIN] 
             (13) u_logic_Oir2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.46, 24.95)] [SINK PIN] 
             (13) u_logic_Ibe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.35, 23.42)] [SINK PIN] 
             (13) u_logic_Uuf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.61, 23.42)] [SINK PIN] 
             (13) u_logic_Eyg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.47, 14.20)] [SINK PIN] 
             (13) u_logic_Tch3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.45, 18.81)] [SINK PIN] 
            (12) u_logic_Ixn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 30.34)] [SINK PIN] 
            (12) u_logic_O2g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.12, 28.02)] [SINK PIN] 
            (12) u_logic_Joi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 19.59)] [SINK PIN] 
            (12) u_logic_Euh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.58, 18.81)] [SINK PIN] 
            (12) u_logic_Rbo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 23.42)] [SINK PIN] 
            (12) u_logic_Xhl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 16.52)] [SINK PIN] 
            (12) u_logic_D7k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.82, 18.81)] [SINK PIN] 
            (12) cto_buf_drc_15263:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.03, 22.27)] [Net: cts113] [Fanout: 15] 
             (13) u_logic_U5q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 26.49)] [SINK PIN] 
             (13) u_logic_X6m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 31.88)] [SINK PIN] 
             (13) u_logic_Mvm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.82, 28.81)] [SINK PIN] 
             (13) u_logic_Cmn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.05, 23.42)] [SINK PIN] 
             (13) u_logic_Noo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.20)] [SINK PIN] 
             (13) u_logic_Eyr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 21.88)] [SINK PIN] 
             (13) u_logic_Rds2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 22.66)] [SINK PIN] 
             (13) u_logic_Mcz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 32.63)] [SINK PIN] 
             (13) u_logic_Aez2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 15.74)] [SINK PIN] 
             (13) u_logic_Pfz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 21.88)] [SINK PIN] 
             (13) u_logic_Wnh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.89, 14.98)] [SINK PIN] 
             (13) u_logic_Cai3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 14.98)] [SINK PIN] 
             (13) u_logic_Hue3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 20.34)] [SINK PIN] 
             (13) u_logic_Wmp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 21.13)] [SINK PIN] 
             (13) u_logic_I7r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 34.17)] [SINK PIN] 
       (7) u_logic_clk_gate_Fpi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.54, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338] [ICG] [Fanout: 1] 
        (8) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.86, 20.74)] [Net: u_logic_clk_gate_Fpi2z4_reg/cts0] [Fanout: 2] 
         (9) u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 28.42)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_10410361] [Fanout: 2] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8910346] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 26.88)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8510342] [Fanout: 1] 
            (12) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 22.27)] [Net: u_logic_clk_gate_Fpi2z4_reg/ENCLK] [Fanout: 10] 
             (13) u_logic_Skm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.67, 29.56)] [SINK PIN] 
             (13) u_logic_Ruj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 30.34)] [SINK PIN] 
             (13) u_logic_Ajn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 29.56)] [SINK PIN] 
             (13) u_logic_V3m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 27.27)] [SINK PIN] 
             (13) u_logic_Q2q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 26.49)] [SINK PIN] 
             (13) u_logic_Eol2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 23.42)] [SINK PIN] 
             (13) u_logic_G4r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 21.88)] [SINK PIN] 
             (13) u_logic_Ksm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.05, 12.66)] [SINK PIN] 
             (13) u_logic_Oas2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 14.98)] [SINK PIN] 
             (13) u_logic_Ujp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 17.27)] [SINK PIN] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cts_inv_229613939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.35, 25.34)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_10010357] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_228713930:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.00, 22.27)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_9810355] [Fanout: 1] 
            (12) u_logic_clk_gate_Fpi2z4_reg/cts_inv_227813921:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (63.49, 19.20)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_9610353] [Fanout: 2] 
             (13) u_logic_clk_gate_Fpi2z4_reg/cts_inv_224013883:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8710344] [Fanout: 1] 
              (14) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222313866:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (55.68, 14.59)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf2] [Fanout: 5] 
               (15) u_logic_Eun2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 20.34)] [SINK PIN] 
               (15) u_logic_Z3k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.59, 8.06)] [SINK PIN] 
               (15) u_logic_Tel2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 8.06)] [SINK PIN] 
               (15) u_logic_N8o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 5.77)] [SINK PIN] 
               (15) u_logic_Rdq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 8.84)] [SINK PIN] 
             (13) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15323:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (65.79, 20.74)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf0] [Fanout: 8] 
              (14) u_logic_B5e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.62, 10.38)] [SINK PIN] 
              (14) u_logic_N3n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.71, 4.98)] [SINK PIN] 
              (14) u_logic_Wrg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 5.77)] [SINK PIN] 
              (14) u_logic_Eqq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 6.52)] [SINK PIN] 
              (14) u_logic_Ecp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.26, 10.38)] [SINK PIN] 
              (14) u_logic_Kfr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 16.52)] [SINK PIN] 
              (14) u_logic_Ozo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 17.27)] [SINK PIN] 
              (14) u_logic_Fpi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 14.20)] [SINK PIN] 
         (9) u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (45.63, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8810345] [Fanout: 1] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (43.46, 16.13)] [Net: u_logic_clk_gate_Fpi2z4_reg/cts1] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.26, 14.59)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf1] [Fanout: 9] 
            (12) u_logic_Lqr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [SINK PIN] 
            (12) u_logic_Vhk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 13.45)] [SINK PIN] 
            (12) u_logic_W5s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 11.91)] [SINK PIN] 
            (12) u_logic_Cvr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 11.91)] [SINK PIN] 
            (12) u_logic_Isi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 12.66)] [SINK PIN] 
            (12) u_logic_F9j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 8.84)] [SINK PIN] 
            (12) u_logic_Kiq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.44, 10.38)] [SINK PIN] 
            (12) u_logic_Jlo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 10.38)] [SINK PIN] 
            (12) u_logic_Vuo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 12.66)] [SINK PIN] 

Printing structure of HCLK (mode mode_norm.fast.RCmin_bc) at root pin HCLK:
(0) HCLK [in Port] [Location (42.50, 77.55)] [Net: HCLK] [Fanout: 1] 
 (1) cts_inv_294214585:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (44.67, 74.50)] [Net: ctsbuf_net_22410481] [Fanout: 2] 
  (2) cts_inv_293014573:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.19, 65.28)] [Net: ctsbuf_net_22110478] [Fanout: 2] 
   (3) ctobgt_inst_16172:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.18, 66.82)] [Net: ctobgt_2] [Fanout: 1] 
    (4) cts_inv_292114564:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.13, 63.74)] [Net: ctsbuf_net_21910476] [Fanout: 1] 
     (5) cts_inv_290814551:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.97, 68.35)] [Net: ctsbuf_net_21610473] [Fanout: 2] 
      (6) cts_inv_283914482:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 76.03)] [Net: ctsbuf_net_20010457] [Fanout: 1] 
       (7) cts_inv_277314416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (59.52, 76.03)] [Net: ctsbuf_net_18610443] [Fanout: 1] 
        (8) cts_inv_274814391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (62.72, 71.42)] [Net: ctsbuf_net_18010437] [Fanout: 1] 
         (9) cts_inv_272514368:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (67.58, 71.42)] [Net: ctsbuf_net_17610433] [Fanout: 1] 
          (10) cts_inv_270114344:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (67.20, 76.03)] [Net: ctsbuf_net_17110428] [Fanout: 1] 
           (11) cto_buf_drc_15232:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (68.35, 76.03)] [Net: cts82] [Fanout: 3] 
            (12) cto_buf_drc_15347:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (70.91, 72.96)] [Net: cts176] [Fanout: 1] 
             (13) cts_inv_254814191:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (69.50, 69.89)] [Net: ctsbuf_net_14010397] [Fanout: 22] 
              (14) u_logic_Oar2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.57, 69.48)] [SINK PIN] 
              (14) u_logic_Yvb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.15)] [SINK PIN] 
              (14) u_logic_Zqb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.62, 64.87)] [SINK PIN] 
              (14) u_logic_C7f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.19, 64.87)] [SINK PIN] 
              (14) u_logic_W5c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.98, 65.68)] [SINK PIN] 
              (14) u_logic_Rnb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.37, 67.22)] [SINK PIN] 
              (14) u_logic_Y9l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.30, 67.95)] [SINK PIN] 
              (14) u_logic_Q0f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.79, 69.48)] [SINK PIN] 
              (14) u_logic_I6h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.55, 73.36)] [SINK PIN] 
              (14) u_logic_Q4h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.75, 73.36)] [SINK PIN] 
              (14) u_logic_Wuq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.64, 70.29)] [SINK PIN] 
              (14) u_logic_Etq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.28, 71.02)] [SINK PIN] 
              (14) u_logic_Rym2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.69, 72.55)] [SINK PIN] 
              (14) u_logic_Lul2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.24, 71.02)] [SINK PIN] 
              (14) u_logic_T8f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.40, 64.15)] [SINK PIN] 
              (14) u_logic_Qsb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.60, 69.48)] [SINK PIN] 
              (14) u_logic_O2c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 74.09)] [SINK PIN] 
              (14) u_logic_Vac3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.35, 66.41)] [SINK PIN] 
              (14) u_logic_F4c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.49, 72.55)] [SINK PIN] 
              (14) u_logic_W8r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 71.83)] [SINK PIN] 
              (14) u_logic_X0c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.42, 67.22)] [SINK PIN] 
              (14) u_logic_Gzb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.74, 68.76)] [SINK PIN] 
            (12) cto_buf_drc_15308:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (75.58, 66.82)] [Net: cts155] [Fanout: 1] 
             (13) cts_inv_263614279:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (74.88, 60.67)] [Net: ctsbuf_net_15510412] [Fanout: 3] 
              (14) u_logic_clk_gate_B1a3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (60.67, 60.67)] [Net: u_logic_clk_gate_B1a3z4_reg/ENCLK] [ICG] [Fanout: 1] 
               (15) cto_buf_drc_15676:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (61.76, 60.67)] [Net: cts3] [Fanout: 2] 
                (16) cto_buf_drc_15320:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (62.02, 62.21)] [Net: cts160] [Fanout: 10] 
                 (17) u_logic_Tna3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.54, 58.73)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ztc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 55.66)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Lee3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 64.87)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_H2f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.41, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ylc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Dpc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.88, 64.15)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Bec3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 56.47)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Vve3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.31, 63.34)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_D4g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.36, 64.87)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Tqc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 63.34)] [BALANCE PIN] [Offset values] 
                (16) cto_buf_drc_15319:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (62.40, 60.67)] [Net: cts159] [Fanout: 10] 
                 (17) u_logic_S5b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (55.94, 59.54)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Qfc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.94, 57.19)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jkc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.43, 61.80)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Uic3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.14, 56.47)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Fhc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 55.66)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Mcc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.43, 61.08)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jsc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.82, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nnc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.26, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_B1a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 62.61)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_P2a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 63.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_L8m2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (68.42, 56.06)] [Net: u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297] [ICG] [Fanout: 1] 
               (15) u_logic_clk_gate_L8m2z4_reg/cto_buf_drc_15321:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (69.50, 56.06)] [Net: u_logic_clk_gate_L8m2z4_reg/p_abuf0] [Fanout: 3] 
                (16) u_logic_clk_gate_L8m2z4_reg/cts_buf_168513328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (68.03, 57.60)] [Net: u_logic_clk_gate_L8m2z4_reg/ENCLK] [Fanout: 22] 
                 (17) u_logic_Kxe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 57.21)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jca3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 52.60)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Cma3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 51.85)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Bge3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 52.60)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Qfa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 53.38)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Wia3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 63.35)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nfb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 61.82)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_D4a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.48, 54.92)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J7b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 61.82)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_U5a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.86, 62.60)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Aea3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 54.92)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ieh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Taa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 60.28)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Gha3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.89, 60.28)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_I1h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Mka3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 59.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Xyn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_W3f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 59.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_L7a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 55.67)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_B2i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 50.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_T5g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 54.92)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_C9a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 51.06)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Gdo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 47.24)] [BALANCE PIN] [Offset values] 
                (16) u_logic_L8m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 47.99)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_O0o2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (69.63, 54.53)] [Net: u_logic_clk_gate_O0o2z4_reg/cts0] [ICG] [Fanout: 1] 
               (15) u_logic_clk_gate_O0o2z4_reg/cto_buf_drc_15322:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (70.91, 54.53)] [Net: u_logic_clk_gate_O0o2z4_reg/ENCLK] [Fanout: 24] 
                (16) u_logic_Ogo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 51.06)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Xeo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 49.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_O0o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 51.06)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Iua3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 57.21)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Gza3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 59.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Uei3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.70, 54.92)] [BALANCE PIN] [Offset values] 
                (16) u_logic_F2o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 56.46)] [BALANCE PIN] [Offset values] 
                (16) u_logic_C4b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 55.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_M2b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 57.21)] [BALANCE PIN] [Offset values] 
                (16) u_logic_W0b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.30, 58.74)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Qxa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.30, 55.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Z8b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.93, 59.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Dhb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.36, 57.99)] [BALANCE PIN] [Offset values] 
                (16) u_logic_She3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 54.14)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Aze3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 58.74)] [BALANCE PIN] [Offset values] 
                (16) u_logic_M5f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 57.99)] [BALANCE PIN] [Offset values] 
                (16) u_logic_K7g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 54.92)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ara3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 51.85)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Rsa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.54, 53.38)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Zva3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 55.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Z2h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 49.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Jpa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 50.31)] [BALANCE PIN] [Offset values] 
                (16) u_logic_S3i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.51, 52.60)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ddi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 54.92)] [BALANCE PIN] [Offset values] 
            (12) cts_inv_263914282:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (67.20, 68.35)] [Net: ctsbuf_net_15810415] [Fanout: 2] 
             (13) cts_inv_256514208:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (63.36, 71.42)] [Net: ctsbuf_net_14310400] [Fanout: 1] 
              (14) cts_inv_254714190:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (63.87, 63.74)] [Net: ctsbuf_net_13910396] [Fanout: 12] 
               (15) u_logic_Hub3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.77, 66.41)] [SINK PIN] 
               (15) u_logic_Ypi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.41, 50.32)] [SINK PIN] 
               (15) u_logic_K3l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.10, 53.40)] [SINK PIN] 
               (15) u_logic_Pxb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.62, 60.27)] [SINK PIN] 
               (15) u_logic_Ipb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.13, 60.27)] [SINK PIN] 
               (15) u_logic_Gxk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.59, 61.08)] [SINK PIN] 
               (15) u_logic_V3o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.18, 59.54)] [SINK PIN] 
               (15) u_logic_N7c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.74, 63.34)] [SINK PIN] 
               (15) u_logic_E9c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.34, 67.95)] [SINK PIN] 
               (15) u_logic_Jje3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.50, 64.87)] [SINK PIN] 
               (15) u_logic_Qnn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 67.22)] [SINK PIN] 
               (15) u_logic_Ble3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.02, 66.41)] [SINK PIN] 
             (13) u_logic_clk_gate_R0t2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (60.86, 57.60)] [Net: u_logic_clk_gate_R0t2z4_reg/ENCLK] [ICG] [Fanout: 3] 
              (14) u_logic_Adt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.16, 60.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_R0t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.20, 54.93)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Mbt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 59.54)] [BALANCE PIN] [Offset values] 
      (6) cts_inv_284014483:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (48.58, 76.03)] [Net: ctsbuf_net_20110458] [Fanout: 2] 
       (7) cts_inv_272614369:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 60.67)] [Net: ctsbuf_net_17710434] [Fanout: 1] 
        (8) cts_inv_270014343:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (48.00, 56.06)] [Net: ctsbuf_net_17010427] [Fanout: 2] 
         (9) ctobgt_inst_16171:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (57.15, 43.78)] [Net: ctobgt_1] [Fanout: 1] 
          (10) cts_inv_267914322:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.10, 43.78)] [Net: ctsbuf_net_16510422] [Fanout: 2] 
           (11) clk_gate_u_logic_Omk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (58.75, 45.31)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387] [ICG] [Fanout: 1] 
            (12) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15298:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (58.62, 46.85)] [Net: clk_gate_u_logic_Omk2z4_reg/cts0] [Fanout: 2] 
             (13) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (58.37, 51.46)] [Net: clk_gate_u_logic_Omk2z4_reg/cts1] [Fanout: 1] 
              (14) clk_gate_u_logic_Omk2z4_reg/cts_inv_245214095:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 49.92)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13310390] [Fanout: 1] 
               (15) clk_gate_u_logic_Omk2z4_reg/cto_buf_drc_15407:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (54.27, 48.38)] [Net: clk_gate_u_logic_Omk2z4_reg/cts2] [Fanout: 1] 
                (16) clk_gate_u_logic_Omk2z4_reg/cts_inv_244314086:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (51.78, 46.85)] [Net: clk_gate_u_logic_Omk2z4_reg/p_abuf0] [Fanout: 15] 
                 (17) u_logic_Omk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.95, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Fcj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.78, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_V4d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 41.85)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Vvx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.70, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Xsx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jex2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 41.85)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ycx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.14, 42.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nbx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.58, 42.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Cax2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 43.38)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_R8x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 46.46)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G7x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 49.53)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J4x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.31, 47.24)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Xyk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 47.99)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Jux2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 48.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J0l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 50.31)] [BALANCE PIN] [Offset values] 
             (13) clk_gate_u_logic_Omk2z4_reg/cts_inv_245114094:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (63.36, 45.31)] [Net: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13210389] [Fanout: 1] 
              (14) clk_gate_u_logic_Omk2z4_reg/cts_inv_244214085:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (68.74, 43.78)] [Net: clk_gate_u_logic_Omk2z4_reg/ENCLK] [Fanout: 16] 
               (15) u_logic_Rix2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 44.92)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Bnx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 38.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Plx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zjq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B9g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 40.31)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Jwf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 41.10)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Foe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 42.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zpx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 47.99)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Lrx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 47.24)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ufx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 46.46)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fhx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 45.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dkx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.95, 42.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tme3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 43.38)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gmd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 46.46)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Nox2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.34, 45.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kaf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.42, 45.70)] [BALANCE PIN] [Offset values] 
           (11) clk_gate_u_logic_V1l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (53.70, 34.56)] [Net: clk_gate_u_logic_V1l2z4_reg/ENCLK] [ICG] [Fanout: 2] 
            (12) ctobgt_inst_16170:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.92, 37.63)] [Net: ctobgt_0] [Fanout: 1] 
             (13) cto_buf_drc_15299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (55.87, 34.56)] [Net: cts147] [Fanout: 1] 
              (14) cto_buf_drc_15303:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (48.45, 34.56)] [Net: cts151] [Fanout: 8] 
               (15) u_logic_Cqo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 31.88)] [BALANCE PIN] [Offset values] 
               (15) cto_buf_drc_15304:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (41.66, 36.10)] [Net: cts152] [Fanout: 6] 
                (16) u_logic_Efp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 34.17)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Iwp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 36.49)] [BALANCE PIN] [Offset values] 
                (16) u_logic_U4z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.00, 38.02)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Jw93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 38.02)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Xx93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 37.24)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ovc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_V1l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 34.17)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rhi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ohh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.62, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_G1s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.82, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_I793z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.90, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U593z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.10, 31.88)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (55.23, 34.56)] [Net: cts148] [Fanout: 1] 
             (13) cto_buf_drc_15302:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (62.27, 33.02)] [Net: cts150] [Fanout: 13] 
              (14) u_logic_Hak2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Llq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zfh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Q7j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Lgi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_S8k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.92, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Dkr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.65, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Slr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.63, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ym93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_H4p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_W5p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L7p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tzg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.40, 30.34)] [BALANCE PIN] [Offset values] 
         (9) cto_buf_drc_15306:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.14, 51.46)] [Net: cts154] [Fanout: 1] 
          (10) cts_inv_263714280:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 48.38)] [Net: ctsbuf_net_15610413] [Fanout: 1] 
           (11) cto_buf_drc_15311:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.23, 46.85)] [Net: cts156] [Fanout: 1] 
            (12) cts_inv_261314256:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 45.31)] [Net: ctsbuf_net_15110408] [Fanout: 1] 
             (13) cts_inv_259414237:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 43.78)] [Net: ctsbuf_net_14610403] [Fanout: 6] 
              (14) u_logic_Npk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 45.72)] [SINK PIN] 
              (14) u_logic_clk_gate_Rni2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.00, 40.70)] [Net: u_logic_clk_gate_Rni2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_Wzy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 41.85)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rni2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 38.78)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Sjj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fgm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 41.85)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_Svk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (16.90, 39.17)] [Net: u_logic_clk_gate_Svk2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_H3d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.26, 38.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Svk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 39.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yaz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 38.78)] [BALANCE PIN] [Offset values] 
               (15) u_logic_T1d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.83, 38.78)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_Fzl2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.92, 42.24)] [Net: u_logic_clk_gate_Fzl2z4_reg/ENCLK] [ICG] [Fanout: 4] 
               (15) u_logic_Uup2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 43.38)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qzq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.58, 42.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fzl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 41.85)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zcn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 43.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nsk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
              (14) u_logic_Emi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.13, 46.44)] [SINK PIN] 
       (7) cts_inv_282114464:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.77, 76.03)] [Net: ctsbuf_net_19610453] [Fanout: 1] 
        (8) cts_inv_279614439:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (44.16, 69.89)] [Net: ctsbuf_net_19010447] [Fanout: 1] 
         (9) cts_inv_277214415:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 63.74)] [Net: ctsbuf_net_18510442] [Fanout: 2] 
          (10) u_logic_clk_gate_J6i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (40.96, 51.46)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_J6i2z4_reg/cto_buf_drc_14652:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.05, 51.46)] [Net: u_logic_clk_gate_J6i2z4_reg/cts0] [Fanout: 3] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_241514058:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (41.98, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_12610383] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cto_buf_drc_15307:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (53.06, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/cts1] [Fanout: 1] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_237914022:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 48.38)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11710374] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_236514008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (59.84, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11310370] [Fanout: 1] 
                (16) u_logic_clk_gate_J6i2z4_reg/cts_inv_234613989:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (63.49, 43.78)] [Net: u_logic_clk_gate_J6i2z4_reg/ENCLK] [Fanout: 9] 
                 (17) u_logic_J6i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.57, 50.32)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Y8q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 32.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_J7q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 33.42)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Szr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 32.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_B6j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 34.95)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Rkd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 34.17)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Wce3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 34.95)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Y9t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.26, 52.59)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Ffs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.80, 51.86)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_239314036:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 56.06)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_12110378] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cts_inv_238014023:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 62.21)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11810375] [Fanout: 2] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236614009:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 65.28)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11410371] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234813991:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (36.35, 63.74)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf1] [Fanout: 20] 
                (16) u_logic_Vaw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.94, 65.68)] [BALANCE PIN] [Offset values] 
                (16) u_logic_O5t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.42, 60.28)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Wai2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 58.74)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Pet2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 59.54)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ark2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 64.15)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Z7i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 59.53)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Y6t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 67.22)] [BALANCE PIN] [Offset values] 
                (16) u_logic_L8t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 64.87)] [BALANCE PIN] [Offset values] 
                (16) u_logic_S4w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 65.68)] [BALANCE PIN] [Offset values] 
                (16) u_logic_C3w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 59.54)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Wxp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 60.27)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Aii3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 68.76)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Jcw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 69.50)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Tyx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 65.67)] [BALANCE PIN] [Offset values] 
                (16) u_logic_G9w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 66.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Hxx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 64.89)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Rbi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 64.89)] [BALANCE PIN] [Offset values] 
                (16) u_logic_U5x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 64.87)] [BALANCE PIN] [Offset values] 
                (16) u_logic_I6w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 64.15)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Thm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 62.61)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236714010:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 60.67)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11510372] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234913992:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf2] [Fanout: 7] 
                (16) u_logic_Gci2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 46.46)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Zei2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.42, 47.25)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Idk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Mjl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.34, 54.12)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Lz93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 54.93)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Kop2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 54.12)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Igi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 47.24)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_J6i2z4_reg/cts_inv_239114034:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 52.99)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11910376] [Fanout: 1] 
             (13) u_logic_clk_gate_J6i2z4_reg/cts_inv_237814021:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 48.38)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11610373] [Fanout: 1] 
              (14) u_logic_clk_gate_J6i2z4_reg/cts_inv_236414007:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (24.96, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_11210369] [Fanout: 1] 
               (15) u_logic_clk_gate_J6i2z4_reg/cts_inv_234713990:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (22.46, 43.78)] [Net: u_logic_clk_gate_J6i2z4_reg/p_abuf0] [Fanout: 9] 
                (16) u_logic_Tki2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.61, 44.91)] [BALANCE PIN] [Offset values] 
                (16) cto_buf_drc_15681:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (21.57, 43.78)] [Net: cts17] [Fanout: 9] 
                 (17) u_logic_Auk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 40.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Fij2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 44.91)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Sgj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 44.91)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Nen2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.98)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_M1j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 38.78)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G6d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 47.24)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_I2t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 40.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_W7z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 40.31)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_K1z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 39.56)] [BALANCE PIN] [Offset values] 
                (16) u_logic_C3z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 43.38)] [BALANCE PIN] [Offset values] 
                (16) u_logic_K9z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 41.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_I6z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 40.31)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Cyq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 41.85)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Pdi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 44.17)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ffj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.03, 44.18)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Aok2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 45.72)] [BALANCE PIN] [Offset values] 
          (10) cts_inv_274914392:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 60.67)] [Net: ctsbuf_net_18110438] [Fanout: 1] 
           (11) cts_inv_272414367:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 52.99)] [Net: ctsbuf_net_17510432] [Fanout: 1] 
            (12) cts_inv_270214345:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.32, 45.31)] [Net: ctsbuf_net_17210429] [Fanout: 1] 
             (13) cts_inv_268214325:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 68.35)] [Net: ctsbuf_net_16810425] [Fanout: 2] 
              (14) cts_inv_261614259:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (43.07, 76.03)] [Net: ctsbuf_net_15410411] [Fanout: 2] 
               (15) cts_inv_259714240:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (48.13, 76.03)] [Net: ctsbuf_net_14910406] [Fanout: 6] 
                (16) u_logic_clk_gate_T7d3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.87, 74.50)] [Net: u_logic_clk_gate_T7d3z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15333:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (59.14, 74.50)] [Net: cts162] [Fanout: 4] 
                  (18) u_logic_Pcd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.42, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_J9d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.67, 72.55)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Zad3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.30, 72.55)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_T7d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.49, 71.02)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15332:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.28, 76.03)] [Net: cts161] [Fanout: 4] 
                  (18) u_logic_Fed3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.61, 75.63)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Vfd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.40, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lhd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.85, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bjd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 74.09)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Uqi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.14, 71.42)] [Net: u_logic_clk_gate_Uqi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_X9n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 71.02)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Uqi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 69.48)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Aqp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.76, 70.29)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Qrp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 72.55)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Z4l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.33, 76.03)] [Net: u_logic_clk_gate_Z4l2z4_reg/ENCLK] [ICG] [Fanout: 5] 
                 (17) u_logic_Z4l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.64, 74.09)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15335:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (61.25, 76.03)] [Net: cts164] [Fanout: 4] 
                  (18) u_logic_Axm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Xdb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.19, 75.63)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bmb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.51, 76.44)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Usl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 74.90)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G8n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.02, 74.90)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_H8l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.85, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Q6l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.10, 76.44)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Bdm2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (38.53, 74.50)] [Net: u_logic_clk_gate_Bdm2z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15337:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.25, 74.50)] [Net: cts166] [Fanout: 6] 
                  (18) u_logic_Qcy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 76.42)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_W4y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 71.03)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_K6y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.29, 72.57)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Y7y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.16, 74.10)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_M9y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 75.64)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bby2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 74.89)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15336:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.62, 76.03)] [Net: cts165] [Fanout: 5] 
                  (18) u_logic_Ufy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 71.82)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bdm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 75.64)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_T1y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 71.03)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_I3y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 71.03)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Fey2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.21, 74.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Vgs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (57.73, 76.03)] [Net: u_logic_clk_gate_Vgs2z4_reg/ENCLK] [ICG] [Fanout: 1] 
                 (17) cto_buf_drc_15338:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (58.94, 72.96)] [Net: cts167] [Fanout: 8] 
                  (18) u_logic_Dks2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Uls2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.51, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lns2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Cps2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.38, 74.90)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Pab3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (67.39, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Tib3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.04, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Vgs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.88, 74.09)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Mis2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.63, 74.90)] [BALANCE PIN] [Offset values] 
                (16) u_logic_clk_gate_Tqs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.30, 76.03)] [Net: u_logic_clk_gate_Tqs2z4_reg/ENCLK] [ICG] [Fanout: 5] 
                 (17) u_logic_Gcb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.87, 74.90)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15339:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (54.59, 76.03)] [Net: cts168] [Fanout: 4] 
                  (18) u_logic_Bus2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.62, 74.90)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Svs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 75.63)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Jxs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.88, 73.36)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Azs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.72, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Kss2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Tqs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 75.63)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Kkb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 76.44)] [BALANCE PIN] [Offset values] 
               (15) cts_inv_259814241:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.06, 74.50)] [Net: ctsbuf_net_15010407] [Fanout: 4] 
                (16) u_logic_clk_gate_Kyi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (41.47, 69.89)] [Net: u_logic_clk_gate_Kyi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_Kyi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 70.28)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15342:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.50, 71.42)] [Net: cts171] [Fanout: 3] 
                  (18) u_logic_Owq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 68.74)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lbn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.58, 67.96)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Gtp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 69.50)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_F0y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 67.96)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_Dwl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 67.21)] [BALANCE PIN] [Offset values] 
                (16) cts_inv_256714210:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 76.03)] [Net: ctsbuf_net_14510402] [Fanout: 1] 
                 (17) cts_inv_254914192:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (42.05, 65.28)] [Net: ctsbuf_net_14110398] [Fanout: 11] 
                  (18) u_logic_U7w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.30, 64.15)] [SINK PIN] 
                  (18) u_logic_Gji2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 61.80)] [SINK PIN] 
                  (18) u_logic_A4t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.19, 62.61)] [SINK PIN] 
                  (18) u_logic_Jhy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 67.22)] [SINK PIN] 
                  (18) u_logic_Ipn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 61.80)] [SINK PIN] 
                  (18) u_logic_Wbk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 62.61)] [SINK PIN] 
                  (18) u_logic_Hzj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.78, 63.34)] [SINK PIN] 
                  (18) u_logic_Nbm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.89, 66.41)] [SINK PIN] 
                  (18) u_logic_Ywi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.10, 64.15)] [SINK PIN] 
                  (18) u_logic_Mvi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 64.87)] [SINK PIN] 
                  (18) u_logic_Uyv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 67.95)] [SINK PIN] 
                (16) clk_gate_u_logic_R1w2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (40.90, 62.21)] [Net: clk_gate_u_logic_R1w2z4_reg/ENCLK] [ICG] [Fanout: 4] 
                 (17) u_logic_Uaj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 63.34)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15344:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (42.30, 62.21)] [Net: cts173] [Fanout: 3] 
                  (18) u_logic_Trq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 61.80)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Tdp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 62.61)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Cam2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 61.08)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_R1w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.90, 60.28)] [BALANCE PIN] [Offset values] 
                 (17) u_logic_G0w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 61.06)] [BALANCE PIN] [Offset values] 
                (16) clk_gate_u_logic_H9i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.10, 72.96)] [Net: clk_gate_u_logic_H9i2z4_reg/ENCLK] [ICG] [Fanout: 2] 
                 (17) cto_buf_drc_15346:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (30.34, 72.96)] [Net: cts175] [Fanout: 9] 
                  (18) u_logic_H9i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 74.89)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Qem2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.29, 74.10)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Xly2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 73.35)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Lny2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 74.89)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Zoy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.19, 74.10)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Nqy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 72.57)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Dvy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 75.64)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Swy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 74.89)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Hyy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 75.64)] [BALANCE PIN] [Offset values] 
                 (17) cto_buf_drc_15345:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (29.82, 72.96)] [Net: cts174] [Fanout: 8] 
                  (18) u_logic_Pty2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 69.50)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Qdj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 69.50)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Yzi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 70.28)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_U2x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 72.57)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Rxl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 71.82)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Viy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 71.82)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Jky2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 68.74)] [BALANCE PIN] [Offset values] 
                  (18) u_logic_Bsy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 70.28)] [BALANCE PIN] [Offset values] 
              (14) u_logic_clk_gate_Ydw2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (36.22, 72.96)] [Net: u_logic_clk_gate_Ydw2z4_reg/ENCLK] [ICG] [Fanout: 2] 
               (15) cto_buf_drc_15318:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.63, 72.96)] [Net: cts158] [Fanout: 8] 
                (16) u_logic_Ydw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 69.50)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Mww2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 76.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Itw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 76.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Urw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.36, 72.57)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Sow2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 74.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Enw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 73.35)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ckw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 69.50)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Oiw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 71.03)] [BALANCE PIN] [Offset values] 
               (15) cto_buf_drc_15317:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.95, 72.96)] [Net: cts157] [Fanout: 8] 
                (16) u_logic_Mfw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 71.03)] [BALANCE PIN] [Offset values] 
                (16) u_logic_F1x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 73.35)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Qzw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 75.64)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Byw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 76.42)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Xuw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 75.64)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Gqw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.13, 74.10)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Qlw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 74.89)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ahw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 74.10)] [BALANCE PIN] [Offset values] 
   (3) cto_buf_15663:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (50.18, 76.03)] [Net: cts179] [Fanout: 1] 
    (4) cts_inv_292014563:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 62.21)] [Net: ctsbuf_net_21810475] [Fanout: 1] 
     (5) cts_inv_290714550:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 56.06)] [Net: ctsbuf_net_21510472] [Fanout: 1] 
      (6) cts_inv_289414537:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 48.38)] [Net: ctsbuf_net_21210469] [Fanout: 1] 
       (7) cts_inv_288114524:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 40.70)] [Net: ctsbuf_net_20910466] [Fanout: 1] 
        (8) cts_inv_283714480:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (42.82, 25.34)] [Net: ctsbuf_net_19810455] [Fanout: 1] 
         (9) cts_inv_281814461:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (39.94, 25.34)] [Net: ctsbuf_net_19310450] [Fanout: 2] 
          (10) u_logic_clk_gate_Kt33z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.02, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (47.87, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts0] [Fanout: 3] 
            (12) u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.04, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1810275] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (58.82, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/p_abuf1] [Fanout: 11] 
              (14) u_logic_Kig3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.59, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X543z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M743z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.57, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ug43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ji43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yj43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.29, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cn43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 29.56)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ro43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.50, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kt43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Pvd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 29.56)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Eif3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 29.56)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15310:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (41.60, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts1] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cts_inv_97212615:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1710274] [Fanout: 1] 
              (14) u_logic_clk_gate_Kt33z4_reg/cts_inv_95812601:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (34.82, 23.81)] [Net: u_logic_clk_gate_Kt33z4_reg/ENCLK] [Fanout: 9] 
               (15) u_logic_Sd43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 26.49)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qz43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zu43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cy43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.69, 18.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gq43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 28.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ec43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.15, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ow43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zu33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kt33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 21.88)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Kt33z4_reg/cts_inv_97412617:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.04, 31.49)] [Net: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1910276] [Fanout: 1] 
             (13) u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15405:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.11, 29.95)] [Net: u_logic_clk_gate_Kt33z4_reg/cts2] [Fanout: 1] 
              (14) u_logic_clk_gate_Kt33z4_reg/cts_inv_95912602:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (43.26, 28.42)] [Net: u_logic_clk_gate_Kt33z4_reg/p_abuf0] [Fanout: 12] 
               (15) u_logic_Qa43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gf43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 36.49)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cy33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_E153z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.95, 27.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B943z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.24, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_E143z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.30, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Nl43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qz33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_I443z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.49, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_T243z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Vr43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.73, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ow33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 31.10)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Glj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.46, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Glj2z4_reg/cts_buf_202213665:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.48, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_6510322] [Fanout: 3] 
            (12) u_logic_clk_gate_Glj2z4_reg/cto_buf_drc_15331:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (46.02, 17.66)] [Net: u_logic_clk_gate_Glj2z4_reg/cts2] [Fanout: 2] 
             (13) u_logic_clk_gate_Glj2z4_reg/ccd_drc_inst_19656:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (51.52, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ccd_drc_2] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_196113604:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (51.46, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_5110308] [Fanout: 1] 
               (15) u_logic_clk_gate_Glj2z4_reg/cts_inv_194313586:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (51.84, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf2] [Fanout: 7] 
                (16) u_logic_Vmj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 4.23)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Vgq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 4.98)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Wor2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.42, 31.88)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Psn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 32.63)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Ccq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.82, 4.23)] [BALANCE PIN] [Offset values] 
                (16) u_logic_Edl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.23)] [BALANCE PIN] [Offset values] 
                (16) u_logic_K2k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 3.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Glj2z4_reg/cts_inv_195913602:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (59.52, 14.59)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4910306] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_194113584:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (64.90, 11.52)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf0] [Fanout: 9] 
               (15) u_logic_Sog3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 4.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Y6o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.79, 3.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Pap2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.54, 10.38)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Y1n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 3.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_X1e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.89, 6.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Mof3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 13.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Vdr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 14.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Poq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 4.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Zxo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.51, 14.98)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Glj2z4_reg/cts_inv_198813631:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.48, 20.74)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_5710314] [Fanout: 1] 
             (13) u_logic_clk_gate_Glj2z4_reg/cts_inv_194213585:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (39.17, 9.98)] [Net: u_logic_clk_gate_Glj2z4_reg/p_abuf1] [Fanout: 6] 
              (14) u_logic_Gto2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Z8s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 11.91)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ggk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Otr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.70, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Glj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ujo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 5.77)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Glj2z4_reg/cts_inv_200513648:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.13, 25.34)] [Net: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_6010317] [Fanout: 1] 
             (13) u_logic_clk_gate_Glj2z4_reg/cto_buf_drc_15349:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (22.27, 25.34)] [Net: u_logic_clk_gate_Glj2z4_reg/cts3] [Fanout: 1] 
              (14) u_logic_clk_gate_Glj2z4_reg/cts_inv_194013583:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (19.14, 23.81)] [Net: u_logic_clk_gate_Glj2z4_reg/ENCLK] [Fanout: 10] 
               (15) u_logic_S2r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.27, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ejm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dtj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 31.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Mhn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 29.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_H2m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.97, 28.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B1q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qml2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gip2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Wqm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.59, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_I4s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 20.34)] [BALANCE PIN] [Offset values] 
  (2) cts_inv_292914572:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 63.74)] [Net: ctsbuf_net_22010477] [Fanout: 1] 
   (3) cts_inv_291914562:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 56.06)] [Net: ctsbuf_net_21710474] [Fanout: 1] 
    (4) cts_inv_290614549:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 48.38)] [Net: ctsbuf_net_21410471] [Fanout: 1] 
     (5) cts_inv_289314536:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 42.24)] [Net: ctsbuf_net_21110468] [Fanout: 1] 
      (6) cts_inv_288014523:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.32, 37.63)] [Net: ctsbuf_net_20810465] [Fanout: 2] 
       (7) cto_buf_drc_14644:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (43.14, 34.56)] [Net: cts4] [Fanout: 1] 
        (8) cts_inv_274714390:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (46.02, 26.88)] [Net: ctsbuf_net_17910436] [Fanout: 1] 
         (9) cts_inv_272214365:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (45.50, 25.34)] [Net: ctsbuf_net_17310430] [Fanout: 13] 
          (10) u_logic_clk_gate_Xti2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.07, 19.20)] [Net: u_logic_clk_gate_Xti2z4_reg/p_abuf1] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15245:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (42.94, 17.66)] [Net: cts95] [Fanout: 2] 
            (12) cto_buf_drc_15249:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (47.10, 17.66)] [Net: cts99] [Fanout: 5] 
             (13) u_logic_clk_gate_Xti2z4_reg/cts_buf_220013843:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (44.54, 9.98)] [Net: u_logic_clk_gate_Xti2z4_reg/p_abuf0] [Fanout: 6] 
              (14) u_logic_Nz83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.46, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_R293z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.51, 4.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qyc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 11.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_C193z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cxc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_E0d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 5.77)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_cln_16169:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (52.54, 20.74)] [Net: cts22] [Fanout: 1] 
              (14) buf_drc_cln15251:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (55.81, 17.66)] [Net: cts101] [Fanout: 7] 
               (15) u_logic_Nag3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.34, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Bf93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qg93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 9.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Uj93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 18.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rr93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Snd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Wbf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Md93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.48, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jl93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.02, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (41.47, 17.66)] [Net: u_logic_clk_gate_Xti2z4_reg/ENCLK] [Fanout: 7] 
              (14) u_logic_Xti2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fi93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.94, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cq93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Grl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.21, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Uu83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.68, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Jw83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yx83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 6.52)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15253:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.38, 19.20)] [Net: cts103] [Fanout: 6] 
             (13) u_logic_Zkk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 14.20)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15257:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (21.89, 20.74)] [Net: cts107] [Fanout: 5] 
              (14) u_logic_No93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.38, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Unm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yb93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vu93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.71, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Txj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 30.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ka93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_W893z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.00, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gt93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_G493z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 13.45)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_X2j2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (50.24, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15175:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (49.34, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/p_abuf1] [Fanout: 5] 
            (12) u_logic_clk_gate_X2j2z4_reg/cts_inv_207113714:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.00, 28.42)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_7410331] [Fanout: 1] 
             (13) u_logic_clk_gate_X2j2z4_reg/cto_buf_drc_15330:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.50, 22.27)] [Net: u_logic_clk_gate_X2j2z4_reg/cts3] [Fanout: 1] 
              (14) u_logic_clk_gate_X2j2z4_reg/cts_inv_203813681:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (35.78, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/ENCLK] [Fanout: 14] 
               (15) u_logic_Ilp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tse3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Qwr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 23.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Okn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 27.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dcs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_J5m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 31.10)] [BALANCE PIN] [Offset values] 
               (15) u_logic_F4q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cll2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 30.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U5r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 27.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rek2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_N8i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ymo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_X2j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.90, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ytm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 20.34)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Hmh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 21.88)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Umi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 21.88)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Z0g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 23.42)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_X2j2z4_reg/cts_inv_205313696:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 25.34)] [Net: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_7010327] [Fanout: 1] 
             (13) u_logic_clk_gate_X2j2z4_reg/cts_inv_203913682:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (59.58, 23.81)] [Net: u_logic_clk_gate_X2j2z4_reg/p_abuf0] [Fanout: 9] 
              (14) cto_buf_drc_15679:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (59.97, 23.81)] [Net: cts12] [Fanout: 5] 
               (15) u_logic_Psh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.66, 24.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_O5k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.66, 23.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_C5n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 21.88)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cao2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.58, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U9e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.62, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_D1p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zgr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M4j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.57, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Xyh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ebh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.62, 21.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Pwg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.58, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tvn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Igl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.63, 22.66)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Koj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.93, 20.74)] [Net: u_logic_clk_gate_Koj2z4_reg/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_drc_15188:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (31.74, 20.74)] [Net: cts39] [Fanout: 3] 
            (12) cto_buf_drc_15194:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.89, 17.66)] [Net: cts45] [Fanout: 8] 
             (13) u_logic_Sgp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Koj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kjk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 11.91)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ipm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 11.91)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rro2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Asr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_K7s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_U2s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15191:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.57, 20.74)] [Net: cts42] [Fanout: 4] 
             (13) u_logic_Hnr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_T0m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 37.24)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Yfn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_E1r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.11, 20.34)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15193:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (24.19, 25.34)] [Net: cts44] [Fanout: 4] 
             (13) u_logic_Mzp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Spl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gmm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 33.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fwj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 35.70)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_drc_15177:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.44, 17.66)] [Net: cts28] [Fanout: 2] 
            (12) cto_buf_drc_15184:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (61.44, 17.66)] [Net: cts35] [Fanout: 8] 
             (13) u_logic_Ccg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.21, 4.23)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Orj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J0n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.44, 4.23)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kwo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.19, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_A9p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 11.13)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Anq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.81, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gcr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hpd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.95, 9.59)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15180:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (48.83, 17.66)] [Net: cts31] [Fanout: 8] 
             (13) u_logic_Arn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.81, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Zpj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_V0k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 4.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pbl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.50, 5.77)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J5o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 4.23)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fio2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Naq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 4.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gfq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 7.30)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Lpu2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.01, 23.81)] [Net: u_logic_clk_gate_Lpu2z4_reg/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_drc_15208:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (35.39, 20.74)] [Net: cts59] [Fanout: 1] 
            (12) cto_buf_drc_15206:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (29.82, 20.74)] [Net: cts57] [Fanout: 6] 
             (13) cto_buf_drc_15212:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (30.66, 19.20)] [Net: cts63] [Fanout: 4] 
              (14) u_logic_Ohv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 33.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Aru2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hbv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.37, 36.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Arv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 9.59)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15209:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (22.34, 23.81)] [Net: cts60] [Fanout: 5] 
              (14) ccd_drc_inst_19654:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (13.89, 25.34)] [Net: ccd_drc_1] [Fanout: 4] 
               (15) u_logic_Hmv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 25.74)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rvu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Psv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 36.49)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Duu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 35.70)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Psu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_R6v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.50, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_F8v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_T9v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.53, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lpu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fxu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.10, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rvv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Duv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.10, 8.06)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_drc_15198:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (45.31, 23.81)] [Net: cts49] [Fanout: 3] 
            (12) cto_buf_drc_15205:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (62.46, 16.13)] [Net: cts56] [Fanout: 8] 
             (13) u_logic_Dng3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Vcv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.78, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kev2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 5.77)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Zfv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.67, 11.13)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Djv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.58, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lpv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_I0e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Xmf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 15.74)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15196:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (45.31, 25.34)] [Net: cts47] [Fanout: 1] 
             (13) cto_buf_drc_15201:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (46.59, 23.81)] [Net: cts52] [Fanout: 4] 
              (14) u_logic_Skv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.41, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Uyu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.94, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_J0v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Y1v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 8.84)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15200:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (42.50, 25.34)] [Net: cts51] [Fanout: 4] 
             (13) u_logic_Wnv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [BALANCE PIN] [Offset values] 
             (13) u_logic_N3v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 10.38)] [BALANCE PIN] [Offset values] 
             (13) u_logic_C5v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fxv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.42, 10.38)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_T253z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.26, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258] [ICG] [Fanout: 3] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_91212555:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.73, 26.88)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_610263] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cts_inv_89712540:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (48.19, 19.20)] [Net: u_logic_clk_gate_T253z4_reg/p_abuf0] [Fanout: 9] 
             (13) cto_buf_drc_15677:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (48.58, 19.20)] [Net: cts6] [Fanout: 2] 
              (14) u_logic_Ki53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vg53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_T253z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Na53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ay53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Gf53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cc53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Na63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rd53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.72, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_E163z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 26.49)] [BALANCE PIN] [Offset values] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_91112554:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_510262] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cts_inv_89812541:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (59.46, 22.27)] [Net: u_logic_clk_gate_T253z4_reg/p_abuf1] [Fanout: 9] 
             (13) u_logic_Wu53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 29.56)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Dq53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 16.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Sr53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ht53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.47, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lw53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_T263z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Aud3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 15.74)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pgf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Vgg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.62, 15.74)] [BALANCE PIN] [Offset values] 
           (11) u_logic_clk_gate_T253z4_reg/cts_inv_92912572:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 29.95)] [Net: u_logic_clk_gate_T253z4_reg/ctsbuf_net_910266] [Fanout: 1] 
            (12) u_logic_clk_gate_T253z4_reg/cto_buf_drc_15409:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (33.54, 23.81)] [Net: u_logic_clk_gate_T253z4_reg/cts2] [Fanout: 1] 
             (13) u_logic_clk_gate_T253z4_reg/cts_inv_89612539:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (33.98, 25.34)] [Net: u_logic_clk_gate_T253z4_reg/ENCLK] [Fanout: 13] 
              (14) u_logic_Zj53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_I463z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L763z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L753z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 35.70)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Z863z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Po53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 33.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_I453z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Pz53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nl53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Z853z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.62, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X553z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bn53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.41, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X563z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 25.74)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Cc63z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (45.95, 23.81)] [Net: u_logic_clk_gate_Cc63z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15215:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts66] [Fanout: 7] 
            (12) cto_buf_drc_15223:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (35.20, 25.34)] [Net: cts74] [Fanout: 6] 
             (13) u_logic_Gf63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 24.95)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15225:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.20, 28.42)] [Net: cts76] [Fanout: 1] 
              (14) cto_buf_drc_15229:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (33.54, 31.49)] [Net: cts80] [Fanout: 4] 
               (15) u_logic_Ug63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 34.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ii63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.06, 32.63)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yx63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 34.17)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Gf73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.81, 38.02)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15230:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.22, 19.20)] [Net: cts81] [Fanout: 8] 
              (14) u_logic_Wu63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cc63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rd63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 11.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wj63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 11.91)] [BALANCE PIN] [Offset values] 
              (14) u_logic_It63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.54, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rd73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 12.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ii73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ug73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_F473z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 28.02)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Y873z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Kw63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 21.88)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15216:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (47.10, 28.42)] [Net: cts67] [Fanout: 1] 
             (13) cto_buf_drc_15219:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (57.98, 22.27)] [Net: cts70] [Fanout: 1] 
              (14) cto_buf_drc_15221:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (64.58, 19.20)] [Net: cts72] [Fanout: 8] 
               (15) u_logic_Gfg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 7.30)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Mz63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.38, 13.45)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B173z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.84, 7.30)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Q273z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 8.84)] [BALANCE PIN] [Offset values] 
               (15) u_logic_U573z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Cc73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Lsd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 8.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Aff3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 12.66)] [BALANCE PIN] [Offset values] 
            (12) buf_drc_cln15217:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.53, 29.95)] [Net: cts68] [Fanout: 4] 
             (13) u_logic_Na73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.30, 28.02)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Po63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eq63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J773z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 14.20)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Wj73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 13.45)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Tr63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 12.66)] [BALANCE PIN] [Offset values] 
            (12) u_logic_An63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 11.91)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Ll63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 12.66)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Ll73z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (43.14, 22.27)] [Net: u_logic_clk_gate_Ll73z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15108:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (44.35, 23.81)] [Net: cts14] [Fanout: 3] 
            (12) cto_buf_drc_15163:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (43.65, 20.74)] [Net: cts15] [Fanout: 8] 
             (13) u_logic_Wj83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Uu73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.56, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_C183z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ft83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jw73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.89, 13.45)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Sg83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Nz73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.92, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Yx73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 12.66)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15168:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (37.50, 23.81)] [Net: cts20] [Fanout: 1] 
             (13) cto_buf_drc_15167:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.19, 25.34)] [Net: cts19] [Fanout: 6] 
              (14) cto_buf_drc_15173:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.23, 20.74)] [Net: cts25] [Fanout: 4] 
               (15) u_logic_Dq83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 11.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_An73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 14.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_R283z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_An83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 14.98)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_drc_15174:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (23.68, 26.88)] [Net: cts26] [Fanout: 8] 
               (15) u_logic_Hi83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 28.02)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rr73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 33.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Po73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_H783z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 33.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Po83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 34.17)] [BALANCE PIN] [Offset values] 
               (15) u_logic_F483z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.43, 18.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_T583z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.11, 21.13)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Dq73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 34.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ft73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ll73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rr83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Od83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 27.27)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15164:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (55.42, 19.20)] [Net: cts16] [Fanout: 1] 
             (13) cto_buf_drc_15166:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (61.95, 16.13)] [Net: cts18] [Fanout: 8] 
              (14) u_logic_Df83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 21.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wqd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zb83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rdg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.06, 8.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ll83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ka83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 7.30)] [BALANCE PIN] [Offset values] 
              (14) u_logic_V883z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ldf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 17.27)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Bk23z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (47.17, 23.81)] [Net: u_logic_clk_gate_Bk23z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15236:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (48.38, 28.42)] [Net: cts86] [Fanout: 3] 
            (12) cto_buf_drc_15242:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.12, 25.34)] [Net: cts92] [Fanout: 8] 
             (13) u_logic_Mi33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.84, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Bk23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ql23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 15.74)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fn23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hq23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Vr23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.07, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_H133z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hq33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 14.98)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15235:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (50.18, 26.88)] [Net: cts85] [Fanout: 1] 
             (13) cto_buf_drc_15237:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (54.40, 22.27)] [Net: cts87] [Fanout: 12] 
              (14) ccd_drc_inst_19655:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (67.33, 20.74)] [Net: ccd_drc_2] [Fanout: 5] 
               (15) u_logic_Zjg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 14.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_A933z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.86, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Pa33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 19.59)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Exd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tjf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.90, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ec33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vr33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_If33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 14.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Sz23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 16.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Dy23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ow23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.74, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Zu23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kt23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.67, 16.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bk33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.44, 21.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Td33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_L733z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 15.74)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15241:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (33.66, 28.42)] [Net: cts91] [Fanout: 8] 
             (13) u_logic_Xg33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.73, 28.02)] [BALANCE PIN] [Offset values] 
             (13) u_logic_X533z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 31.10)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ql33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fn33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_To33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_V233z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.36, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_J433z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.27, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_To23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 31.88)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Sa13z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (47.55, 26.88)] [Net: u_logic_clk_gate_Sa13z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15290:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.14, 31.49)] [Net: cts140] [Fanout: 3] 
            (12) cto_buf_drc_15292:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (54.53, 29.95)] [Net: cts142] [Fanout: 8] 
             (13) u_logic_Olg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.53, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cy13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.50, 19.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rz13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.08, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_G123z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.97, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_K423z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.40, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Sa23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.48, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Tyd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ilf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 28.81)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15289:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (53.76, 28.42)] [Net: cts139] [Fanout: 8] 
             (13) u_logic_V223z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.11, 31.10)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ql13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.30, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Fn13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Uo13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.52, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jq13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.09, 18.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Z523z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.73, 24.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Mi23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.32, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_D923z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.76, 26.49)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15294:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (42.11, 31.49)] [Net: cts144] [Fanout: 1] 
             (13) cto_buf_drc_15293:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (37.82, 29.95)] [Net: cts143] [Fanout: 9] 
              (14) u_logic_Sa13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 21.13)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_drc_15295:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (33.34, 29.95)] [Net: cts145] [Fanout: 8] 
               (15) u_logic_O723z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 28.81)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yg13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 29.56)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Ow13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 35.70)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Hc23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Wd23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 24.95)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yg23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kf23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 16.52)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Kf13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 34.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Av13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.73, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Mt13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yr13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bk13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.46, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Mi13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wd13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.42, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hc13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 19.59)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Yd03z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.64, 26.88)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281] [ICG] [Fanout: 1] 
           (11) u_logic_clk_gate_Yd03z4_reg/cts_buf_124612889:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (49.79, 29.95)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3710294] [Fanout: 2] 
            (12) u_logic_clk_gate_Yd03z4_reg/cts_inv_121412857:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (55.81, 26.88)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3010287] [Fanout: 2] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_120012843:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (55.68, 29.95)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf2] [Fanout: 1] 
              (14) u_logic_Tz03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_119912842:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (55.68, 22.27)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf1] [Fanout: 12] 
              (14) ccd_drc_inst_19653:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (59.01, 17.66)] [Net: ccd_drc_0] [Fanout: 4] 
               (15) u_logic_P9h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.03, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Pw03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.57, 14.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_F8e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 14.20)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Avg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.95, 14.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Skh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fli3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M413z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.78, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wo03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Arh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.31, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ftf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_I113z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.15, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ixh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hn03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.23, 18.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ey03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kzf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.73, 28.02)] [BALANCE PIN] [Offset values] 
            (12) u_logic_clk_gate_Yd03z4_reg/cts_inv_123312876:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.16, 33.02)] [Net: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_3310290] [Fanout: 2] 
             (13) u_logic_clk_gate_Yd03z4_reg/cto_buf_drc_15348:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (40.45, 20.74)] [Net: u_logic_clk_gate_Yd03z4_reg/cts0] [Fanout: 1] 
              (14) u_logic_clk_gate_Yd03z4_reg/cts_inv_119712840:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (40.32, 22.27)] [Net: u_logic_clk_gate_Yd03z4_reg/ENCLK] [Fanout: 9] 
               (15) u_logic_Zr03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_B613z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 18.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Fre3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Q713z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 23.42)] [BALANCE PIN] [Offset values] 
               (15) u_logic_E913z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Sl03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Nf03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 17.27)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Y6i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 14.98)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Yd03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 17.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Yd03z4_reg/cts_inv_119812841:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (35.65, 33.02)] [Net: u_logic_clk_gate_Yd03z4_reg/p_abuf0] [Fanout: 7] 
              (14) u_logic_Ch03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 31.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bv03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 37.24)] [BALANCE PIN] [Offset values] 
              (14) u_logic_X213z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 36.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qi03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.68, 35.70)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ek03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.06, 32.63)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nt03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 32.63)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Lq03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 31.10)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Ehz2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.19, 26.88)] [Net: u_logic_clk_gate_Ehz2z4_reg/p_abuf0] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15280:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (50.69, 28.42)] [Net: cts130] [Fanout: 2] 
            (12) cto_buf_drc_15281:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (56.06, 22.27)] [Net: cts131] [Fanout: 6] 
             (13) u_logic_Vzz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.42, 19.59)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15284:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (47.81, 16.13)] [Net: cts134] [Fanout: 5] 
              (14) u_logic_J5i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 13.45)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ehz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tiz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.89, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Yoz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 14.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rtz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Ehz2z4_reg/cts_buf_136013003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (53.89, 25.34)] [Net: u_logic_clk_gate_Ehz2z4_reg/ENCLK] [Fanout: 12] 
              (14) u_logic_A8h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.57, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qji3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Lph3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.95, 26.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Csz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.57, 24.20)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Djh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.79, 22.66)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Nqz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 20.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_O403z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Vxf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.49, 24.95)] [BALANCE PIN] [Offset values] 
              (14) u_logic_K103z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.53, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Q6e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.73, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Tvh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.21, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Qrf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ltg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.53, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_S703z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.58, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Z203z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.96, 27.27)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15285:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (41.98, 28.42)] [Net: cts135] [Fanout: 1] 
             (13) cto_buf_drc_15287:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (34.18, 28.42)] [Net: cts137] [Fanout: 11] 
              (14) u_logic_D603z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 27.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ikz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Knz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 34.17)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hyz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [BALANCE PIN] [Offset values] 
              (14) u_logic_H903z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wa03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.81, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kc03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.64, 21.13)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rpe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 19.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fvz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.18, 21.88)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Twz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 29.56)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wlz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 34.95)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Cgt2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.29, 19.20)] [Net: u_logic_clk_gate_Cgt2z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15266:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (47.30, 19.20)] [Net: cts116] [Fanout: 2] 
            (12) cto_buf_drc_15267:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (48.96, 14.59)] [Net: cts117] [Fanout: 9] 
             (13) cto_buf_drc_15270:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X16] [Location (52.54, 14.59)] [Net: cts120] [Fanout: 8] 
              (14) u_logic_M3u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 7.30)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Hqg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.82, 8.06)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Bqf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 14.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_M3e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 9.59)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cgu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_U9u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.64, 15.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Q6u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 13.45)] [BALANCE PIN] [Offset values] 
              (14) u_logic_B5u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.98, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wnu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Jbu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 6.52)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Tvt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eut2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.43, 7.30)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pst2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 5.77)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Art2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.06, 8.06)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Lpt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.69, 9.59)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wnt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.15, 8.06)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15272:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.38, 19.20)] [Net: cts122] [Fanout: 2] 
             (13) cto_buf_drc_15275:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (35.39, 16.13)] [Net: cts125] [Fanout: 8] 
              (14) u_logic_F8u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 30.34)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Cgt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rht2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ixt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 13.45)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Rhu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Imu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Uku2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 8.84)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Neu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 29.56)] [BALANCE PIN] [Offset values] 
             (13) cto_buf_drc_15277:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (23.68, 25.34)] [Net: cts127] [Fanout: 8] 
              (14) u_logic_Ycu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 25.74)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Gjt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Imt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 31.10)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Y1u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.27, 28.02)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Gju2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 28.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wyt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.86, 18.81)] [BALANCE PIN] [Offset values] 
              (14) u_logic_K0u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 23.42)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ukt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.67, 31.10)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_D7k2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (48.26, 23.81)] [Net: u_logic_clk_gate_D7k2z4_reg/ENCLK] [ICG] [Fanout: 1] 
           (11) cto_buf_drc_15260:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (48.90, 22.27)] [Net: cts110] [Fanout: 9] 
            (12) cto_buf_drc_15262:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (56.83, 25.34)] [Net: cts112] [Fanout: 8] 
             (13) u_logic_M0i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_R6n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 18.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_S2p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Oir2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.46, 24.95)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ibe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.35, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Uuf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.61, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eyg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.47, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Tch3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.45, 18.81)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Ixn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 30.34)] [BALANCE PIN] [Offset values] 
            (12) u_logic_O2g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.12, 28.02)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Joi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 19.59)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Euh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.58, 18.81)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Rbo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 23.42)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Xhl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 16.52)] [BALANCE PIN] [Offset values] 
            (12) u_logic_D7k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.82, 18.81)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_drc_15263:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.03, 22.27)] [Net: cts113] [Fanout: 15] 
             (13) u_logic_U5q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_X6m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 31.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Mvm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.82, 28.81)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cmn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.05, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Noo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.20)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eyr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Rds2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.54, 22.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Mcz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 32.63)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Aez2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 15.74)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Pfz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wnh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.89, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Cai3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Hue3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 20.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Wmp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 21.13)] [BALANCE PIN] [Offset values] 
             (13) u_logic_I7r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 34.17)] [BALANCE PIN] [Offset values] 
       (7) u_logic_clk_gate_Fpi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (44.54, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338] [ICG] [Fanout: 1] 
        (8) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.86, 20.74)] [Net: u_logic_clk_gate_Fpi2z4_reg/cts0] [Fanout: 2] 
         (9) u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 28.42)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_10410361] [Fanout: 2] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8910346] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 26.88)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8510342] [Fanout: 1] 
            (12) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 22.27)] [Net: u_logic_clk_gate_Fpi2z4_reg/ENCLK] [Fanout: 10] 
             (13) u_logic_Skm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.67, 29.56)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ruj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 30.34)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ajn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 29.56)] [BALANCE PIN] [Offset values] 
             (13) u_logic_V3m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 27.27)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Q2q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 26.49)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Eol2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 23.42)] [BALANCE PIN] [Offset values] 
             (13) u_logic_G4r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 21.88)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ksm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.05, 12.66)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Oas2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 14.98)] [BALANCE PIN] [Offset values] 
             (13) u_logic_Ujp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.79, 17.27)] [BALANCE PIN] [Offset values] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cts_inv_229613939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.35, 25.34)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_10010357] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_228713930:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (48.00, 22.27)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_9810355] [Fanout: 1] 
            (12) u_logic_clk_gate_Fpi2z4_reg/cts_inv_227813921:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (63.49, 19.20)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_9610353] [Fanout: 2] 
             (13) u_logic_clk_gate_Fpi2z4_reg/cts_inv_224013883:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.84, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8710344] [Fanout: 1] 
              (14) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222313866:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (55.68, 14.59)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf2] [Fanout: 5] 
               (15) u_logic_Eun2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 20.34)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Z3k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.59, 8.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Tel2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 8.06)] [BALANCE PIN] [Offset values] 
               (15) u_logic_N8o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 5.77)] [BALANCE PIN] [Offset values] 
               (15) u_logic_Rdq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 8.84)] [BALANCE PIN] [Offset values] 
             (13) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15323:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (65.79, 20.74)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf0] [Fanout: 8] 
              (14) u_logic_B5e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.62, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_N3n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.71, 4.98)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Wrg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 5.77)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Eqq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 6.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ecp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.26, 10.38)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Kfr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.62, 16.52)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Ozo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 17.27)] [BALANCE PIN] [Offset values] 
              (14) u_logic_Fpi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.21, 14.20)] [BALANCE PIN] [Offset values] 
         (9) u_logic_clk_gate_Fpi2z4_reg/cts_inv_224113884:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (45.63, 17.66)] [Net: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8810345] [Fanout: 1] 
          (10) u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14647:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (43.46, 16.13)] [Net: u_logic_clk_gate_Fpi2z4_reg/cts1] [Fanout: 1] 
           (11) u_logic_clk_gate_Fpi2z4_reg/cts_inv_222213865:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (40.26, 14.59)] [Net: u_logic_clk_gate_Fpi2z4_reg/p_abuf1] [Fanout: 9] 
            (12) u_logic_Lqr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 24.95)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Vhk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 13.45)] [BALANCE PIN] [Offset values] 
            (12) u_logic_W5s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 11.91)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Cvr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 11.91)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Isi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 12.66)] [BALANCE PIN] [Offset values] 
            (12) u_logic_F9j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 8.84)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Kiq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.44, 10.38)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Jlo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 10.38)] [BALANCE PIN] [Offset values] 
            (12) u_logic_Vuo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 12.66)] [BALANCE PIN] [Offset values] 
1
