<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineSchedPolicy Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structllvm_1_1MachineSchedPolicy-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineSchedPolicy Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Define a generic scheduling policy for targets that don't provide their own <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>.  
 <a href="structllvm_1_1MachineSchedPolicy.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::MachineSchedPolicy:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1MachineSchedPolicy__coll__graph.png" border="0" usemap="#llvm_1_1MachineSchedPolicy_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5276330718d6152d1adc226d68d10216"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#a5276330718d6152d1adc226d68d10216">MachineSchedPolicy</a> ()=default</td></tr>
<tr class="separator:a5276330718d6152d1adc226d68d10216"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aee4e3964174cee8cf362508ccef135ca"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:aee4e3964174cee8cf362508ccef135ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e6dd2ea28909a7bdc5fefae67766b9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">ShouldTrackLaneMasks</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="memdesc:af3e6dd2ea28909a7bdc5fefae67766b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track LaneMasks to allow reordering of independent subregister writes of the same vreg.  <a href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">More...</a><br /></td></tr>
<tr class="separator:af3e6dd2ea28909a7bdc5fefae67766b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f609dd4ed94ea69ab680a7228f8786b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a0f609dd4ed94ea69ab680a7228f8786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ee8ec29daa3551f798ff4449fbf4d5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a47ee8ec29daa3551f798ff4449fbf4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2600398bcf6d98dea6035e652870b41a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">DisableLatencyHeuristic</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a2600398bcf6d98dea6035e652870b41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f64154875d2640526bff12b11f41bb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html#a76f64154875d2640526bff12b11f41bb">ComputeDFSResult</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a76f64154875d2640526bff12b11f41bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Define a generic scheduling policy for targets that don't provide their own <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>. </p>
<p>This can be overriden for each scheduling region before building the DAG. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00181">181</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a5276330718d6152d1adc226d68d10216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5276330718d6152d1adc226d68d10216">&#9670;&nbsp;</a></span>MachineSchedPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineSchedPolicy::MachineSchedPolicy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a76f64154875d2640526bff12b11f41bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f64154875d2640526bff12b11f41bb">&#9670;&nbsp;</a></span>ComputeDFSResult</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineSchedPolicy::ComputeDFSResult = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00198">198</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a id="a2600398bcf6d98dea6035e652870b41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2600398bcf6d98dea6035e652870b41a">&#9670;&nbsp;</a></span>DisableLatencyHeuristic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineSchedPolicy::DisableLatencyHeuristic = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00195">195</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00430">llvm::AArch64Subtarget::overrideSchedPolicy()</a>, and <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00049">llvm::PPCPreRASchedStrategy::tryCandidate()</a>.</p>

</div>
</div>
<a id="a47ee8ec29daa3551f798ff4449fbf4d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ee8ec29daa3551f798ff4449fbf4d5">&#9670;&nbsp;</a></span>OnlyBottomUp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineSchedPolicy::OnlyBottomUp = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00191">191</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCSubtarget_8cpp_source.html#l00151">llvm::PPCSubtarget::overrideSchedPolicy()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00430">llvm::AArch64Subtarget::overrideSchedPolicy()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00598">llvm::GCNSubtarget::overrideSchedPolicy()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00301">llvm::GCNSchedStrategy::pickNode()</a>.</p>

</div>
</div>
<a id="a0f609dd4ed94ea69ab680a7228f8786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f609dd4ed94ea69ab680a7228f8786b">&#9670;&nbsp;</a></span>OnlyTopDown</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineSchedPolicy::OnlyTopDown = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00190">190</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00430">llvm::AArch64Subtarget::overrideSchedPolicy()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00598">llvm::GCNSubtarget::overrideSchedPolicy()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00301">llvm::GCNSchedStrategy::pickNode()</a>.</p>

</div>
</div>
<a id="af3e6dd2ea28909a7bdc5fefae67766b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e6dd2ea28909a7bdc5fefae67766b9">&#9670;&nbsp;</a></span>ShouldTrackLaneMasks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineSchedPolicy::ShouldTrackLaneMasks = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Track LaneMasks to allow reordering of independent subregister writes of the same vreg. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d" title="Returns true if lanemasks should be tracked.">MachineSchedStrategy::shouldTrackLaneMasks()</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00186">186</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00598">llvm::GCNSubtarget::overrideSchedPolicy()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l01000">llvm::GenericScheduler::shouldTrackLaneMasks()</a>.</p>

</div>
</div>
<a id="aee4e3964174cee8cf362508ccef135ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4e3964174cee8cf362508ccef135ca">&#9670;&nbsp;</a></span>ShouldTrackPressure</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineSchedPolicy::ShouldTrackPressure = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00183">183</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCSubtarget_8cpp_source.html#l00151">llvm::PPCSubtarget::overrideSchedPolicy()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00598">llvm::GCNSubtarget::overrideSchedPolicy()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00996">llvm::GenericScheduler::shouldTrackPressure()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:33:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
