Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 26 21:29:32 2018
| Host         : LAPTOP-0TUK8BNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk_divider/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.103        0.000                      0                  266        0.177        0.000                      0                  266        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.103        0.000                      0                  266        0.177        0.000                      0                  266        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 traffic_ligths/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.226ns (20.812%)  route 4.665ns (79.188%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     5.130    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  traffic_ligths/count_reg[28]/Q
                         net (fo=6, routed)           1.436     7.022    traffic_ligths/count_reg_n_0_[28]
    SLICE_X63Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  traffic_ligths/state1__10_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.146    traffic_ligths/state1__10_carry__1_i_5_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  traffic_ligths/state1__10_carry__1/CO[3]
                         net (fo=9, routed)           1.614     9.158    traffic_ligths/state1__10_carry__1_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.282 f  traffic_ligths/FSM_onehot_state[3]_i_2/O
                         net (fo=34, routed)          1.615    10.897    traffic_ligths/FSM_onehot_state[3]_i_2_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.021 r  traffic_ligths/count[27]_i_1/O
                         net (fo=1, routed)           0.000    11.021    traffic_ligths/count[27]_i_1_n_0
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.495    14.836    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[27]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y77         FDCE (Setup_fdce_C_D)        0.029    15.124    traffic_ligths/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 traffic_ligths/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.226ns (20.805%)  route 4.667ns (79.195%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     5.130    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  traffic_ligths/count_reg[28]/Q
                         net (fo=6, routed)           1.436     7.022    traffic_ligths/count_reg_n_0_[28]
    SLICE_X63Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  traffic_ligths/state1__10_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.146    traffic_ligths/state1__10_carry__1_i_5_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  traffic_ligths/state1__10_carry__1/CO[3]
                         net (fo=9, routed)           1.614     9.158    traffic_ligths/state1__10_carry__1_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.282 f  traffic_ligths/FSM_onehot_state[3]_i_2/O
                         net (fo=34, routed)          1.617    10.899    traffic_ligths/FSM_onehot_state[3]_i_2_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  traffic_ligths/count[30]_i_1/O
                         net (fo=1, routed)           0.000    11.023    traffic_ligths/count[30]_i_1_n_0
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.495    14.836    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[30]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y77         FDCE (Setup_fdce_C_D)        0.032    15.127    traffic_ligths/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 traffic_ligths/road_2_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.702ns (28.828%)  route 4.202ns (71.172%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.542     5.063    traffic_ligths/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  traffic_ligths/road_2_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  traffic_ligths/road_2_sum_reg[1]/Q
                         net (fo=9, routed)           1.639     7.158    traffic_ligths/road_2_sum_reg[1]
    SLICE_X62Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.282 r  traffic_ligths/state2__31_carry_i_8/O
                         net (fo=1, routed)           0.000     7.282    traffic_ligths/state2__31_carry_i_8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.814 r  traffic_ligths/state2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    traffic_ligths/state2__31_carry_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  traffic_ligths/state2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    traffic_ligths/state2__31_carry__0_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  traffic_ligths/state2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.042    traffic_ligths/state2__31_carry__1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  traffic_ligths/state2__31_carry__2/CO[3]
                         net (fo=4, routed)           1.155     9.312    traffic_ligths/state2
    SLICE_X62Y73         LUT5 (Prop_lut5_I3_O)        0.124     9.436 r  traffic_ligths/count[31]_i_5/O
                         net (fo=32, routed)          1.407    10.843    traffic_ligths/count[31]_i_5_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.967 r  traffic_ligths/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.967    traffic_ligths/count[0]_i_1__2_n_0
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    14.840    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.032    15.095    traffic_ligths/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 traffic_ligths/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.226ns (20.900%)  route 4.640ns (79.100%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     5.130    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  traffic_ligths/count_reg[28]/Q
                         net (fo=6, routed)           1.436     7.022    traffic_ligths/count_reg_n_0_[28]
    SLICE_X63Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  traffic_ligths/state1__10_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.146    traffic_ligths/state1__10_carry__1_i_5_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  traffic_ligths/state1__10_carry__1/CO[3]
                         net (fo=9, routed)           1.614     9.158    traffic_ligths/state1__10_carry__1_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.282 f  traffic_ligths/FSM_onehot_state[3]_i_2/O
                         net (fo=34, routed)          1.590    10.872    traffic_ligths/FSM_onehot_state[3]_i_2_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124    10.996 r  traffic_ligths/count[29]_i_1/O
                         net (fo=1, routed)           0.000    10.996    traffic_ligths/count[29]_i_1_n_0
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.495    14.836    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[29]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y77         FDCE (Setup_fdce_C_D)        0.031    15.126    traffic_ligths/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 traffic_ligths/road_2_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 1.702ns (28.853%)  route 4.197ns (71.147%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.542     5.063    traffic_ligths/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  traffic_ligths/road_2_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  traffic_ligths/road_2_sum_reg[1]/Q
                         net (fo=9, routed)           1.639     7.158    traffic_ligths/road_2_sum_reg[1]
    SLICE_X62Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.282 r  traffic_ligths/state2__31_carry_i_8/O
                         net (fo=1, routed)           0.000     7.282    traffic_ligths/state2__31_carry_i_8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.814 r  traffic_ligths/state2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    traffic_ligths/state2__31_carry_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  traffic_ligths/state2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    traffic_ligths/state2__31_carry__0_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  traffic_ligths/state2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.042    traffic_ligths/state2__31_carry__1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  traffic_ligths/state2__31_carry__2/CO[3]
                         net (fo=4, routed)           1.155     9.312    traffic_ligths/state2
    SLICE_X62Y73         LUT5 (Prop_lut5_I3_O)        0.124     9.436 r  traffic_ligths/count[31]_i_5/O
                         net (fo=32, routed)          1.402    10.838    traffic_ligths/count[31]_i_5_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.962 r  traffic_ligths/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    10.962    traffic_ligths/count[4]_i_1__2_n_0
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    14.840    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[4]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.031    15.094    traffic_ligths/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 traffic_ligths/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.226ns (21.206%)  route 4.555ns (78.794%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     5.130    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  traffic_ligths/count_reg[28]/Q
                         net (fo=6, routed)           1.436     7.022    traffic_ligths/count_reg_n_0_[28]
    SLICE_X63Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  traffic_ligths/state1__10_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.146    traffic_ligths/state1__10_carry__1_i_5_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  traffic_ligths/state1__10_carry__1/CO[3]
                         net (fo=9, routed)           1.614     9.158    traffic_ligths/state1__10_carry__1_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.282 f  traffic_ligths/FSM_onehot_state[3]_i_2/O
                         net (fo=34, routed)          1.505    10.787    traffic_ligths/FSM_onehot_state[3]_i_2_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.911 r  traffic_ligths/count[8]_i_1__2/O
                         net (fo=1, routed)           0.000    10.911    traffic_ligths/count[8]_i_1__2_n_0
    SLICE_X64Y69         FDCE                                         r  traffic_ligths/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498    14.839    traffic_ligths/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  traffic_ligths/count_reg[8]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.079    15.141    traffic_ligths/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 traffic_ligths/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.226ns (21.268%)  route 4.538ns (78.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.609     5.130    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  traffic_ligths/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 r  traffic_ligths/count_reg[28]/Q
                         net (fo=6, routed)           1.436     7.022    traffic_ligths/count_reg_n_0_[28]
    SLICE_X63Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.146 r  traffic_ligths/state1__10_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.146    traffic_ligths/state1__10_carry__1_i_5_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.544 r  traffic_ligths/state1__10_carry__1/CO[3]
                         net (fo=9, routed)           1.614     9.158    traffic_ligths/state1__10_carry__1_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.282 f  traffic_ligths/FSM_onehot_state[3]_i_2/O
                         net (fo=34, routed)          1.488    10.770    traffic_ligths/FSM_onehot_state[3]_i_2_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.894 r  traffic_ligths/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000    10.894    traffic_ligths/count[1]_i_1__2_n_0
    SLICE_X64Y69         FDCE                                         r  traffic_ligths/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498    14.839    traffic_ligths/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  traffic_ligths/count_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.079    15.141    traffic_ligths/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 traffic_ligths/road_2_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 1.702ns (29.245%)  route 4.118ns (70.755%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.542     5.063    traffic_ligths/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  traffic_ligths/road_2_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  traffic_ligths/road_2_sum_reg[1]/Q
                         net (fo=9, routed)           1.639     7.158    traffic_ligths/road_2_sum_reg[1]
    SLICE_X62Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.282 r  traffic_ligths/state2__31_carry_i_8/O
                         net (fo=1, routed)           0.000     7.282    traffic_ligths/state2__31_carry_i_8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.814 r  traffic_ligths/state2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    traffic_ligths/state2__31_carry_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  traffic_ligths/state2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    traffic_ligths/state2__31_carry__0_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  traffic_ligths/state2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.042    traffic_ligths/state2__31_carry__1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  traffic_ligths/state2__31_carry__2/CO[3]
                         net (fo=4, routed)           1.155     9.312    traffic_ligths/state2
    SLICE_X62Y73         LUT5 (Prop_lut5_I3_O)        0.124     9.436 r  traffic_ligths/count[31]_i_5/O
                         net (fo=32, routed)          1.323    10.759    traffic_ligths/count[31]_i_5_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.883 r  traffic_ligths/count[31]_i_2/O
                         net (fo=1, routed)           0.000    10.883    traffic_ligths/count[31]_i_2_n_0
    SLICE_X64Y78         FDCE                                         r  traffic_ligths/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.497    14.838    traffic_ligths/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  traffic_ligths/count_reg[31]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X64Y78         FDCE (Setup_fdce_C_D)        0.077    15.138    traffic_ligths/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 traffic_ligths/road_2_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.702ns (30.827%)  route 3.819ns (69.173%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.542     5.063    traffic_ligths/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  traffic_ligths/road_2_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  traffic_ligths/road_2_sum_reg[1]/Q
                         net (fo=9, routed)           1.639     7.158    traffic_ligths/road_2_sum_reg[1]
    SLICE_X62Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.282 r  traffic_ligths/state2__31_carry_i_8/O
                         net (fo=1, routed)           0.000     7.282    traffic_ligths/state2__31_carry_i_8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.814 r  traffic_ligths/state2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    traffic_ligths/state2__31_carry_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  traffic_ligths/state2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    traffic_ligths/state2__31_carry__0_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  traffic_ligths/state2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.042    traffic_ligths/state2__31_carry__1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  traffic_ligths/state2__31_carry__2/CO[3]
                         net (fo=4, routed)           1.311     9.468    traffic_ligths/state2
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.592 f  traffic_ligths/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.303     9.895    traffic_ligths/FSM_onehot_state[10]_i_3_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I0_O)        0.124    10.019 r  traffic_ligths/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.565    10.584    traffic_ligths/FSM_onehot_state[10]_i_1_n_0
    SLICE_X61Y68         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.498    14.839    traffic_ligths/clk_IBUF_BUFG
    SLICE_X61Y68         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y68         FDCE (Setup_fdce_C_CE)      -0.205    14.857    traffic_ligths/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 traffic_ligths/road_2_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.702ns (29.698%)  route 4.029ns (70.302%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.542     5.063    traffic_ligths/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  traffic_ligths/road_2_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  traffic_ligths/road_2_sum_reg[1]/Q
                         net (fo=9, routed)           1.639     7.158    traffic_ligths/road_2_sum_reg[1]
    SLICE_X62Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.282 r  traffic_ligths/state2__31_carry_i_8/O
                         net (fo=1, routed)           0.000     7.282    traffic_ligths/state2__31_carry_i_8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.814 r  traffic_ligths/state2__31_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    traffic_ligths/state2__31_carry_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  traffic_ligths/state2__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.928    traffic_ligths/state2__31_carry__0_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  traffic_ligths/state2__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.042    traffic_ligths/state2__31_carry__1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  traffic_ligths/state2__31_carry__2/CO[3]
                         net (fo=4, routed)           1.155     9.312    traffic_ligths/state2
    SLICE_X62Y73         LUT5 (Prop_lut5_I3_O)        0.124     9.436 r  traffic_ligths/count[31]_i_5/O
                         net (fo=32, routed)          1.234    10.670    traffic_ligths/count[31]_i_5_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.794 r  traffic_ligths/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000    10.794    traffic_ligths/count[3]_i_1__2_n_0
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.499    14.840    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[3]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.031    15.094    traffic_ligths/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  4.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 traffic_ligths/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    traffic_ligths/clk_IBUF_BUFG
    SLICE_X61Y68         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  traffic_ligths/FSM_onehot_state_reg[2]/Q
                         net (fo=44, routed)          0.124     1.733    traffic_ligths/out[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  traffic_ligths/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.778    traffic_ligths/FSM_onehot_state[8]_i_1_n_0
    SLICE_X60Y68         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.853     1.980    traffic_ligths/clk_IBUF_BUFG
    SLICE_X60Y68         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y68         FDCE (Hold_fdce_C_D)         0.120     1.601    traffic_ligths/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 traffic_ligths/count_cars_3_signal_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/road_3_sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.924%)  route 0.086ns (25.076%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.463    traffic_ligths/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  traffic_ligths/count_cars_3_signal_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  traffic_ligths/count_cars_3_signal_pre_reg/Q
                         net (fo=1, routed)           0.086     1.690    traffic_ligths/count_cars_3_signal_pre
    SLICE_X59Y73         LUT5 (Prop_lut5_I2_O)        0.045     1.735 r  traffic_ligths/road_3_sum[3]_i_6/O
                         net (fo=1, routed)           0.000     1.735    traffic_ligths/road_3_sum[3]_i_6_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.805 r  traffic_ligths/road_3_sum_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    traffic_ligths/road_3_sum[0]
    SLICE_X59Y73         FDRE                                         r  traffic_ligths/road_3_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.846     1.974    traffic_ligths/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  traffic_ligths/road_3_sum_reg[0]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.105     1.581    traffic_ligths/road_3_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.564     1.447    clk_divider/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_divider/count_reg[2]/Q
                         net (fo=7, routed)           0.167     1.755    clk_divider/count_reg__0[2]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  clk_divider/temp_i_1/O
                         net (fo=1, routed)           0.000     1.800    clk_divider/temp_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_divider/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.832     1.959    clk_divider/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_divider/temp_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    clk_divider/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.402%)  route 0.156ns (45.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.564     1.447    clk_divider/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_divider/count_reg[5]/Q
                         net (fo=5, routed)           0.156     1.744    clk_divider/count_reg__0[5]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  clk_divider/count[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.789    clk_divider/p_0_in__2[5]
    SLICE_X36Y47         FDRE                                         r  clk_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.833     1.960    clk_divider/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_divider/count_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    clk_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 traffic_ligths/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.367%)  route 0.207ns (52.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    traffic_ligths/clk_IBUF_BUFG
    SLICE_X61Y68         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  traffic_ligths/FSM_onehot_state_reg[2]/Q
                         net (fo=44, routed)          0.207     1.816    traffic_ligths/out[0]
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.861 r  traffic_ligths/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    traffic_ligths/FSM_onehot_state[3]_i_1_n_0
    SLICE_X60Y69         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.851     1.979    traffic_ligths/clk_IBUF_BUFG
    SLICE_X60Y69         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y69         FDCE (Hold_fdce_C_D)         0.120     1.601    traffic_ligths/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 traffic_ligths/count_cars_3_signal_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/road_3_sum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.292ns (77.314%)  route 0.086ns (22.686%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.463    traffic_ligths/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  traffic_ligths/count_cars_3_signal_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  traffic_ligths/count_cars_3_signal_pre_reg/Q
                         net (fo=1, routed)           0.086     1.690    traffic_ligths/count_cars_3_signal_pre
    SLICE_X59Y73         LUT5 (Prop_lut5_I2_O)        0.045     1.735 r  traffic_ligths/road_3_sum[3]_i_6/O
                         net (fo=1, routed)           0.000     1.735    traffic_ligths/road_3_sum[3]_i_6_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.841 r  traffic_ligths/road_3_sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.841    traffic_ligths/road_3_sum[1]
    SLICE_X59Y73         FDRE                                         r  traffic_ligths/road_3_sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.846     1.974    traffic_ligths/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  traffic_ligths/road_3_sum_reg[1]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.105     1.581    traffic_ligths/road_3_sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.726%)  route 0.181ns (49.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.564     1.447    clk_divider/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_divider/count_reg[5]/Q
                         net (fo=5, routed)           0.181     1.769    clk_divider/count_reg__0[5]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  clk_divider/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.814    clk_divider/p_0_in__2[8]
    SLICE_X37Y47         FDRE                                         r  clk_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.833     1.960    clk_divider/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clk_divider/count_reg[8]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.552    clk_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 traffic_ligths/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.586     1.469    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  traffic_ligths/count_reg[0]/Q
                         net (fo=2, routed)           0.169     1.779    traffic_ligths/count_reg_n_0_[0]
    SLICE_X65Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  traffic_ligths/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.824    traffic_ligths/count[0]_i_1__2_n_0
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.982    traffic_ligths/clk_IBUF_BUFG
    SLICE_X65Y68         FDCE                                         r  traffic_ligths/count_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y68         FDCE (Hold_fdce_C_D)         0.092     1.561    traffic_ligths/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 traffic_ligths/is_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/is_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.580     1.463    traffic_ligths/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  traffic_ligths/is_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  traffic_ligths/is_done_s_reg/Q
                         net (fo=4, routed)           0.168     1.772    traffic_ligths/is_done_s
    SLICE_X61Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  traffic_ligths/is_done_s_i_1/O
                         net (fo=1, routed)           0.000     1.817    traffic_ligths/is_done_s_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  traffic_ligths/is_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.846     1.974    traffic_ligths/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  traffic_ligths/is_done_s_reg/C
                         clock pessimism             -0.511     1.463    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.091     1.554    traffic_ligths/is_done_s_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 traffic_ligths/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            traffic_ligths/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.584     1.467    traffic_ligths/clk_IBUF_BUFG
    SLICE_X60Y69         FDCE                                         r  traffic_ligths/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  traffic_ligths/FSM_onehot_state_reg[3]/Q
                         net (fo=8, routed)           0.187     1.819    traffic_ligths/FSM_onehot_state_reg_n_0_[3]
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  traffic_ligths/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    traffic_ligths/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y70         FDPE                                         r  traffic_ligths/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.850     1.978    traffic_ligths/clk_IBUF_BUFG
    SLICE_X60Y70         FDPE                                         r  traffic_ligths/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y70         FDPE (Hold_fdpe_C_D)         0.120     1.600    traffic_ligths/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk_divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_divider/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_divider/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_divider/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_divider/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_divider/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_divider/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   traffic_ligths/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y68   traffic_ligths/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_divider/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_divider/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_divider/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_divider/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_divider/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_divider/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_divider/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_divider/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_divider/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_divider/temp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   traffic_ligths/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   traffic_ligths/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   traffic_ligths/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   traffic_ligths/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   traffic_ligths/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   traffic_ligths/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   traffic_ligths/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   traffic_ligths/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   traffic_ligths/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   traffic_ligths/FSM_onehot_state_reg[9]/C



