
STM32H743_Nucleo_ETH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012c14  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002be0  08012eb4  08012eb4  00013eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015a94  08015a94  00016a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015a9c  08015a9c  00016a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015aa0  08015aa0  00016aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  24000000  08015aa4  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000bb50  24000090  08015b34  00017090  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2400bbe0  08015b34  00017be0  2**0
                  ALLOC
  9 .lwip_sec     00024b83  30020000  30020000  00018000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00017090  2**0
                  CONTENTS, READONLY
 11 .debug_info   0005454f  00000000  00000000  000170be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000aed9  00000000  00000000  0006b60d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00021a3b  00000000  00000000  000764e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002558  00000000  00000000  00097f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000039c2  00000000  00000000  0009a480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013675  00000000  00000000  0009de42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00055d71  00000000  00000000  000b14b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018a072  00000000  00000000  00107228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0029129a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d84  00000000  00000000  002912e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00299064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08012e9c 	.word	0x08012e9c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	08012e9c 	.word	0x08012e9c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <lwiperf_tcp_close>:
static void
lwiperf_list_remove(lwiperf_state_base_t *item)
{
  lwiperf_state_base_t *prev = NULL;
  lwiperf_state_base_t *iter;
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 8000670:	4a3d      	ldr	r2, [pc, #244]	@ (8000768 <lwiperf_tcp_close+0xf8>)
 8000672:	6813      	ldr	r3, [r2, #0]
}

/** Close an iperf tcp session */
static void
lwiperf_tcp_close(lwiperf_state_tcp_t *conn, enum lwiperf_report_type report_type)
{
 8000674:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000678:	4604      	mov	r4, r0
 800067a:	b087      	sub	sp, #28
 800067c:	460e      	mov	r6, r1
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 800067e:	b14b      	cbz	r3, 8000694 <lwiperf_tcp_close+0x24>
    if (iter == item) {
 8000680:	4298      	cmp	r0, r3
        lwiperf_all_connections = iter->next;
 8000682:	681d      	ldr	r5, [r3, #0]
    if (iter == item) {
 8000684:	d102      	bne.n	800068c <lwiperf_tcp_close+0x1c>
 8000686:	e04b      	b.n	8000720 <lwiperf_tcp_close+0xb0>
 8000688:	429c      	cmp	r4, r3
 800068a:	d048      	beq.n	800071e <lwiperf_tcp_close+0xae>
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 800068c:	461a      	mov	r2, r3
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d1f9      	bne.n	8000688 <lwiperf_tcp_close+0x18>
  if ((conn != NULL) && (conn->report_fn != NULL)) {
 8000694:	b1cc      	cbz	r4, 80006ca <lwiperf_tcp_close+0x5a>
 8000696:	69a3      	ldr	r3, [r4, #24]
 8000698:	b1bb      	cbz	r3, 80006ca <lwiperf_tcp_close+0x5a>
    now = sys_now();
 800069a:	f007 f98b 	bl	80079b4 <sys_now>
    duration_ms = now - conn->time_started;
 800069e:	6963      	ldr	r3, [r4, #20]
    if (duration_ms == 0) {
 80006a0:	1ac5      	subs	r5, r0, r3
      bandwidth_kbitpsec = (conn->bytes_transferred / duration_ms) * 8U;
 80006a2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if (duration_ms == 0) {
 80006a4:	d05e      	beq.n	8000764 <lwiperf_tcp_close+0xf4>
      bandwidth_kbitpsec = (conn->bytes_transferred / duration_ms) * 8U;
 80006a6:	fbb3 f7f5 	udiv	r7, r3, r5
 80006aa:	00ff      	lsls	r7, r7, #3
                    &conn->conn_pcb->local_ip, conn->conn_pcb->local_port,
 80006ac:	6922      	ldr	r2, [r4, #16]
    conn->report_fn(conn->report_arg, report_type,
 80006ae:	4631      	mov	r1, r6
 80006b0:	f8b2 c016 	ldrh.w	ip, [r2, #22]
 80006b4:	e9d4 6006 	ldrd	r6, r0, [r4, #24]
 80006b8:	9302      	str	r3, [sp, #8]
 80006ba:	4663      	mov	r3, ip
 80006bc:	e9cd 5703 	strd	r5, r7, [sp, #12]
 80006c0:	8b15      	ldrh	r5, [r2, #24]
 80006c2:	9501      	str	r5, [sp, #4]
                    &conn->conn_pcb->remote_ip, conn->conn_pcb->remote_port,
 80006c4:	1d15      	adds	r5, r2, #4
    conn->report_fn(conn->report_arg, report_type,
 80006c6:	9500      	str	r5, [sp, #0]
 80006c8:	47b0      	blx	r6
  err_t err;

  lwiperf_list_remove(&conn->base);
  lwip_tcp_conn_report(conn, report_type);
  if (conn->conn_pcb != NULL) {
 80006ca:	6920      	ldr	r0, [r4, #16]
 80006cc:	2800      	cmp	r0, #0
 80006ce:	d03c      	beq.n	800074a <lwiperf_tcp_close+0xda>
    tcp_arg(conn->conn_pcb, NULL);
 80006d0:	2100      	movs	r1, #0
 80006d2:	f00b fce1 	bl	800c098 <tcp_arg>
    tcp_poll(conn->conn_pcb, NULL, 0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	6920      	ldr	r0, [r4, #16]
 80006da:	4611      	mov	r1, r2
 80006dc:	f00b fd3e 	bl	800c15c <tcp_poll>
    tcp_sent(conn->conn_pcb, NULL);
 80006e0:	2100      	movs	r1, #0
 80006e2:	6920      	ldr	r0, [r4, #16]
 80006e4:	f00b fcfa 	bl	800c0dc <tcp_sent>
    tcp_recv(conn->conn_pcb, NULL);
 80006e8:	2100      	movs	r1, #0
 80006ea:	6920      	ldr	r0, [r4, #16]
 80006ec:	f00b fcdc 	bl	800c0a8 <tcp_recv>
    tcp_err(conn->conn_pcb, NULL);
 80006f0:	6920      	ldr	r0, [r4, #16]
 80006f2:	2100      	movs	r1, #0
 80006f4:	f00b fd0c 	bl	800c110 <tcp_err>
    err = tcp_close(conn->conn_pcb);
 80006f8:	6920      	ldr	r0, [r4, #16]
 80006fa:	f00c fb71 	bl	800cde0 <tcp_close>
    if (err != ERR_OK) {
 80006fe:	b928      	cbnz	r0, 800070c <lwiperf_tcp_close+0x9c>
  } else {
    /* no conn pcb, this is the listener pcb */
    err = tcp_close(conn->server_pcb);
    LWIP_ASSERT("error", err == ERR_OK);
  }
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000700:	4620      	mov	r0, r4
}
 8000702:	b007      	add	sp, #28
 8000704:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000708:	f00a b862 	b.w	800a7d0 <mem_free>
      tcp_abort(conn->conn_pcb);
 800070c:	6920      	ldr	r0, [r4, #16]
 800070e:	f00c f987 	bl	800ca20 <tcp_abort>
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000712:	4620      	mov	r0, r4
}
 8000714:	b007      	add	sp, #28
 8000716:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 800071a:	f00a b859 	b.w	800a7d0 <mem_free>
        prev->next = iter->next;
 800071e:	6825      	ldr	r5, [r4, #0]
 8000720:	6015      	str	r5, [r2, #0]
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 8000722:	2d00      	cmp	r5, #0
 8000724:	d0b7      	beq.n	8000696 <lwiperf_tcp_close+0x26>
        LWIP_ASSERT("duplicate entry", iter != item);
 8000726:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 8000770 <lwiperf_tcp_close+0x100>
 800072a:	f8df 804c 	ldr.w	r8, [pc, #76]	@ 8000778 <lwiperf_tcp_close+0x108>
 800072e:	4f0f      	ldr	r7, [pc, #60]	@ (800076c <lwiperf_tcp_close+0xfc>)
 8000730:	e002      	b.n	8000738 <lwiperf_tcp_close+0xc8>
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 8000732:	682d      	ldr	r5, [r5, #0]
 8000734:	2d00      	cmp	r5, #0
 8000736:	d0ad      	beq.n	8000694 <lwiperf_tcp_close+0x24>
        LWIP_ASSERT("duplicate entry", iter != item);
 8000738:	42ac      	cmp	r4, r5
 800073a:	d1fa      	bne.n	8000732 <lwiperf_tcp_close+0xc2>
 800073c:	464b      	mov	r3, r9
 800073e:	22d0      	movs	r2, #208	@ 0xd0
 8000740:	4641      	mov	r1, r8
 8000742:	4638      	mov	r0, r7
 8000744:	f011 fc4a 	bl	8011fdc <iprintf>
 8000748:	e7f3      	b.n	8000732 <lwiperf_tcp_close+0xc2>
    err = tcp_close(conn->server_pcb);
 800074a:	68e0      	ldr	r0, [r4, #12]
 800074c:	f00c fb48 	bl	800cde0 <tcp_close>
    LWIP_ASSERT("error", err == ERR_OK);
 8000750:	2800      	cmp	r0, #0
 8000752:	d0d5      	beq.n	8000700 <lwiperf_tcp_close+0x90>
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <lwiperf_tcp_close+0x100>)
 8000756:	f240 120d 	movw	r2, #269	@ 0x10d
 800075a:	4906      	ldr	r1, [pc, #24]	@ (8000774 <lwiperf_tcp_close+0x104>)
 800075c:	4803      	ldr	r0, [pc, #12]	@ (800076c <lwiperf_tcp_close+0xfc>)
 800075e:	f011 fc3d 	bl	8011fdc <iprintf>
 8000762:	e7cd      	b.n	8000700 <lwiperf_tcp_close+0x90>
      bandwidth_kbitpsec = 0;
 8000764:	462f      	mov	r7, r5
 8000766:	e7a1      	b.n	80006ac <lwiperf_tcp_close+0x3c>
 8000768:	240000ac 	.word	0x240000ac
 800076c:	08012edc 	.word	0x08012edc
 8000770:	08012eb4 	.word	0x08012eb4
 8000774:	08012f04 	.word	0x08012f04
 8000778:	08012ecc 	.word	0x08012ecc

0800077c <lwiperf_tcp_accept>:
/** This is called when a new client connects for an iperf tcp session */
static err_t
lwiperf_tcp_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
  lwiperf_state_tcp_t *s, *conn;
  if ((err != ERR_OK) || (newpcb == NULL) || (arg == NULL)) {
 800077c:	2800      	cmp	r0, #0
 800077e:	bf18      	it	ne
 8000780:	2900      	cmpne	r1, #0
 8000782:	f000 8091 	beq.w	80008a8 <lwiperf_tcp_accept+0x12c>
 8000786:	2a00      	cmp	r2, #0
 8000788:	f040 808e 	bne.w	80008a8 <lwiperf_tcp_accept+0x12c>
{
 800078c:	b570      	push	{r4, r5, r6, lr}
    return ERR_VAL;
  }

  s = (lwiperf_state_tcp_t *)arg;
  LWIP_ASSERT("invalid session", s->base.server);
 800078e:	7943      	ldrb	r3, [r0, #5]
 8000790:	460e      	mov	r6, r1
 8000792:	4604      	mov	r4, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d06a      	beq.n	800086e <lwiperf_tcp_accept+0xf2>
  LWIP_ASSERT("invalid listen pcb", s->server_pcb != NULL);
 8000798:	68e3      	ldr	r3, [r4, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d071      	beq.n	8000882 <lwiperf_tcp_accept+0x106>
  LWIP_ASSERT("invalid conn pcb", s->conn_pcb == NULL);
 800079e:	6923      	ldr	r3, [r4, #16]
 80007a0:	b133      	cbz	r3, 80007b0 <lwiperf_tcp_accept+0x34>
 80007a2:	4b43      	ldr	r3, [pc, #268]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 80007a4:	f240 225a 	movw	r2, #602	@ 0x25a
 80007a8:	4942      	ldr	r1, [pc, #264]	@ (80008b4 <lwiperf_tcp_accept+0x138>)
 80007aa:	4843      	ldr	r0, [pc, #268]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 80007ac:	f011 fc16 	bl	8011fdc <iprintf>
  if (s->specific_remote) {
 80007b0:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 80007b4:	68a2      	ldr	r2, [r4, #8]
  if (s->specific_remote) {
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d137      	bne.n	800082a <lwiperf_tcp_accept+0xae>
    if (!ip_addr_cmp(&newpcb->remote_ip, &s->remote_addr)) {
      /* this listener belongs to a client session, and this is not the correct remote */
      return ERR_VAL;
    }
  } else {
    LWIP_ASSERT("s->base.related_master_state == NULL", s->base.related_master_state == NULL);
 80007ba:	b132      	cbz	r2, 80007ca <lwiperf_tcp_accept+0x4e>
 80007bc:	4b3c      	ldr	r3, [pc, #240]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 80007be:	f240 2262 	movw	r2, #610	@ 0x262
 80007c2:	493e      	ldr	r1, [pc, #248]	@ (80008bc <lwiperf_tcp_accept+0x140>)
 80007c4:	483c      	ldr	r0, [pc, #240]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 80007c6:	f011 fc09 	bl	8011fdc <iprintf>
  }

  conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 80007ca:	2048      	movs	r0, #72	@ 0x48
 80007cc:	f00a f998 	bl	800ab00 <mem_malloc>
  if (conn == NULL) {
 80007d0:	4605      	mov	r5, r0
 80007d2:	2800      	cmp	r0, #0
 80007d4:	d065      	beq.n	80008a2 <lwiperf_tcp_accept+0x126>
    return ERR_MEM;
  }
  memset(conn, 0, sizeof(lwiperf_state_tcp_t));
 80007d6:	2248      	movs	r2, #72	@ 0x48
 80007d8:	2100      	movs	r1, #0
 80007da:	f011 fc64 	bl	80120a6 <memset>
  conn->base.tcp = 1;
 80007de:	f240 1301 	movw	r3, #257	@ 0x101
  conn->base.server = 1;
  conn->base.related_master_state = &s->base;
 80007e2:	60ac      	str	r4, [r5, #8]
  conn->base.tcp = 1;
 80007e4:	80ab      	strh	r3, [r5, #4]
  conn->conn_pcb = newpcb;
 80007e6:	612e      	str	r6, [r5, #16]
  conn->time_started = sys_now();
 80007e8:	f007 f8e4 	bl	80079b4 <sys_now>
  conn->report_fn = s->report_fn;
 80007ec:	69a3      	ldr	r3, [r4, #24]
  conn->report_arg = s->report_arg;

  /* setup the tcp rx connection */
  tcp_arg(newpcb, conn);
 80007ee:	4629      	mov	r1, r5
  conn->report_fn = s->report_fn;
 80007f0:	e9c5 0305 	strd	r0, r3, [r5, #20]
  conn->report_arg = s->report_arg;
 80007f4:	69e3      	ldr	r3, [r4, #28]
  tcp_arg(newpcb, conn);
 80007f6:	4630      	mov	r0, r6
  conn->report_arg = s->report_arg;
 80007f8:	61eb      	str	r3, [r5, #28]
  tcp_arg(newpcb, conn);
 80007fa:	f00b fc4d 	bl	800c098 <tcp_arg>
  tcp_recv(newpcb, lwiperf_tcp_recv);
 80007fe:	4930      	ldr	r1, [pc, #192]	@ (80008c0 <lwiperf_tcp_accept+0x144>)
 8000800:	4630      	mov	r0, r6
 8000802:	f00b fc51 	bl	800c0a8 <tcp_recv>
  tcp_poll(newpcb, lwiperf_tcp_poll, 2U);
 8000806:	2202      	movs	r2, #2
 8000808:	492e      	ldr	r1, [pc, #184]	@ (80008c4 <lwiperf_tcp_accept+0x148>)
 800080a:	4630      	mov	r0, r6
 800080c:	f00b fca6 	bl	800c15c <tcp_poll>
  tcp_err(conn->conn_pcb, lwiperf_tcp_err);
 8000810:	492d      	ldr	r1, [pc, #180]	@ (80008c8 <lwiperf_tcp_accept+0x14c>)
 8000812:	6928      	ldr	r0, [r5, #16]
 8000814:	f00b fc7c 	bl	800c110 <tcp_err>

  if (s->specific_remote) {
 8000818:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800081c:	b973      	cbnz	r3, 800083c <lwiperf_tcp_accept+0xc0>
  item->next = lwiperf_all_connections;
 800081e:	4e2b      	ldr	r6, [pc, #172]	@ (80008cc <lwiperf_tcp_accept+0x150>)
 8000820:	6831      	ldr	r1, [r6, #0]
      s->report_fn = NULL;
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
    }
  }
  lwiperf_list_add(&conn->base);
  return ERR_OK;
 8000822:	2000      	movs	r0, #0
  item->next = lwiperf_all_connections;
 8000824:	6029      	str	r1, [r5, #0]
  lwiperf_all_connections = item;
 8000826:	6035      	str	r5, [r6, #0]
}
 8000828:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 800082a:	2a00      	cmp	r2, #0
 800082c:	d031      	beq.n	8000892 <lwiperf_tcp_accept+0x116>
    if (!ip_addr_cmp(&newpcb->remote_ip, &s->remote_addr)) {
 800082e:	6872      	ldr	r2, [r6, #4]
 8000830:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000832:	429a      	cmp	r2, r3
 8000834:	d0c9      	beq.n	80007ca <lwiperf_tcp_accept+0x4e>
    return ERR_VAL;
 8000836:	f06f 0005 	mvn.w	r0, #5
}
 800083a:	bd70      	pop	{r4, r5, r6, pc}
    conn->base.related_master_state = s->base.related_master_state;
 800083c:	68a2      	ldr	r2, [r4, #8]
 800083e:	4e23      	ldr	r6, [pc, #140]	@ (80008cc <lwiperf_tcp_accept+0x150>)
 8000840:	60aa      	str	r2, [r5, #8]
    if (!s->client_tradeoff_mode || !lwiperf_list_find(s->base.related_master_state)) {
 8000842:	f894 3022 	ldrb.w	r3, [r4, #34]	@ 0x22
 8000846:	b153      	cbz	r3, 800085e <lwiperf_tcp_accept+0xe2>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000848:	6831      	ldr	r1, [r6, #0]
 800084a:	b141      	cbz	r1, 800085e <lwiperf_tcp_accept+0xe2>
    if (iter == item) {
 800084c:	428a      	cmp	r2, r1
 800084e:	d0e8      	beq.n	8000822 <lwiperf_tcp_accept+0xa6>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000850:	460b      	mov	r3, r1
 8000852:	e001      	b.n	8000858 <lwiperf_tcp_accept+0xdc>
    if (iter == item) {
 8000854:	429a      	cmp	r2, r3
 8000856:	d0e4      	beq.n	8000822 <lwiperf_tcp_accept+0xa6>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1fa      	bne.n	8000854 <lwiperf_tcp_accept+0xd8>
      s->report_fn = NULL;
 800085e:	2300      	movs	r3, #0
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
 8000860:	2102      	movs	r1, #2
 8000862:	4620      	mov	r0, r4
      s->report_fn = NULL;
 8000864:	61a3      	str	r3, [r4, #24]
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
 8000866:	f7ff ff03 	bl	8000670 <lwiperf_tcp_close>
  item->next = lwiperf_all_connections;
 800086a:	6831      	ldr	r1, [r6, #0]
 800086c:	e7d9      	b.n	8000822 <lwiperf_tcp_accept+0xa6>
  LWIP_ASSERT("invalid session", s->base.server);
 800086e:	4b10      	ldr	r3, [pc, #64]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 8000870:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000874:	4916      	ldr	r1, [pc, #88]	@ (80008d0 <lwiperf_tcp_accept+0x154>)
 8000876:	4810      	ldr	r0, [pc, #64]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 8000878:	f011 fbb0 	bl	8011fdc <iprintf>
  LWIP_ASSERT("invalid listen pcb", s->server_pcb != NULL);
 800087c:	68e3      	ldr	r3, [r4, #12]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d18d      	bne.n	800079e <lwiperf_tcp_accept+0x22>
 8000882:	4b0b      	ldr	r3, [pc, #44]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 8000884:	f240 2259 	movw	r2, #601	@ 0x259
 8000888:	4912      	ldr	r1, [pc, #72]	@ (80008d4 <lwiperf_tcp_accept+0x158>)
 800088a:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 800088c:	f011 fba6 	bl	8011fdc <iprintf>
 8000890:	e785      	b.n	800079e <lwiperf_tcp_accept+0x22>
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 8000892:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <lwiperf_tcp_accept+0x134>)
 8000894:	f44f 7217 	mov.w	r2, #604	@ 0x25c
 8000898:	490f      	ldr	r1, [pc, #60]	@ (80008d8 <lwiperf_tcp_accept+0x15c>)
 800089a:	4807      	ldr	r0, [pc, #28]	@ (80008b8 <lwiperf_tcp_accept+0x13c>)
 800089c:	f011 fb9e 	bl	8011fdc <iprintf>
 80008a0:	e7c5      	b.n	800082e <lwiperf_tcp_accept+0xb2>
    return ERR_MEM;
 80008a2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80008a6:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 80008a8:	f06f 0005 	mvn.w	r0, #5
}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	08012eb4 	.word	0x08012eb4
 80008b4:	08012f30 	.word	0x08012f30
 80008b8:	08012edc 	.word	0x08012edc
 80008bc:	08012f6c 	.word	0x08012f6c
 80008c0:	08000cd5 	.word	0x08000cd5
 80008c4:	08000a21 	.word	0x08000a21
 80008c8:	080008dd 	.word	0x080008dd
 80008cc:	240000ac 	.word	0x240000ac
 80008d0:	08012f0c 	.word	0x08012f0c
 80008d4:	08012f1c 	.word	0x08012f1c
 80008d8:	08012f44 	.word	0x08012f44

080008dc <lwiperf_tcp_err>:
  lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 80008dc:	2105      	movs	r1, #5
 80008de:	f7ff bec7 	b.w	8000670 <lwiperf_tcp_close>
 80008e2:	bf00      	nop

080008e4 <lwiperf_tcp_client_send_more>:
{
 80008e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("conn invalid", (conn != NULL) && conn->base.tcp && (conn->base.server == 0));
 80008e8:	4604      	mov	r4, r0
 80008ea:	b110      	cbz	r0, 80008f2 <lwiperf_tcp_client_send_more+0xe>
 80008ec:	7903      	ldrb	r3, [r0, #4]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d16e      	bne.n	80009d0 <lwiperf_tcp_client_send_more+0xec>
 80008f2:	4b39      	ldr	r3, [pc, #228]	@ (80009d8 <lwiperf_tcp_client_send_more+0xf4>)
 80008f4:	f240 121d 	movw	r2, #285	@ 0x11d
 80008f8:	4938      	ldr	r1, [pc, #224]	@ (80009dc <lwiperf_tcp_client_send_more+0xf8>)
 80008fa:	4839      	ldr	r0, [pc, #228]	@ (80009e0 <lwiperf_tcp_client_send_more+0xfc>)
 80008fc:	f011 fb6e 	bl	8011fdc <iprintf>
      u32_t time_ms = time * 10;
 8000900:	f06f 0909 	mvn.w	r9, #9
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 8000904:	f8df b0e0 	ldr.w	fp, [pc, #224]	@ 80009e8 <lwiperf_tcp_client_send_more+0x104>
    if (conn->settings.amount & PP_HTONL(0x80000000)) {
 8000908:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800090a:	0602      	lsls	r2, r0, #24
 800090c:	d534      	bpl.n	8000978 <lwiperf_tcp_client_send_more+0x94>
      u32_t now = sys_now();
 800090e:	f007 f851 	bl	80079b4 <sys_now>
      u32_t diff_ms = now - conn->time_started;
 8000912:	6963      	ldr	r3, [r4, #20]
      u32_t now = sys_now();
 8000914:	4605      	mov	r5, r0
      u32_t time = (u32_t) - (s32_t)lwip_htonl(conn->settings.amount);
 8000916:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
      u32_t diff_ms = now - conn->time_started;
 8000918:	1aed      	subs	r5, r5, r3
      u32_t time = (u32_t) - (s32_t)lwip_htonl(conn->settings.amount);
 800091a:	f009 fe9f 	bl	800a65c <lwip_htonl>
      u32_t time_ms = time * 10;
 800091e:	fb09 f000 	mul.w	r0, r9, r0
      if (diff_ms >= time_ms) {
 8000922:	4285      	cmp	r5, r0
 8000924:	d22d      	bcs.n	8000982 <lwiperf_tcp_client_send_more+0x9e>
    if (conn->bytes_transferred < 24) {
 8000926:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000928:	2b17      	cmp	r3, #23
 800092a:	d831      	bhi.n	8000990 <lwiperf_tcp_client_send_more+0xac>
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred];
 800092c:	f104 0528 	add.w	r5, r4, #40	@ 0x28
      txlen_max = (u16_t)(24 - conn->bytes_transferred);
 8000930:	f1c3 0a18 	rsb	sl, r3, #24
      apiflags = TCP_WRITE_FLAG_COPY;
 8000934:	2601      	movs	r6, #1
    send_more = 0;
 8000936:	f04f 0800 	mov.w	r8, #0
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred];
 800093a:	441d      	add	r5, r3
      txlen_max = (u16_t)(24 - conn->bytes_transferred);
 800093c:	fa1f fa8a 	uxth.w	sl, sl
    } while ((err == ERR_MEM) && (txlen >= (TCP_MSS / 2)));
 8000940:	f240 27da 	movw	r7, #730	@ 0x2da
      err = tcp_write(conn->conn_pcb, txptr, txlen, apiflags);
 8000944:	4633      	mov	r3, r6
 8000946:	4652      	mov	r2, sl
 8000948:	4629      	mov	r1, r5
 800094a:	6920      	ldr	r0, [r4, #16]
 800094c:	f00e f916 	bl	800eb7c <tcp_write>
      if (err ==  ERR_MEM) {
 8000950:	1c43      	adds	r3, r0, #1
 8000952:	d00c      	beq.n	800096e <lwiperf_tcp_client_send_more+0x8a>
    if (err == ERR_OK) {
 8000954:	b928      	cbnz	r0, 8000962 <lwiperf_tcp_client_send_more+0x7e>
      conn->bytes_transferred += txlen;
 8000956:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000958:	4453      	add	r3, sl
 800095a:	6263      	str	r3, [r4, #36]	@ 0x24
  } while (send_more);
 800095c:	f1b8 0f00 	cmp.w	r8, #0
 8000960:	d1d2      	bne.n	8000908 <lwiperf_tcp_client_send_more+0x24>
  tcp_output(conn->conn_pcb);
 8000962:	6920      	ldr	r0, [r4, #16]
 8000964:	f00e ff02 	bl	800f76c <tcp_output>
}
 8000968:	2000      	movs	r0, #0
 800096a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txlen /= 2;
 800096e:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
    } while ((err == ERR_MEM) && (txlen >= (TCP_MSS / 2)));
 8000972:	45ba      	cmp	sl, r7
 8000974:	d0e6      	beq.n	8000944 <lwiperf_tcp_client_send_more+0x60>
 8000976:	e7f4      	b.n	8000962 <lwiperf_tcp_client_send_more+0x7e>
      u32_t amount_bytes = lwip_htonl(conn->settings.amount);
 8000978:	f009 fe70 	bl	800a65c <lwip_htonl>
      if (amount_bytes >= conn->bytes_transferred) {
 800097c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800097e:	4283      	cmp	r3, r0
 8000980:	d8d2      	bhi.n	8000928 <lwiperf_tcp_client_send_more+0x44>
        lwiperf_tcp_close(conn, LWIPERF_TCP_DONE_CLIENT);
 8000982:	4620      	mov	r0, r4
 8000984:	2101      	movs	r1, #1
 8000986:	f7ff fe73 	bl	8000670 <lwiperf_tcp_close>
}
 800098a:	2000      	movs	r0, #0
 800098c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (conn->bytes_transferred < 48) {
 8000990:	2b2f      	cmp	r3, #47	@ 0x2f
 8000992:	d809      	bhi.n	80009a8 <lwiperf_tcp_client_send_more+0xc4>
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred - 24];
 8000994:	18e5      	adds	r5, r4, r3
      txlen_max = (u16_t)(48 - conn->bytes_transferred);
 8000996:	f1c3 0330 	rsb	r3, r3, #48	@ 0x30
      apiflags = TCP_WRITE_FLAG_COPY | TCP_WRITE_FLAG_MORE;
 800099a:	2603      	movs	r6, #3
      send_more = 1;
 800099c:	f04f 0801 	mov.w	r8, #1
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred - 24];
 80009a0:	3510      	adds	r5, #16
      txlen_max = (u16_t)(48 - conn->bytes_transferred);
 80009a2:	fa1f fa83 	uxth.w	sl, r3
      send_more = 1;
 80009a6:	e7cb      	b.n	8000940 <lwiperf_tcp_client_send_more+0x5c>
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009a8:	fbab 1203 	umull	r1, r2, fp, r3
      apiflags = 0; /* no copying needed */
 80009ac:	f240 5a9c 	movw	sl, #1436	@ 0x59c
 80009b0:	f240 51b4 	movw	r1, #1460	@ 0x5b4
 80009b4:	2600      	movs	r6, #0
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009b6:	08d2      	lsrs	r2, r2, #3
      apiflags = 0; /* no copying needed */
 80009b8:	f04f 0801 	mov.w	r8, #1
 80009bc:	2b30      	cmp	r3, #48	@ 0x30
 80009be:	bf18      	it	ne
 80009c0:	468a      	movne	sl, r1
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009c2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80009c6:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 80009ca:	4a06      	ldr	r2, [pc, #24]	@ (80009e4 <lwiperf_tcp_client_send_more+0x100>)
 80009cc:	189d      	adds	r5, r3, r2
      if (conn->bytes_transferred == 48) { /* @todo: fix this for intermediate settings, too */
 80009ce:	e7b7      	b.n	8000940 <lwiperf_tcp_client_send_more+0x5c>
  LWIP_ASSERT("conn invalid", (conn != NULL) && conn->base.tcp && (conn->base.server == 0));
 80009d0:	7943      	ldrb	r3, [r0, #5]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d094      	beq.n	8000900 <lwiperf_tcp_client_send_more+0x1c>
 80009d6:	e78c      	b.n	80008f2 <lwiperf_tcp_client_send_more+0xe>
 80009d8:	08012eb4 	.word	0x08012eb4
 80009dc:	08012f94 	.word	0x08012f94
 80009e0:	08012edc 	.word	0x08012edc
 80009e4:	08013028 	.word	0x08013028
 80009e8:	cccccccd 	.word	0xcccccccd

080009ec <lwiperf_tcp_client_sent>:
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 80009ec:	6903      	ldr	r3, [r0, #16]
 80009ee:	428b      	cmp	r3, r1
{
 80009f0:	b510      	push	{r4, lr}
 80009f2:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 80009f4:	d006      	beq.n	8000a04 <lwiperf_tcp_client_sent+0x18>
 80009f6:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <lwiperf_tcp_client_sent+0x28>)
 80009f8:	f44f 72b3 	mov.w	r2, #358	@ 0x166
 80009fc:	4906      	ldr	r1, [pc, #24]	@ (8000a18 <lwiperf_tcp_client_sent+0x2c>)
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <lwiperf_tcp_client_sent+0x30>)
 8000a00:	f011 faec 	bl	8011fdc <iprintf>
  conn->poll_count = 0;
 8000a04:	2300      	movs	r3, #0
  return lwiperf_tcp_client_send_more(conn);
 8000a06:	4620      	mov	r0, r4
  conn->poll_count = 0;
 8000a08:	f884 3020 	strb.w	r3, [r4, #32]
}
 8000a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return lwiperf_tcp_client_send_more(conn);
 8000a10:	f7ff bf68 	b.w	80008e4 <lwiperf_tcp_client_send_more>
 8000a14:	08012eb4 	.word	0x08012eb4
 8000a18:	08012fa4 	.word	0x08012fa4
 8000a1c:	08012edc 	.word	0x08012edc

08000a20 <lwiperf_tcp_poll>:
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000a20:	6903      	ldr	r3, [r0, #16]
 8000a22:	428b      	cmp	r3, r1
{
 8000a24:	b510      	push	{r4, lr}
 8000a26:	4604      	mov	r4, r0
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000a28:	d006      	beq.n	8000a38 <lwiperf_tcp_poll+0x18>
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <lwiperf_tcp_poll+0x48>)
 8000a2c:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8000a30:	490e      	ldr	r1, [pc, #56]	@ (8000a6c <lwiperf_tcp_poll+0x4c>)
 8000a32:	480f      	ldr	r0, [pc, #60]	@ (8000a70 <lwiperf_tcp_poll+0x50>)
 8000a34:	f011 fad2 	bl	8011fdc <iprintf>
  if (++conn->poll_count >= LWIPERF_TCP_MAX_IDLE_SEC) {
 8000a38:	f894 3020 	ldrb.w	r3, [r4, #32]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	2b09      	cmp	r3, #9
 8000a42:	f884 3020 	strb.w	r3, [r4, #32]
 8000a46:	d808      	bhi.n	8000a5a <lwiperf_tcp_poll+0x3a>
  if (!conn->base.server) {
 8000a48:	7963      	ldrb	r3, [r4, #5]
 8000a4a:	b10b      	cbz	r3, 8000a50 <lwiperf_tcp_poll+0x30>
}
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	bd10      	pop	{r4, pc}
    lwiperf_tcp_client_send_more(conn);
 8000a50:	4620      	mov	r0, r4
 8000a52:	f7ff ff47 	bl	80008e4 <lwiperf_tcp_client_send_more>
}
 8000a56:	2000      	movs	r0, #0
 8000a58:	bd10      	pop	{r4, pc}
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000a5a:	4620      	mov	r0, r4
 8000a5c:	2102      	movs	r1, #2
 8000a5e:	f7ff fe07 	bl	8000670 <lwiperf_tcp_close>
}
 8000a62:	2000      	movs	r0, #0
 8000a64:	bd10      	pop	{r4, pc}
 8000a66:	bf00      	nop
 8000a68:	08012eb4 	.word	0x08012eb4
 8000a6c:	08012fb4 	.word	0x08012fb4
 8000a70:	08012edc 	.word	0x08012edc

08000a74 <lwiperf_tcp_client_connected>:
{
 8000a74:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000a76:	6903      	ldr	r3, [r0, #16]
{
 8000a78:	4604      	mov	r4, r0
 8000a7a:	4615      	mov	r5, r2
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000a7c:	428b      	cmp	r3, r1
 8000a7e:	d006      	beq.n	8000a8e <lwiperf_tcp_client_connected+0x1a>
 8000a80:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <lwiperf_tcp_client_connected+0x40>)
 8000a82:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8000a86:	490c      	ldr	r1, [pc, #48]	@ (8000ab8 <lwiperf_tcp_client_connected+0x44>)
 8000a88:	480c      	ldr	r0, [pc, #48]	@ (8000abc <lwiperf_tcp_client_connected+0x48>)
 8000a8a:	f011 faa7 	bl	8011fdc <iprintf>
  if (err != ERR_OK) {
 8000a8e:	b955      	cbnz	r5, 8000aa6 <lwiperf_tcp_client_connected+0x32>
  conn->poll_count = 0;
 8000a90:	f884 5020 	strb.w	r5, [r4, #32]
  conn->time_started = sys_now();
 8000a94:	f006 ff8e 	bl	80079b4 <sys_now>
 8000a98:	4603      	mov	r3, r0
  return lwiperf_tcp_client_send_more(conn);
 8000a9a:	4620      	mov	r0, r4
  conn->time_started = sys_now();
 8000a9c:	6163      	str	r3, [r4, #20]
}
 8000a9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return lwiperf_tcp_client_send_more(conn);
 8000aa2:	f7ff bf1f 	b.w	80008e4 <lwiperf_tcp_client_send_more>
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	2105      	movs	r1, #5
 8000aaa:	f7ff fde1 	bl	8000670 <lwiperf_tcp_close>
}
 8000aae:	2000      	movs	r0, #0
 8000ab0:	bd38      	pop	{r3, r4, r5, pc}
 8000ab2:	bf00      	nop
 8000ab4:	08012eb4 	.word	0x08012eb4
 8000ab8:	08012fa4 	.word	0x08012fa4
 8000abc:	08012edc 	.word	0x08012edc

08000ac0 <lwiperf_start_tcp_server_impl.constprop.0>:
    return state;
  }
  return NULL;
}

static err_t lwiperf_start_tcp_server_impl(const ip_addr_t *local_addr, u16_t local_port,
 8000ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ac4:	4605      	mov	r5, r0
 8000ac6:	460f      	mov	r7, r1
 8000ac8:	4690      	mov	r8, r2
 8000aca:	461e      	mov	r6, r3
{
  err_t err;
  struct tcp_pcb *pcb;
  lwiperf_state_tcp_t *s;

  LWIP_ASSERT_CORE_LOCKED();
 8000acc:	f007 f8fa 	bl	8007cc4 <sys_check_core_locking>

  LWIP_ASSERT("state != NULL", state != NULL);

  if (local_addr == NULL) {
 8000ad0:	2d00      	cmp	r5, #0
 8000ad2:	d035      	beq.n	8000b40 <lwiperf_start_tcp_server_impl.constprop.0+0x80>
    return ERR_ARG;
  }

  s = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000ad4:	2048      	movs	r0, #72	@ 0x48
 8000ad6:	f00a f813 	bl	800ab00 <mem_malloc>
  if (s == NULL) {
 8000ada:	4604      	mov	r4, r0
 8000adc:	2800      	cmp	r0, #0
 8000ade:	d038      	beq.n	8000b52 <lwiperf_start_tcp_server_impl.constprop.0+0x92>
    return ERR_MEM;
  }
  memset(s, 0, sizeof(lwiperf_state_tcp_t));
 8000ae0:	2248      	movs	r2, #72	@ 0x48
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f011 fadf 	bl	80120a6 <memset>
  s->base.tcp = 1;
  s->base.server = 1;
  s->base.related_master_state = related_master_state;
 8000ae8:	9b06      	ldr	r3, [sp, #24]
  s->report_fn = report_fn;
  s->report_arg = report_arg;
 8000aea:	61e6      	str	r6, [r4, #28]

  pcb = tcp_new_ip_type(LWIPERF_SERVER_IP_TYPE);
 8000aec:	202e      	movs	r0, #46	@ 0x2e
  s->base.related_master_state = related_master_state;
 8000aee:	60a3      	str	r3, [r4, #8]
  s->base.tcp = 1;
 8000af0:	f240 1301 	movw	r3, #257	@ 0x101
  s->report_fn = report_fn;
 8000af4:	f8c4 8018 	str.w	r8, [r4, #24]
  s->base.tcp = 1;
 8000af8:	80a3      	strh	r3, [r4, #4]
  pcb = tcp_new_ip_type(LWIPERF_SERVER_IP_TYPE);
 8000afa:	f00c f89f 	bl	800cc3c <tcp_new_ip_type>
  if (pcb == NULL) {
 8000afe:	4606      	mov	r6, r0
 8000b00:	b338      	cbz	r0, 8000b52 <lwiperf_start_tcp_server_impl.constprop.0+0x92>
    return ERR_MEM;
  }
  err = tcp_bind(pcb, local_addr, local_port);
 8000b02:	4629      	mov	r1, r5
 8000b04:	463a      	mov	r2, r7
 8000b06:	f00b f85f 	bl	800bbc8 <tcp_bind>
  if (err != ERR_OK) {
 8000b0a:	4605      	mov	r5, r0
 8000b0c:	b110      	cbz	r0, 8000b14 <lwiperf_start_tcp_server_impl.constprop.0+0x54>
  tcp_accept(s->server_pcb, lwiperf_tcp_accept);

  lwiperf_list_add(&s->base);
  *state = s;
  return ERR_OK;
}
 8000b0e:	4628      	mov	r0, r5
 8000b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s->server_pcb = tcp_listen_with_backlog(pcb, 1);
 8000b14:	2101      	movs	r1, #1
 8000b16:	4630      	mov	r0, r6
 8000b18:	f00b f93e 	bl	800bd98 <tcp_listen_with_backlog>
 8000b1c:	60e0      	str	r0, [r4, #12]
  if (s->server_pcb == NULL) {
 8000b1e:	b190      	cbz	r0, 8000b46 <lwiperf_start_tcp_server_impl.constprop.0+0x86>
  tcp_arg(s->server_pcb, s);
 8000b20:	4621      	mov	r1, r4
 8000b22:	f00b fab9 	bl	800c098 <tcp_arg>
  tcp_accept(s->server_pcb, lwiperf_tcp_accept);
 8000b26:	68e0      	ldr	r0, [r4, #12]
 8000b28:	490b      	ldr	r1, [pc, #44]	@ (8000b58 <lwiperf_start_tcp_server_impl.constprop.0+0x98>)
 8000b2a:	f00b fb0b 	bl	800c144 <tcp_accept>
  item->next = lwiperf_all_connections;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <lwiperf_start_tcp_server_impl.constprop.0+0x9c>)
}
 8000b30:	4628      	mov	r0, r5
  item->next = lwiperf_all_connections;
 8000b32:	681a      	ldr	r2, [r3, #0]
  lwiperf_all_connections = item;
 8000b34:	601c      	str	r4, [r3, #0]
  *state = s;
 8000b36:	9b07      	ldr	r3, [sp, #28]
  item->next = lwiperf_all_connections;
 8000b38:	6022      	str	r2, [r4, #0]
  *state = s;
 8000b3a:	601c      	str	r4, [r3, #0]
}
 8000b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_ARG;
 8000b40:	f06f 050f 	mvn.w	r5, #15
 8000b44:	e7e3      	b.n	8000b0e <lwiperf_start_tcp_server_impl.constprop.0+0x4e>
      tcp_close(pcb);
 8000b46:	4630      	mov	r0, r6
 8000b48:	f00c f94a 	bl	800cde0 <tcp_close>
    LWIPERF_FREE(lwiperf_state_tcp_t, s);
 8000b4c:	4620      	mov	r0, r4
 8000b4e:	f009 fe3f 	bl	800a7d0 <mem_free>
    return ERR_MEM;
 8000b52:	f04f 35ff 	mov.w	r5, #4294967295
 8000b56:	e7da      	b.n	8000b0e <lwiperf_start_tcp_server_impl.constprop.0+0x4e>
 8000b58:	0800077d 	.word	0x0800077d
 8000b5c:	240000ac 	.word	0x240000ac

08000b60 <lwiperf_tx_start_impl.constprop.0>:
lwiperf_tx_start_impl(const ip_addr_t *remote_ip, u16_t remote_port, lwiperf_settings_t *settings, lwiperf_report_fn report_fn,
 8000b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b64:	4689      	mov	r9, r1
 8000b66:	b083      	sub	sp, #12
 8000b68:	4616      	mov	r6, r2
 8000b6a:	469a      	mov	sl, r3
  LWIP_ASSERT("remote_ip != NULL", remote_ip != NULL);
 8000b6c:	4607      	mov	r7, r0
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d063      	beq.n	8000c3a <lwiperf_tx_start_impl.constprop.0+0xda>
  *new_conn = NULL;
 8000b72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000b74:	f04f 0800 	mov.w	r8, #0
  client_conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000b78:	2048      	movs	r0, #72	@ 0x48
  *new_conn = NULL;
 8000b7a:	f8c3 8000 	str.w	r8, [r3]
  client_conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000b7e:	f009 ffbf 	bl	800ab00 <mem_malloc>
  if (client_conn == NULL) {
 8000b82:	4604      	mov	r4, r0
 8000b84:	2800      	cmp	r0, #0
 8000b86:	d063      	beq.n	8000c50 <lwiperf_tx_start_impl.constprop.0+0xf0>
  newpcb = tcp_new_ip_type(IP_GET_TYPE(remote_ip));
 8000b88:	4640      	mov	r0, r8
 8000b8a:	f00c f857 	bl	800cc3c <tcp_new_ip_type>
  if (newpcb == NULL) {
 8000b8e:	4605      	mov	r5, r0
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d05a      	beq.n	8000c4a <lwiperf_tx_start_impl.constprop.0+0xea>
  memset(client_conn, 0, sizeof(lwiperf_state_tcp_t));
 8000b94:	2248      	movs	r2, #72	@ 0x48
 8000b96:	4641      	mov	r1, r8
 8000b98:	4620      	mov	r0, r4
  client_conn->base.tcp = 1;
 8000b9a:	f04f 0b01 	mov.w	fp, #1
  memset(client_conn, 0, sizeof(lwiperf_state_tcp_t));
 8000b9e:	f011 fa82 	bl	80120a6 <memset>
  client_conn->base.related_master_state = related_master_state;
 8000ba2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
  client_conn->conn_pcb = newpcb;
 8000ba4:	6125      	str	r5, [r4, #16]
  client_conn->base.related_master_state = related_master_state;
 8000ba6:	60a3      	str	r3, [r4, #8]
  client_conn->base.tcp = 1;
 8000ba8:	f884 b004 	strb.w	fp, [r4, #4]
  client_conn->time_started = sys_now(); /* @todo: set this again on 'connected' */
 8000bac:	f006 ff02 	bl	80079b4 <sys_now>
  client_conn->report_arg = report_arg;
 8000bb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
  client_conn->report_fn = report_fn;
 8000bb2:	f8c4 a018 	str.w	sl, [r4, #24]
  client_conn->report_arg = report_arg;
 8000bb6:	61e3      	str	r3, [r4, #28]
  client_conn->next_num = 4; /* initial nr is '4' since the header has 24 byte */
 8000bb8:	2304      	movs	r3, #4
  client_conn->bytes_transferred = 0;
 8000bba:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
  client_conn->time_started = sys_now(); /* @todo: set this again on 'connected' */
 8000bbe:	6160      	str	r0, [r4, #20]
  client_conn->next_num = 4; /* initial nr is '4' since the header has 24 byte */
 8000bc0:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000bc4:	6832      	ldr	r2, [r6, #0]
 8000bc6:	6873      	ldr	r3, [r6, #4]
 8000bc8:	68b0      	ldr	r0, [r6, #8]
 8000bca:	68f1      	ldr	r1, [r6, #12]
 8000bcc:	6320      	str	r0, [r4, #48]	@ 0x30
  tcp_arg(newpcb, client_conn);
 8000bce:	4628      	mov	r0, r5
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000bd0:	6361      	str	r1, [r4, #52]	@ 0x34
  tcp_arg(newpcb, client_conn);
 8000bd2:	4621      	mov	r1, r4
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000bd4:	62a2      	str	r2, [r4, #40]	@ 0x28
 8000bd6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000bd8:	6973      	ldr	r3, [r6, #20]
 8000bda:	6932      	ldr	r2, [r6, #16]
 8000bdc:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8000bde:	63a2      	str	r2, [r4, #56]	@ 0x38
  client_conn->have_settings_buf = 1;
 8000be0:	f884 b040 	strb.w	fp, [r4, #64]	@ 0x40
  tcp_arg(newpcb, client_conn);
 8000be4:	f00b fa58 	bl	800c098 <tcp_arg>
  tcp_sent(newpcb, lwiperf_tcp_client_sent);
 8000be8:	4628      	mov	r0, r5
 8000bea:	491b      	ldr	r1, [pc, #108]	@ (8000c58 <lwiperf_tx_start_impl.constprop.0+0xf8>)
 8000bec:	f00b fa76 	bl	800c0dc <tcp_sent>
  tcp_poll(newpcb, lwiperf_tcp_poll, 2U);
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	4628      	mov	r0, r5
 8000bf4:	4919      	ldr	r1, [pc, #100]	@ (8000c5c <lwiperf_tx_start_impl.constprop.0+0xfc>)
 8000bf6:	f00b fab1 	bl	800c15c <tcp_poll>
  tcp_err(newpcb, lwiperf_tcp_err);
 8000bfa:	4628      	mov	r0, r5
 8000bfc:	4918      	ldr	r1, [pc, #96]	@ (8000c60 <lwiperf_tx_start_impl.constprop.0+0x100>)
 8000bfe:	f00b fa87 	bl	800c110 <tcp_err>
  ip_addr_copy(remote_addr, *remote_ip);
 8000c02:	683b      	ldr	r3, [r7, #0]
  err = tcp_connect(newpcb, &remote_addr, remote_port, lwiperf_tcp_client_connected);
 8000c04:	4628      	mov	r0, r5
 8000c06:	464a      	mov	r2, r9
  ip_addr_copy(remote_addr, *remote_ip);
 8000c08:	9301      	str	r3, [sp, #4]
  err = tcp_connect(newpcb, &remote_addr, remote_port, lwiperf_tcp_client_connected);
 8000c0a:	a901      	add	r1, sp, #4
 8000c0c:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <lwiperf_tx_start_impl.constprop.0+0x104>)
 8000c0e:	f00b f94d 	bl	800beac <tcp_connect>
  if (err != ERR_OK) {
 8000c12:	4605      	mov	r5, r0
 8000c14:	b948      	cbnz	r0, 8000c2a <lwiperf_tx_start_impl.constprop.0+0xca>
  item->next = lwiperf_all_connections;
 8000c16:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <lwiperf_tx_start_impl.constprop.0+0x108>)
 8000c18:	681a      	ldr	r2, [r3, #0]
  lwiperf_all_connections = item;
 8000c1a:	601c      	str	r4, [r3, #0]
  *new_conn = client_conn;
 8000c1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  item->next = lwiperf_all_connections;
 8000c1e:	6022      	str	r2, [r4, #0]
  *new_conn = client_conn;
 8000c20:	601c      	str	r4, [r3, #0]
}
 8000c22:	4628      	mov	r0, r5
 8000c24:	b003      	add	sp, #12
 8000c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    lwiperf_tcp_close(client_conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000c2a:	4620      	mov	r0, r4
 8000c2c:	2102      	movs	r1, #2
 8000c2e:	f7ff fd1f 	bl	8000670 <lwiperf_tcp_close>
}
 8000c32:	4628      	mov	r0, r5
 8000c34:	b003      	add	sp, #12
 8000c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("remote_ip != NULL", remote_ip != NULL);
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <lwiperf_tx_start_impl.constprop.0+0x10c>)
 8000c3c:	f240 128b 	movw	r2, #395	@ 0x18b
 8000c40:	490b      	ldr	r1, [pc, #44]	@ (8000c70 <lwiperf_tx_start_impl.constprop.0+0x110>)
 8000c42:	480c      	ldr	r0, [pc, #48]	@ (8000c74 <lwiperf_tx_start_impl.constprop.0+0x114>)
 8000c44:	f011 f9ca 	bl	8011fdc <iprintf>
  LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000c48:	e793      	b.n	8000b72 <lwiperf_tx_start_impl.constprop.0+0x12>
    LWIPERF_FREE(lwiperf_state_tcp_t, client_conn);
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f009 fdc0 	bl	800a7d0 <mem_free>
    return ERR_MEM;
 8000c50:	f04f 35ff 	mov.w	r5, #4294967295
 8000c54:	e7e5      	b.n	8000c22 <lwiperf_tx_start_impl.constprop.0+0xc2>
 8000c56:	bf00      	nop
 8000c58:	080009ed 	.word	0x080009ed
 8000c5c:	08000a21 	.word	0x08000a21
 8000c60:	080008dd 	.word	0x080008dd
 8000c64:	08000a75 	.word	0x08000a75
 8000c68:	240000ac 	.word	0x240000ac
 8000c6c:	08012eb4 	.word	0x08012eb4
 8000c70:	08012fc4 	.word	0x08012fc4
 8000c74:	08012edc 	.word	0x08012edc

08000c78 <lwiperf_tx_start_passive>:
{
 8000c78:	b530      	push	{r4, r5, lr}
  lwiperf_state_tcp_t *new_conn = NULL;
 8000c7a:	2300      	movs	r3, #0
{
 8000c7c:	4604      	mov	r4, r0
 8000c7e:	b087      	sub	sp, #28
  u16_t remote_port = (u16_t)lwip_htonl(conn->settings.remote_port);
 8000c80:	6b00      	ldr	r0, [r0, #48]	@ 0x30
  lwiperf_state_tcp_t *new_conn = NULL;
 8000c82:	9305      	str	r3, [sp, #20]
  u16_t remote_port = (u16_t)lwip_htonl(conn->settings.remote_port);
 8000c84:	f009 fcea 	bl	800a65c <lwip_htonl>
  ret = lwiperf_tx_start_impl(&conn->conn_pcb->remote_ip, remote_port, &conn->settings, conn->report_fn, conn->report_arg,
 8000c88:	6922      	ldr	r2, [r4, #16]
 8000c8a:	a905      	add	r1, sp, #20
 8000c8c:	69e3      	ldr	r3, [r4, #28]
 8000c8e:	68a5      	ldr	r5, [r4, #8]
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	e9cd 5101 	strd	r5, r1, [sp, #4]
 8000c96:	b281      	uxth	r1, r0
 8000c98:	69a3      	ldr	r3, [r4, #24]
 8000c9a:	1d10      	adds	r0, r2, #4
 8000c9c:	f104 0228 	add.w	r2, r4, #40	@ 0x28
 8000ca0:	f7ff ff5e 	bl	8000b60 <lwiperf_tx_start_impl.constprop.0>
  if (ret == ERR_OK) {
 8000ca4:	4604      	mov	r4, r0
 8000ca6:	b918      	cbnz	r0, 8000cb0 <lwiperf_tx_start_passive+0x38>
    LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000ca8:	9d05      	ldr	r5, [sp, #20]
 8000caa:	b125      	cbz	r5, 8000cb6 <lwiperf_tx_start_passive+0x3e>
    new_conn->settings.flags = 0; /* prevent the remote side starting back as client again */
 8000cac:	2300      	movs	r3, #0
 8000cae:	62ab      	str	r3, [r5, #40]	@ 0x28
}
 8000cb0:	4620      	mov	r0, r4
 8000cb2:	b007      	add	sp, #28
 8000cb4:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000cb6:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <lwiperf_tx_start_passive+0x50>)
 8000cb8:	f44f 72e0 	mov.w	r2, #448	@ 0x1c0
 8000cbc:	4903      	ldr	r1, [pc, #12]	@ (8000ccc <lwiperf_tx_start_passive+0x54>)
 8000cbe:	4804      	ldr	r0, [pc, #16]	@ (8000cd0 <lwiperf_tx_start_passive+0x58>)
 8000cc0:	f011 f98c 	bl	8011fdc <iprintf>
 8000cc4:	e7f2      	b.n	8000cac <lwiperf_tx_start_passive+0x34>
 8000cc6:	bf00      	nop
 8000cc8:	08012eb4 	.word	0x08012eb4
 8000ccc:	08012fd8 	.word	0x08012fd8
 8000cd0:	08012edc 	.word	0x08012edc

08000cd4 <lwiperf_tcp_recv>:
{
 8000cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000cd8:	4698      	mov	r8, r3
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000cda:	6903      	ldr	r3, [r0, #16]
{
 8000cdc:	4604      	mov	r4, r0
 8000cde:	460e      	mov	r6, r1
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000ce0:	428b      	cmp	r3, r1
{
 8000ce2:	4615      	mov	r5, r2
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000ce4:	d006      	beq.n	8000cf4 <lwiperf_tcp_recv+0x20>
 8000ce6:	4b6a      	ldr	r3, [pc, #424]	@ (8000e90 <lwiperf_tcp_recv+0x1bc>)
 8000ce8:	f44f 72e8 	mov.w	r2, #464	@ 0x1d0
 8000cec:	4969      	ldr	r1, [pc, #420]	@ (8000e94 <lwiperf_tcp_recv+0x1c0>)
 8000cee:	486a      	ldr	r0, [pc, #424]	@ (8000e98 <lwiperf_tcp_recv+0x1c4>)
 8000cf0:	f011 f974 	bl	8011fdc <iprintf>
  if (err != ERR_OK) {
 8000cf4:	f1b8 0f00 	cmp.w	r8, #0
 8000cf8:	f040 8092 	bne.w	8000e20 <lwiperf_tcp_recv+0x14c>
  if (p == NULL) {
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	f000 8096 	beq.w	8000e2e <lwiperf_tcp_recv+0x15a>
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d02:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
  tot_len = p->tot_len;
 8000d06:	892f      	ldrh	r7, [r5, #8]
  conn->poll_count = 0;
 8000d08:	f884 8020 	strb.w	r8, [r4, #32]
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d0c:	bb33      	cbnz	r3, 8000d5c <lwiperf_tcp_recv+0x88>
    if (p->tot_len < sizeof(lwiperf_settings_t)) {
 8000d0e:	2f17      	cmp	r7, #23
 8000d10:	d961      	bls.n	8000dd6 <lwiperf_tcp_recv+0x102>
      if (pbuf_copy_partial(p, &conn->settings, sizeof(lwiperf_settings_t), 0) != sizeof(lwiperf_settings_t)) {
 8000d12:	4643      	mov	r3, r8
 8000d14:	2218      	movs	r2, #24
 8000d16:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8000d1a:	4628      	mov	r0, r5
 8000d1c:	f00a fe2e 	bl	800b97c <pbuf_copy_partial>
 8000d20:	2818      	cmp	r0, #24
 8000d22:	f040 809b 	bne.w	8000e5c <lwiperf_tcp_recv+0x188>
      conn->have_settings_buf = 1;
 8000d26:	2301      	movs	r3, #1
        if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) {
 8000d28:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      conn->have_settings_buf = 1;
 8000d2a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) {
 8000d2e:	4b5b      	ldr	r3, [pc, #364]	@ (8000e9c <lwiperf_tcp_recv+0x1c8>)
 8000d30:	4393      	bics	r3, r2
 8000d32:	f000 809f 	beq.w	8000e74 <lwiperf_tcp_recv+0x1a0>
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000d38:	3318      	adds	r3, #24
    if (conn->bytes_transferred <= 24) {
 8000d3a:	2b18      	cmp	r3, #24
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d3c:	6263      	str	r3, [r4, #36]	@ 0x24
    if (conn->bytes_transferred <= 24) {
 8000d3e:	d819      	bhi.n	8000d74 <lwiperf_tcp_recv+0xa0>
      conn->time_started = sys_now();
 8000d40:	f006 fe38 	bl	80079b4 <sys_now>
 8000d44:	4603      	mov	r3, r0
      tcp_recved(tpcb, p->tot_len);
 8000d46:	8929      	ldrh	r1, [r5, #8]
 8000d48:	4630      	mov	r0, r6
      conn->time_started = sys_now();
 8000d4a:	6163      	str	r3, [r4, #20]
      tcp_recved(tpcb, p->tot_len);
 8000d4c:	f00b f86e 	bl	800be2c <tcp_recved>
      pbuf_free(p);
 8000d50:	4628      	mov	r0, r5
 8000d52:	f00a fb53 	bl	800b3fc <pbuf_free>
}
 8000d56:	2000      	movs	r0, #0
 8000d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d5c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000d5e:	03da      	lsls	r2, r3, #15
 8000d60:	f5b2 2f40 	cmp.w	r2, #786432	@ 0xc0000
 8000d64:	d115      	bne.n	8000d92 <lwiperf_tcp_recv+0xbe>
    if (p->tot_len < sizeof(lwiperf_settings_t)) {
 8000d66:	2f17      	cmp	r7, #23
 8000d68:	d935      	bls.n	8000dd6 <lwiperf_tcp_recv+0x102>
      if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_TEST)) {
 8000d6a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8000d6c:	0612      	lsls	r2, r2, #24
 8000d6e:	d46a      	bmi.n	8000e46 <lwiperf_tcp_recv+0x172>
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d70:	3318      	adds	r3, #24
 8000d72:	6263      	str	r3, [r4, #36]	@ 0x24
    conn->next_num = 4; /* 24 bytes received... */
 8000d74:	2304      	movs	r3, #4
    tmp = pbuf_remove_header(p, 24);
 8000d76:	2118      	movs	r1, #24
 8000d78:	4628      	mov	r0, r5
    conn->next_num = 4; /* 24 bytes received... */
 8000d7a:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    tmp = pbuf_remove_header(p, 24);
 8000d7e:	f00a fadb 	bl	800b338 <pbuf_remove_header>
    LWIP_ASSERT("pbuf_remove_header failed", tmp == 0);
 8000d82:	b130      	cbz	r0, 8000d92 <lwiperf_tcp_recv+0xbe>
 8000d84:	4b42      	ldr	r3, [pc, #264]	@ (8000e90 <lwiperf_tcp_recv+0x1bc>)
 8000d86:	f240 2211 	movw	r2, #529	@ 0x211
 8000d8a:	4945      	ldr	r1, [pc, #276]	@ (8000ea0 <lwiperf_tcp_recv+0x1cc>)
 8000d8c:	4842      	ldr	r0, [pc, #264]	@ (8000e98 <lwiperf_tcp_recv+0x1c4>)
 8000d8e:	f011 f925 	bl	8011fdc <iprintf>
{
 8000d92:	46ae      	mov	lr, r5
 8000d94:	f04f 0800 	mov.w	r8, #0
    for (i = 0; i < q->len; i++) {
 8000d98:	f8be 300a 	ldrh.w	r3, [lr, #10]
    const u8_t *payload = (const u8_t *)q->payload;
 8000d9c:	f8de 9004 	ldr.w	r9, [lr, #4]
    for (i = 0; i < q->len; i++) {
 8000da0:	b323      	cbz	r3, 8000dec <lwiperf_tcp_recv+0x118>
      if (num == conn->next_num) {
 8000da2:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 8000da6:	2200      	movs	r2, #0
 8000da8:	e008      	b.n	8000dbc <lwiperf_tcp_recv+0xe8>
          conn->next_num = 0;
 8000daa:	2b0a      	cmp	r3, #10
 8000dac:	bf08      	it	eq
 8000dae:	2300      	moveq	r3, #0
 8000db0:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    for (i = 0; i < q->len; i++) {
 8000db4:	f8be 100a 	ldrh.w	r1, [lr, #10]
 8000db8:	4281      	cmp	r1, r0
 8000dba:	d916      	bls.n	8000dea <lwiperf_tcp_recv+0x116>
      u8_t val = payload[i];
 8000dbc:	b290      	uxth	r0, r2
        conn->next_num++;
 8000dbe:	1c59      	adds	r1, r3, #1
    for (i = 0; i < q->len; i++) {
 8000dc0:	3201      	adds	r2, #1
      u8_t num = val - '0';
 8000dc2:	f819 c000 	ldrb.w	ip, [r9, r0]
    for (i = 0; i < q->len; i++) {
 8000dc6:	b290      	uxth	r0, r2
      u8_t num = val - '0';
 8000dc8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
      if (num == conn->next_num) {
 8000dcc:	fa5f fc8c 	uxtb.w	ip, ip
 8000dd0:	459c      	cmp	ip, r3
        conn->next_num++;
 8000dd2:	b2cb      	uxtb	r3, r1
      if (num == conn->next_num) {
 8000dd4:	d0e9      	beq.n	8000daa <lwiperf_tcp_recv+0xd6>
      lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL_DATAERROR);
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	2103      	movs	r1, #3
 8000dda:	f7ff fc49 	bl	8000670 <lwiperf_tcp_close>
      pbuf_free(p);
 8000dde:	4628      	mov	r0, r5
 8000de0:	f00a fb0c 	bl	800b3fc <pbuf_free>
}
 8000de4:	2000      	movs	r0, #0
 8000de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    packet_idx += q->len;
 8000dea:	4488      	add	r8, r1
  for (q = p; q != NULL; q = q->next) {
 8000dec:	f8de e000 	ldr.w	lr, [lr]
 8000df0:	f1be 0f00 	cmp.w	lr, #0
 8000df4:	d1d0      	bne.n	8000d98 <lwiperf_tcp_recv+0xc4>
  LWIP_ASSERT("count mismatch", packet_idx == p->tot_len);
 8000df6:	892b      	ldrh	r3, [r5, #8]
 8000df8:	4543      	cmp	r3, r8
 8000dfa:	d006      	beq.n	8000e0a <lwiperf_tcp_recv+0x136>
 8000dfc:	4b24      	ldr	r3, [pc, #144]	@ (8000e90 <lwiperf_tcp_recv+0x1bc>)
 8000dfe:	f240 222b 	movw	r2, #555	@ 0x22b
 8000e02:	4928      	ldr	r1, [pc, #160]	@ (8000ea4 <lwiperf_tcp_recv+0x1d0>)
 8000e04:	4824      	ldr	r0, [pc, #144]	@ (8000e98 <lwiperf_tcp_recv+0x1c4>)
 8000e06:	f011 f8e9 	bl	8011fdc <iprintf>
  conn->bytes_transferred += packet_idx;
 8000e0a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  tcp_recved(tpcb, tot_len);
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	4639      	mov	r1, r7
  conn->bytes_transferred += packet_idx;
 8000e10:	4443      	add	r3, r8
 8000e12:	6263      	str	r3, [r4, #36]	@ 0x24
  tcp_recved(tpcb, tot_len);
 8000e14:	f00b f80a 	bl	800be2c <tcp_recved>
  pbuf_free(p);
 8000e18:	4628      	mov	r0, r5
 8000e1a:	f00a faef 	bl	800b3fc <pbuf_free>
  return ERR_OK;
 8000e1e:	e7e1      	b.n	8000de4 <lwiperf_tcp_recv+0x110>
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000e20:	4620      	mov	r0, r4
 8000e22:	2105      	movs	r1, #5
 8000e24:	f7ff fc24 	bl	8000670 <lwiperf_tcp_close>
}
 8000e28:	2000      	movs	r0, #0
 8000e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_TEST)) {
 8000e2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000e30:	0618      	lsls	r0, r3, #24
 8000e32:	d501      	bpl.n	8000e38 <lwiperf_tcp_recv+0x164>
      if ((conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) == 0) {
 8000e34:	01d9      	lsls	r1, r3, #7
 8000e36:	d519      	bpl.n	8000e6c <lwiperf_tcp_recv+0x198>
    lwiperf_tcp_close(conn, LWIPERF_TCP_DONE_SERVER);
 8000e38:	4620      	mov	r0, r4
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	f7ff fc18 	bl	8000670 <lwiperf_tcp_close>
}
 8000e40:	2000      	movs	r0, #0
 8000e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (pbuf_memcmp(p, 0, &conn->settings, sizeof(lwiperf_settings_t)) != 0) {
 8000e46:	4641      	mov	r1, r8
 8000e48:	2318      	movs	r3, #24
 8000e4a:	f104 0228 	add.w	r2, r4, #40	@ 0x28
 8000e4e:	4628      	mov	r0, r5
 8000e50:	f00a fdfe 	bl	800ba50 <pbuf_memcmp>
 8000e54:	2800      	cmp	r0, #0
 8000e56:	f43f af6e 	beq.w	8000d36 <lwiperf_tcp_recv+0x62>
 8000e5a:	e7bc      	b.n	8000dd6 <lwiperf_tcp_recv+0x102>
        lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	2102      	movs	r1, #2
 8000e60:	f7ff fc06 	bl	8000670 <lwiperf_tcp_close>
        pbuf_free(p);
 8000e64:	4628      	mov	r0, r5
 8000e66:	f00a fac9 	bl	800b3fc <pbuf_free>
        return ERR_OK;
 8000e6a:	e7bb      	b.n	8000de4 <lwiperf_tcp_recv+0x110>
        lwiperf_tx_start_passive(conn);
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f7ff ff03 	bl	8000c78 <lwiperf_tx_start_passive>
 8000e72:	e7e1      	b.n	8000e38 <lwiperf_tcp_recv+0x164>
          err_t err2 = lwiperf_tx_start_passive(conn);
 8000e74:	4620      	mov	r0, r4
 8000e76:	f7ff feff 	bl	8000c78 <lwiperf_tx_start_passive>
          if (err2 != ERR_OK) {
 8000e7a:	2800      	cmp	r0, #0
 8000e7c:	f43f af5b 	beq.w	8000d36 <lwiperf_tcp_recv+0x62>
            lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL_TXERROR);
 8000e80:	4620      	mov	r0, r4
 8000e82:	2104      	movs	r1, #4
 8000e84:	f7ff fbf4 	bl	8000670 <lwiperf_tcp_close>
            pbuf_free(p);
 8000e88:	4628      	mov	r0, r5
 8000e8a:	f00a fab7 	bl	800b3fc <pbuf_free>
            return ERR_OK;
 8000e8e:	e7a9      	b.n	8000de4 <lwiperf_tcp_recv+0x110>
 8000e90:	08012eb4 	.word	0x08012eb4
 8000e94:	08012fb4 	.word	0x08012fb4
 8000e98:	08012edc 	.word	0x08012edc
 8000e9c:	01000080 	.word	0x01000080
 8000ea0:	08012fec 	.word	0x08012fec
 8000ea4:	08013008 	.word	0x08013008

08000ea8 <lwiperf_start_tcp_server_default>:
{
 8000ea8:	b530      	push	{r4, r5, lr}
 8000eaa:	b085      	sub	sp, #20
  lwiperf_state_tcp_t *state = NULL;
 8000eac:	2400      	movs	r4, #0
{
 8000eae:	4602      	mov	r2, r0
 8000eb0:	460b      	mov	r3, r1
  err = lwiperf_start_tcp_server_impl(local_addr, local_port, report_fn, report_arg,
 8000eb2:	ad03      	add	r5, sp, #12
 8000eb4:	f241 3189 	movw	r1, #5001	@ 0x1389
 8000eb8:	4806      	ldr	r0, [pc, #24]	@ (8000ed4 <lwiperf_start_tcp_server_default+0x2c>)
  lwiperf_state_tcp_t *state = NULL;
 8000eba:	9403      	str	r4, [sp, #12]
  err = lwiperf_start_tcp_server_impl(local_addr, local_port, report_fn, report_arg,
 8000ebc:	e9cd 4500 	strd	r4, r5, [sp]
 8000ec0:	f7ff fdfe 	bl	8000ac0 <lwiperf_start_tcp_server_impl.constprop.0>
  if (err == ERR_OK) {
 8000ec4:	b910      	cbnz	r0, 8000ecc <lwiperf_start_tcp_server_default+0x24>
    return state;
 8000ec6:	9803      	ldr	r0, [sp, #12]
}
 8000ec8:	b005      	add	sp, #20
 8000eca:	bd30      	pop	{r4, r5, pc}
  return NULL;
 8000ecc:	4620      	mov	r0, r4
}
 8000ece:	b005      	add	sp, #20
 8000ed0:	bd30      	pop	{r4, r5, pc}
 8000ed2:	bf00      	nop
 8000ed4:	080157b4 	.word	0x080157b4

08000ed8 <lwiperf_start_tcp_client>:
 * @returns a connection handle that can be used to abort the client
 *          by calling @ref lwiperf_abort()
 */
void* lwiperf_start_tcp_client(const ip_addr_t* remote_addr, u16_t remote_port,
  enum lwiperf_client_type type, lwiperf_report_fn report_fn, void* report_arg)
{
 8000ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
  err_t ret;
  lwiperf_settings_t settings;
  lwiperf_state_tcp_t *state = NULL;

  memset(&settings, 0, sizeof(settings));
  switch (type) {
 8000eda:	2a01      	cmp	r2, #1
  lwiperf_state_tcp_t *state = NULL;
 8000edc:	f04f 0400 	mov.w	r4, #0
{
 8000ee0:	b08d      	sub	sp, #52	@ 0x34
 8000ee2:	4615      	mov	r5, r2
 8000ee4:	4607      	mov	r7, r0
 8000ee6:	460e      	mov	r6, r1
  lwiperf_state_tcp_t *state = NULL;
 8000ee8:	9404      	str	r4, [sp, #16]
  memset(&settings, 0, sizeof(settings));
 8000eea:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000eee:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000ef2:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
{
 8000ef6:	461c      	mov	r4, r3
  switch (type) {
 8000ef8:	d045      	beq.n	8000f86 <lwiperf_start_tcp_client+0xae>
 8000efa:	2a02      	cmp	r2, #2
 8000efc:	d004      	beq.n	8000f08 <lwiperf_start_tcp_client+0x30>
 8000efe:	b142      	cbz	r2, 8000f12 <lwiperf_start_tcp_client+0x3a>
    /* Do a bidirectional test individually */
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST);
    break;
  default:
    /* invalid argument */
    return NULL;
 8000f00:	2600      	movs	r6, #0
      }
    }
    return state;
  }
  return NULL;
}
 8000f02:	4630      	mov	r0, r6
 8000f04:	b00d      	add	sp, #52	@ 0x34
 8000f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST);
 8000f08:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8000f0c:	f009 fba6 	bl	800a65c <lwip_htonl>
 8000f10:	9006      	str	r0, [sp, #24]
  settings.num_threads = htonl(1);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f009 fba2 	bl	800a65c <lwip_htonl>
 8000f18:	9007      	str	r0, [sp, #28]
  settings.remote_port = htonl(LWIPERF_TCP_PORT_DEFAULT);
 8000f1a:	f241 3089 	movw	r0, #5001	@ 0x1389
 8000f1e:	f009 fb9d 	bl	800a65c <lwip_htonl>
 8000f22:	9008      	str	r0, [sp, #32]
  settings.amount = htonl((u32_t)-1000);
 8000f24:	4832      	ldr	r0, [pc, #200]	@ (8000ff0 <lwiperf_start_tcp_client+0x118>)
 8000f26:	f009 fb99 	bl	800a65c <lwip_htonl>
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f2a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
  settings.amount = htonl((u32_t)-1000);
 8000f2c:	900b      	str	r0, [sp, #44]	@ 0x2c
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f2e:	aa06      	add	r2, sp, #24
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	ab04      	add	r3, sp, #16
 8000f34:	4631      	mov	r1, r6
 8000f36:	4638      	mov	r0, r7
 8000f38:	9302      	str	r3, [sp, #8]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	4623      	mov	r3, r4
 8000f40:	f7ff fe0e 	bl	8000b60 <lwiperf_tx_start_impl.constprop.0>
  if (ret == ERR_OK) {
 8000f44:	2800      	cmp	r0, #0
 8000f46:	d1db      	bne.n	8000f00 <lwiperf_start_tcp_client+0x28>
    LWIP_ASSERT("state != NULL", state != NULL);
 8000f48:	9e04      	ldr	r6, [sp, #16]
 8000f4a:	b30e      	cbz	r6, 8000f90 <lwiperf_start_tcp_client+0xb8>
    if (type != LWIPERF_CLIENT) {
 8000f4c:	2d00      	cmp	r5, #0
 8000f4e:	d0d8      	beq.n	8000f02 <lwiperf_start_tcp_client+0x2a>
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000f50:	ab05      	add	r3, sp, #20
      lwiperf_state_tcp_t *server = NULL;
 8000f52:	2700      	movs	r7, #0
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000f54:	6930      	ldr	r0, [r6, #16]
 8000f56:	4622      	mov	r2, r4
 8000f58:	9301      	str	r3, [sp, #4]
 8000f5a:	f241 3189 	movw	r1, #5001	@ 0x1389
 8000f5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8000f60:	9600      	str	r6, [sp, #0]
      lwiperf_state_tcp_t *server = NULL;
 8000f62:	9705      	str	r7, [sp, #20]
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000f64:	f7ff fdac 	bl	8000ac0 <lwiperf_start_tcp_server_impl.constprop.0>
      if (ret != ERR_OK) {
 8000f68:	b9e0      	cbnz	r0, 8000fa4 <lwiperf_start_tcp_client+0xcc>
      server->specific_remote = 1;
 8000f6a:	9b05      	ldr	r3, [sp, #20]
 8000f6c:	2201      	movs	r2, #1
      if (type == LWIPERF_TRADEOFF) {
 8000f6e:	2d02      	cmp	r5, #2
}
 8000f70:	4630      	mov	r0, r6
      server->specific_remote = 1;
 8000f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      server->remote_addr = state->conn_pcb->remote_ip;
 8000f76:	6931      	ldr	r1, [r6, #16]
 8000f78:	6849      	ldr	r1, [r1, #4]
        server->client_tradeoff_mode = 1;
 8000f7a:	bf08      	it	eq
 8000f7c:	f883 2022 	strbeq.w	r2, [r3, #34]	@ 0x22
      server->remote_addr = state->conn_pcb->remote_ip;
 8000f80:	6459      	str	r1, [r3, #68]	@ 0x44
}
 8000f82:	b00d      	add	sp, #52	@ 0x34
 8000f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST | LWIPERF_FLAGS_ANSWER_NOW);
 8000f86:	481b      	ldr	r0, [pc, #108]	@ (8000ff4 <lwiperf_start_tcp_client+0x11c>)
 8000f88:	f009 fb68 	bl	800a65c <lwip_htonl>
 8000f8c:	9006      	str	r0, [sp, #24]
    break;
 8000f8e:	e7c0      	b.n	8000f12 <lwiperf_start_tcp_client+0x3a>
    LWIP_ASSERT("state != NULL", state != NULL);
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <lwiperf_start_tcp_client+0x120>)
 8000f92:	f240 3216 	movw	r2, #790	@ 0x316
 8000f96:	4919      	ldr	r1, [pc, #100]	@ (8000ffc <lwiperf_start_tcp_client+0x124>)
 8000f98:	4819      	ldr	r0, [pc, #100]	@ (8001000 <lwiperf_start_tcp_client+0x128>)
 8000f9a:	f011 f81f 	bl	8011fdc <iprintf>
    if (type != LWIPERF_CLIENT) {
 8000f9e:	2d00      	cmp	r5, #0
 8000fa0:	d0af      	beq.n	8000f02 <lwiperf_start_tcp_client+0x2a>
 8000fa2:	e7d5      	b.n	8000f50 <lwiperf_start_tcp_client+0x78>
void
lwiperf_abort(void *lwiperf_session)
{
  lwiperf_state_base_t *i, *dealloc, *last = NULL;

  LWIP_ASSERT_CORE_LOCKED();
 8000fa4:	f006 fe8e 	bl	8007cc4 <sys_check_core_locking>

  for (i = lwiperf_all_connections; i != NULL; ) {
 8000fa8:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <lwiperf_start_tcp_client+0x12c>)
 8000faa:	681d      	ldr	r5, [r3, #0]
 8000fac:	2d00      	cmp	r5, #0
 8000fae:	d0a7      	beq.n	8000f00 <lwiperf_start_tcp_client+0x28>
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fb0:	42ae      	cmp	r6, r5
        last->next = i;
      }
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
    } else {
      last = i;
      i = i->next;
 8000fb2:	682c      	ldr	r4, [r5, #0]
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fb4:	d00d      	beq.n	8000fd2 <lwiperf_start_tcp_client+0xfa>
 8000fb6:	68ab      	ldr	r3, [r5, #8]
 8000fb8:	429e      	cmp	r6, r3
 8000fba:	d00a      	beq.n	8000fd2 <lwiperf_start_tcp_client+0xfa>
 8000fbc:	462f      	mov	r7, r5
  for (i = lwiperf_all_connections; i != NULL; ) {
 8000fbe:	2c00      	cmp	r4, #0
 8000fc0:	d09e      	beq.n	8000f00 <lwiperf_start_tcp_client+0x28>
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fc2:	42a6      	cmp	r6, r4
      i = i->next;
 8000fc4:	6823      	ldr	r3, [r4, #0]
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fc6:	4625      	mov	r5, r4
 8000fc8:	d00f      	beq.n	8000fea <lwiperf_start_tcp_client+0x112>
      i = i->next;
 8000fca:	461c      	mov	r4, r3
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fcc:	68ab      	ldr	r3, [r5, #8]
 8000fce:	429e      	cmp	r6, r3
 8000fd0:	d1f4      	bne.n	8000fbc <lwiperf_start_tcp_client+0xe4>
      if (last != NULL) {
 8000fd2:	b13f      	cbz	r7, 8000fe4 <lwiperf_start_tcp_client+0x10c>
        last->next = i;
 8000fd4:	4628      	mov	r0, r5
 8000fd6:	4625      	mov	r5, r4
 8000fd8:	603c      	str	r4, [r7, #0]
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
 8000fda:	f009 fbf9 	bl	800a7d0 <mem_free>
  for (i = lwiperf_all_connections; i != NULL; ) {
 8000fde:	2c00      	cmp	r4, #0
 8000fe0:	d1e6      	bne.n	8000fb0 <lwiperf_start_tcp_client+0xd8>
 8000fe2:	e78d      	b.n	8000f00 <lwiperf_start_tcp_client+0x28>
 8000fe4:	4628      	mov	r0, r5
 8000fe6:	4625      	mov	r5, r4
 8000fe8:	e7f7      	b.n	8000fda <lwiperf_start_tcp_client+0x102>
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8000fea:	4635      	mov	r5, r6
      i = i->next;
 8000fec:	461c      	mov	r4, r3
 8000fee:	e7f1      	b.n	8000fd4 <lwiperf_start_tcp_client+0xfc>
 8000ff0:	fffffc18 	.word	0xfffffc18
 8000ff4:	80000001 	.word	0x80000001
 8000ff8:	08012eb4 	.word	0x08012eb4
 8000ffc:	08013018 	.word	0x08013018
 8001000:	08012edc 	.word	0x08012edc
 8001004:	240000ac 	.word	0x240000ac

08001008 <lwiperf_start_tcp_client_default>:
{
 8001008:	b510      	push	{r4, lr}
 800100a:	4614      	mov	r4, r2
 800100c:	b082      	sub	sp, #8
 800100e:	460b      	mov	r3, r1
  return lwiperf_start_tcp_client(remote_addr, LWIPERF_TCP_PORT_DEFAULT, LWIPERF_CLIENT,
 8001010:	2200      	movs	r2, #0
 8001012:	f241 3189 	movw	r1, #5001	@ 0x1389
 8001016:	9400      	str	r4, [sp, #0]
 8001018:	f7ff ff5e 	bl	8000ed8 <lwiperf_start_tcp_client>
}
 800101c:	b002      	add	sp, #8
 800101e:	bd10      	pop	{r4, pc}

08001020 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001020:	b500      	push	{lr}
 8001022:	b083      	sub	sp, #12
    /* Infinite loop */
    for(;;)
    {


      osDelay(100000);
 8001024:	4c0b      	ldr	r4, [pc, #44]	@ (8001054 <StartDefaultTask+0x34>)
  MX_LWIP_Init();
 8001026:	f006 fa8d 	bl	8007544 <MX_LWIP_Init>
    udp_echoserver_init();
 800102a:	f000 fc93 	bl	8001954 <udp_echoserver_init>
    LOCK_TCPIP_CORE();
 800102e:	f006 fdc1 	bl	8007bb4 <sys_lock_tcpip_core>
    lwiperf_start_tcp_server_default(NULL, NULL);
 8001032:	2100      	movs	r1, #0
 8001034:	4608      	mov	r0, r1
 8001036:	f7ff ff37 	bl	8000ea8 <lwiperf_start_tcp_server_default>
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 800103a:	2200      	movs	r2, #0
    IP4_ADDR(&remote_addr, 192, 168, 1, 10);
 800103c:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <StartDefaultTask+0x38>)
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 800103e:	a801      	add	r0, sp, #4
 8001040:	4611      	mov	r1, r2
    IP4_ADDR(&remote_addr, 192, 168, 1, 10);
 8001042:	9301      	str	r3, [sp, #4]
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 8001044:	f7ff ffe0 	bl	8001008 <lwiperf_start_tcp_client_default>
    UNLOCK_TCPIP_CORE();
 8001048:	f006 fe32 	bl	8007cb0 <sys_unlock_tcpip_core>
      osDelay(100000);
 800104c:	4620      	mov	r0, r4
 800104e:	f006 fef7 	bl	8007e40 <osDelay>
    for(;;)
 8001052:	e7fb      	b.n	800104c <StartDefaultTask+0x2c>
 8001054:	000186a0 	.word	0x000186a0
 8001058:	0a01a8c0 	.word	0x0a01a8c0

0800105c <SystemClock_Config>:
{
 800105c:	b530      	push	{r4, r5, lr}
 800105e:	b0a1      	sub	sp, #132	@ 0x84
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001060:	224c      	movs	r2, #76	@ 0x4c
 8001062:	2100      	movs	r1, #0
 8001064:	a80c      	add	r0, sp, #48	@ 0x30
 8001066:	f011 f81e 	bl	80120a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800106a:	2220      	movs	r2, #32
 800106c:	2100      	movs	r1, #0
 800106e:	a804      	add	r0, sp, #16
 8001070:	f011 f819 	bl	80120a6 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001074:	2002      	movs	r0, #2
 8001076:	f003 f86b 	bl	8004150 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800107a:	4b37      	ldr	r3, [pc, #220]	@ (8001158 <SystemClock_Config+0xfc>)
 800107c:	2100      	movs	r1, #0
 800107e:	4a37      	ldr	r2, [pc, #220]	@ (800115c <SystemClock_Config+0x100>)
 8001080:	9101      	str	r1, [sp, #4]
 8001082:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001084:	f021 0101 	bic.w	r1, r1, #1
 8001088:	62d9      	str	r1, [r3, #44]	@ 0x2c
 800108a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	6993      	ldr	r3, [r2, #24]
 8001094:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001098:	6193      	str	r3, [r2, #24]
 800109a:	6993      	ldr	r3, [r2, #24]
 800109c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010a0:	9301      	str	r3, [sp, #4]
 80010a2:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010a4:	6993      	ldr	r3, [r2, #24]
 80010a6:	0499      	lsls	r1, r3, #18
 80010a8:	d5fc      	bpl.n	80010a4 <SystemClock_Config+0x48>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001160 <SystemClock_Config+0x104>)
 80010ac:	f8d3 10f4 	ldr.w	r1, [r3, #244]	@ 0xf4
 80010b0:	f041 0102 	orr.w	r1, r1, #2
 80010b4:	f8c3 10f4 	str.w	r1, [r3, #244]	@ 0xf4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010b8:	2100      	movs	r1, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	9b02      	ldr	r3, [sp, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010c6:	9103      	str	r1, [sp, #12]
 80010c8:	6991      	ldr	r1, [r2, #24]
 80010ca:	4b23      	ldr	r3, [pc, #140]	@ (8001158 <SystemClock_Config+0xfc>)
 80010cc:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 80010d0:	6191      	str	r1, [r2, #24]
 80010d2:	6992      	ldr	r2, [r2, #24]
 80010d4:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 80010d8:	9203      	str	r2, [sp, #12]
 80010da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010dc:	4a1f      	ldr	r2, [pc, #124]	@ (800115c <SystemClock_Config+0x100>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80010de:	f041 0101 	orr.w	r1, r1, #1
 80010e2:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80010e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	9303      	str	r3, [sp, #12]
 80010ec:	9b03      	ldr	r3, [sp, #12]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010ee:	6993      	ldr	r3, [r2, #24]
 80010f0:	049b      	lsls	r3, r3, #18
 80010f2:	d5fc      	bpl.n	80010ee <SystemClock_Config+0x92>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f4:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f6:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80010f8:	2101      	movs	r1, #1
 80010fa:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010fc:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 60;
 80010fe:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001100:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001102:	a80c      	add	r0, sp, #48	@ 0x30
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001104:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001106:	910f      	str	r1, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001108:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800110a:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = 2;
 800110c:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001110:	230c      	movs	r3, #12
 8001112:	931c      	str	r3, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001114:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001116:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
  RCC_OscInitStruct.PLL.PLLN = 60;
 800111a:	e9cd 5317 	strd	r5, r3, [sp, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f003 f8ad 	bl	800427c <HAL_RCC_OscConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	b108      	cbz	r0, 800112a <SystemClock_Config+0xce>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001126:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001128:	e7fe      	b.n	8001128 <SystemClock_Config+0xcc>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112a:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800112e:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001130:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001134:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001136:	a804      	add	r0, sp, #16
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001138:	940b      	str	r4, [sp, #44]	@ 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113a:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800113c:	e9cd 3407 	strd	r3, r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001140:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001144:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001148:	f003 fbac 	bl	80048a4 <HAL_RCC_ClockConfig>
 800114c:	b108      	cbz	r0, 8001152 <SystemClock_Config+0xf6>
 800114e:	b672      	cpsid	i
  while (1)
 8001150:	e7fe      	b.n	8001150 <SystemClock_Config+0xf4>
}
 8001152:	b021      	add	sp, #132	@ 0x84
 8001154:	bd30      	pop	{r4, r5, pc}
 8001156:	bf00      	nop
 8001158:	58000400 	.word	0x58000400
 800115c:	58024800 	.word	0x58024800
 8001160:	58024400 	.word	0x58024400

08001164 <main>:
{
 8001164:	b580      	push	{r7, lr}
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001166:	2400      	movs	r4, #0
{
 8001168:	b08c      	sub	sp, #48	@ 0x30
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800116a:	2501      	movs	r5, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800116c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8001170:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_MPU_Disable();
 8001174:	f000 fdae 	bl	8001cd4 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001178:	f248 721f 	movw	r2, #34591	@ 0x871f
 800117c:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001180:	a807      	add	r0, sp, #28
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001182:	f8ad 501c 	strh.w	r5, [sp, #28]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001186:	930a      	str	r3, [sp, #40]	@ 0x28
 8001188:	e9cd 4208 	strd	r4, r2, [sp, #32]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800118c:	f000 fdc0 	bl	8001d10 <HAL_MPU_ConfigRegion>
  MPU_InitStruct.BaseAddress = 0x30020000;
 8001190:	4abc      	ldr	r2, [pc, #752]	@ (8001484 <main+0x320>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001192:	4bbd      	ldr	r3, [pc, #756]	@ (8001488 <main+0x324>)
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001194:	a807      	add	r0, sp, #28
  MPU_InitStruct.BaseAddress = 0x30020000;
 8001196:	9208      	str	r2, [sp, #32]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8001198:	9309      	str	r3, [sp, #36]	@ 0x24
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800119a:	f88d 501d 	strb.w	r5, [sp, #29]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800119e:	f88d 4029 	strb.w	r4, [sp, #41]	@ 0x29
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011a2:	f000 fdb5 	bl	8001d10 <HAL_MPU_ConfigRegion>
  MPU_InitStruct.BaseAddress = 0x30040000;
 80011a6:	4bb9      	ldr	r3, [pc, #740]	@ (800148c <main+0x328>)
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80011a8:	2202      	movs	r2, #2
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011aa:	a807      	add	r0, sp, #28
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80011ac:	f88d 4026 	strb.w	r4, [sp, #38]	@ 0x26
  MPU_InitStruct.BaseAddress = 0x30040000;
 80011b0:	9308      	str	r3, [sp, #32]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80011b2:	2308      	movs	r3, #8
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80011b4:	f88d 201d 	strb.w	r2, [sp, #29]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80011b8:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80011bc:	f88d 5029 	strb.w	r5, [sp, #41]	@ 0x29
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80011c0:	f88d 502b 	strb.w	r5, [sp, #43]	@ 0x2b
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80011c4:	f000 fda4 	bl	8001d10 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80011c8:	2004      	movs	r0, #4
 80011ca:	f000 fd91 	bl	8001cf0 <HAL_MPU_Enable>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80011ce:	4ab0      	ldr	r2, [pc, #704]	@ (8001490 <main+0x32c>)
 80011d0:	6953      	ldr	r3, [r2, #20]
 80011d2:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 80011d6:	d111      	bne.n	80011fc <main+0x98>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011dc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011e0:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011e8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011ec:	6953      	ldr	r3, [r2, #20]
 80011ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80011f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011f8:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80011fc:	48a4      	ldr	r0, [pc, #656]	@ (8001490 <main+0x32c>)
 80011fe:	6943      	ldr	r3, [r0, #20]
 8001200:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8001204:	d124      	bne.n	8001250 <main+0xec>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001206:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800120a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800120e:	f8d0 5080 	ldr.w	r5, [r0, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001212:	f643 7ce0 	movw	ip, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001216:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800121a:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800121e:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001220:	ea04 010c 	and.w	r1, r4, ip
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001224:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001226:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800122a:	3b01      	subs	r3, #1
 800122c:	1c5e      	adds	r6, r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800122e:	f8c0 2260 	str.w	r2, [r0, #608]	@ 0x260
      } while (ways-- != 0U);
 8001232:	d1f8      	bne.n	8001226 <main+0xc2>
    } while(sets-- != 0U);
 8001234:	3c20      	subs	r4, #32
 8001236:	f114 0f20 	cmn.w	r4, #32
 800123a:	d1f1      	bne.n	8001220 <main+0xbc>
 800123c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001240:	6943      	ldr	r3, [r0, #20]
 8001242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001246:	6143      	str	r3, [r0, #20]
 8001248:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800124c:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001250:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001252:	4d90      	ldr	r5, [pc, #576]	@ (8001494 <main+0x330>)
  HAL_Init();
 8001254:	f000 fc90 	bl	8001b78 <HAL_Init>
  GPIO_InitStruct.Pin = led1_Pin;
 8001258:	2601      	movs	r6, #1
  SystemClock_Config();
 800125a:	f7ff feff 	bl	800105c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125e:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 8001260:	2101      	movs	r1, #1
 8001262:	4622      	mov	r2, r4
 8001264:	488c      	ldr	r0, [pc, #560]	@ (8001498 <main+0x334>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001266:	2702      	movs	r7, #2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800126c:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001270:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 800127c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001288:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 800128c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001290:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8001294:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129c:	9301      	str	r3, [sp, #4]
 800129e:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a0:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012a4:	430b      	orrs	r3, r1
 80012a6:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012aa:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012ae:	400b      	ands	r3, r1
 80012b0:	9302      	str	r3, [sp, #8]
 80012b2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012c0:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	9303      	str	r3, [sp, #12]
 80012ca:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012cc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012d0:	f043 0308 	orr.w	r3, r3, #8
 80012d4:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012d8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012dc:	f003 0308 	and.w	r3, r3, #8
 80012e0:	9304      	str	r3, [sp, #16]
 80012e2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012e4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ec:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80012f0:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80012f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012f8:	9305      	str	r3, [sp, #20]
 80012fa:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012fc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8001300:	f043 0310 	orr.w	r3, r3, #16
 8001304:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8001308:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 800130c:	f003 0310 	and.w	r3, r3, #16
 8001310:	9306      	str	r3, [sp, #24]
 8001312:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 8001314:	f002 ff18 	bl	8004148 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001318:	4622      	mov	r2, r4
 800131a:	f244 0101 	movw	r1, #16385	@ 0x4001
 800131e:	485f      	ldr	r0, [pc, #380]	@ (800149c <main+0x338>)
 8001320:	f002 ff12 	bl	8004148 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001324:	4622      	mov	r2, r4
 8001326:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800132a:	485d      	ldr	r0, [pc, #372]	@ (80014a0 <main+0x33c>)
 800132c:	f002 ff0c 	bl	8004148 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001330:	4622      	mov	r2, r4
 8001332:	2102      	movs	r1, #2
 8001334:	485b      	ldr	r0, [pc, #364]	@ (80014a4 <main+0x340>)
 8001336:	f002 ff07 	bl	8004148 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 800133a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800133e:	a907      	add	r1, sp, #28
 8001340:	4855      	ldr	r0, [pc, #340]	@ (8001498 <main+0x334>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pin = B1_Pin;
 8001344:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001348:	f002 fdbc 	bl	8003ec4 <HAL_GPIO_Init>
  HAL_GPIO_Init(led1_GPIO_Port, &GPIO_InitStruct);
 800134c:	a907      	add	r1, sp, #28
 800134e:	4852      	ldr	r0, [pc, #328]	@ (8001498 <main+0x334>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	e9cd 6607 	strd	r6, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(led1_GPIO_Port, &GPIO_InitStruct);
 8001358:	f002 fdb4 	bl	8003ec4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800135c:	f244 0301 	movw	r3, #16385	@ 0x4001
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001360:	a907      	add	r1, sp, #28
 8001362:	484e      	ldr	r0, [pc, #312]	@ (800149c <main+0x338>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8001364:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136c:	f002 fdaa 	bl	8003ec4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001370:	f44f 7340 	mov.w	r3, #768	@ 0x300
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001374:	a907      	add	r1, sp, #28
 8001376:	484a      	ldr	r0, [pc, #296]	@ (80014a0 <main+0x33c>)
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001378:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800137a:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137c:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800137e:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001384:	f002 fd9e 	bl	8003ec4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8001388:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800138c:	a907      	add	r1, sp, #28
 800138e:	4844      	ldr	r0, [pc, #272]	@ (80014a0 <main+0x33c>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8001390:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001398:	f002 fd94 	bl	8003ec4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80013a2:	a907      	add	r1, sp, #28
 80013a4:	4840      	ldr	r0, [pc, #256]	@ (80014a8 <main+0x344>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a8:	e9cd 2307 	strd	r2, r3, [sp, #28]
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80013ac:	f002 fd8a 	bl	8003ec4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80013b0:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b4:	a907      	add	r1, sp, #28
 80013b6:	483d      	ldr	r0, [pc, #244]	@ (80014ac <main+0x348>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80013b8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80013ba:	230a      	movs	r3, #10
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013bc:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80013be:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	e9cd 7408 	strd	r7, r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c4:	f002 fd7e 	bl	8003ec4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013c8:	a907      	add	r1, sp, #28
 80013ca:	4836      	ldr	r0, [pc, #216]	@ (80014a4 <main+0x340>)
  GPIO_InitStruct.Pin = LD2_Pin;
 80013cc:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013d4:	f002 fd76 	bl	8003ec4 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013d8:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80013dc:	2105      	movs	r1, #5
 80013de:	4622      	mov	r2, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013e0:	433b      	orrs	r3, r7
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80013e2:	2038      	movs	r0, #56	@ 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013e4:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 80013e8:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  huart2.Instance = USART2;
 80013ec:	4d30      	ldr	r5, [pc, #192]	@ (80014b0 <main+0x34c>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013ee:	403b      	ands	r3, r7
 80013f0:	9307      	str	r3, [sp, #28]
 80013f2:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80013f4:	f000 fc24 	bl	8001c40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013f8:	2038      	movs	r0, #56	@ 0x38
 80013fa:	f000 fc5d 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80013fe:	4622      	mov	r2, r4
 8001400:	2105      	movs	r1, #5
 8001402:	2039      	movs	r0, #57	@ 0x39
 8001404:	f000 fc1c 	bl	8001c40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001408:	2039      	movs	r0, #57	@ 0x39
 800140a:	f000 fc55 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 800140e:	4929      	ldr	r1, [pc, #164]	@ (80014b4 <main+0x350>)
  huart2.Init.BaudRate = 115200;
 8001410:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001414:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001416:	4628      	mov	r0, r5
  huart2.Init.BaudRate = 115200;
 8001418:	e885 0016 	stmia.w	r5, {r1, r2, r4}
  huart2.Init.Parity = UART_PARITY_NONE;
 800141c:	e9c5 4403 	strd	r4, r4, [r5, #12]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001420:	e9c5 3405 	strd	r3, r4, [r5, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001424:	e9c5 4407 	strd	r4, r4, [r5, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001428:	e9c5 4409 	strd	r4, r4, [r5, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800142c:	f005 fefc 	bl	8007228 <HAL_UART_Init>
 8001430:	b108      	cbz	r0, 8001436 <main+0x2d2>
  __ASM volatile ("cpsid i" : : : "memory");
 8001432:	b672      	cpsid	i
  while (1)
 8001434:	e7fe      	b.n	8001434 <main+0x2d0>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001436:	4601      	mov	r1, r0
 8001438:	4628      	mov	r0, r5
 800143a:	f006 f80d 	bl	8007458 <HAL_UARTEx_SetTxFifoThreshold>
 800143e:	b108      	cbz	r0, 8001444 <main+0x2e0>
 8001440:	b672      	cpsid	i
  while (1)
 8001442:	e7fe      	b.n	8001442 <main+0x2de>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001444:	4601      	mov	r1, r0
 8001446:	4628      	mov	r0, r5
 8001448:	f006 f82e 	bl	80074a8 <HAL_UARTEx_SetRxFifoThreshold>
 800144c:	b108      	cbz	r0, 8001452 <main+0x2ee>
 800144e:	b672      	cpsid	i
  while (1)
 8001450:	e7fe      	b.n	8001450 <main+0x2ec>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001452:	4628      	mov	r0, r5
 8001454:	f005 ffe2 	bl	800741c <HAL_UARTEx_DisableFifoMode>
 8001458:	4604      	mov	r4, r0
 800145a:	b108      	cbz	r0, 8001460 <main+0x2fc>
 800145c:	b672      	cpsid	i
  while (1)
 800145e:	e7fe      	b.n	800145e <main+0x2fa>
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 8001460:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <main+0x354>)
 8001462:	4628      	mov	r0, r5
 8001464:	4915      	ldr	r1, [pc, #84]	@ (80014bc <main+0x358>)
 8001466:	881a      	ldrh	r2, [r3, #0]
 8001468:	f006 f846 	bl	80074f8 <HAL_UARTEx_ReceiveToIdle_IT>
  osKernelInitialize();
 800146c:	f006 fc70 	bl	8007d50 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001470:	4a13      	ldr	r2, [pc, #76]	@ (80014c0 <main+0x35c>)
 8001472:	4621      	mov	r1, r4
 8001474:	4813      	ldr	r0, [pc, #76]	@ (80014c4 <main+0x360>)
 8001476:	f006 fc9f 	bl	8007db8 <osThreadNew>
 800147a:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <main+0x364>)
 800147c:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800147e:	f006 fc79 	bl	8007d74 <osKernelStart>
  while (1)
 8001482:	e7fe      	b.n	8001482 <main+0x31e>
 8001484:	30020000 	.word	0x30020000
 8001488:	03010010 	.word	0x03010010
 800148c:	30040000 	.word	0x30040000
 8001490:	e000ed00 	.word	0xe000ed00
 8001494:	58024400 	.word	0x58024400
 8001498:	58020800 	.word	0x58020800
 800149c:	58020400 	.word	0x58020400
 80014a0:	58020c00 	.word	0x58020c00
 80014a4:	58021000 	.word	0x58021000
 80014a8:	58021800 	.word	0x58021800
 80014ac:	58020000 	.word	0x58020000
 80014b0:	24000208 	.word	0x24000208
 80014b4:	40004400 	.word	0x40004400
 80014b8:	24000000 	.word	0x24000000
 80014bc:	240000b0 	.word	0x240000b0
 80014c0:	08013674 	.word	0x08013674
 80014c4:	08001021 	.word	0x08001021
 80014c8:	24000114 	.word	0x24000114

080014cc <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6) {
 80014cc:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <HAL_TIM_PeriodElapsedCallback+0x10>)
 80014ce:	6802      	ldr	r2, [r0, #0]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d000      	beq.n	80014d6 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 80014d4:	4770      	bx	lr
    HAL_IncTick();
 80014d6:	f000 bb7f 	b.w	8001bd8 <HAL_IncTick>
 80014da:	bf00      	nop
 80014dc:	40001000 	.word	0x40001000

080014e0 <Error_Handler>:
 80014e0:	b672      	cpsid	i
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <Error_Handler+0x2>

080014e4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <HAL_MspInit+0x40>)

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	210f      	movs	r1, #15
 80014ea:	f06f 0001 	mvn.w	r0, #1
{
 80014ee:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f0:	f8d3 40f4 	ldr.w	r4, [r3, #244]	@ 0xf4
{
 80014f4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f6:	f044 0402 	orr.w	r4, r4, #2
 80014fa:	f8c3 40f4 	str.w	r4, [r3, #244]	@ 0xf4
 80014fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	9301      	str	r3, [sp, #4]
 8001508:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800150a:	f000 fb99 	bl	8001c40 <HAL_NVIC_SetPriority>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800150e:	4906      	ldr	r1, [pc, #24]	@ (8001528 <HAL_MspInit+0x44>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001510:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <HAL_MspInit+0x48>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001516:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001518:	4002      	ands	r2, r0
  reg_value  =  (reg_value                                   |
 800151a:	4313      	orrs	r3, r2
  SCB->AIRCR =  reg_value;
 800151c:	60cb      	str	r3, [r1, #12]

  /* USER CODE BEGIN MspInit 1 */
  NVIC_SetPriorityGrouping(0);
  /* USER CODE END MspInit 1 */
}
 800151e:	b002      	add	sp, #8
 8001520:	bd10      	pop	{r4, pc}
 8001522:	bf00      	nop
 8001524:	58024400 	.word	0x58024400
 8001528:	e000ed00 	.word	0xe000ed00
 800152c:	05fa0000 	.word	0x05fa0000

08001530 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001532:	b0bb      	sub	sp, #236	@ 0xec
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	2100      	movs	r1, #0
{
 8001536:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001538:	22c0      	movs	r2, #192	@ 0xc0
 800153a:	a80a      	add	r0, sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	9108      	str	r1, [sp, #32]
 800153e:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001542:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001546:	f010 fdae 	bl	80120a6 <memset>
  if(huart->Instance==USART2)
 800154a:	4b4a      	ldr	r3, [pc, #296]	@ (8001674 <HAL_UART_MspInit+0x144>)
 800154c:	6822      	ldr	r2, [r4, #0]
 800154e:	429a      	cmp	r2, r3
 8001550:	d001      	beq.n	8001556 <HAL_UART_MspInit+0x26>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001552:	b03b      	add	sp, #236	@ 0xec
 8001554:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001556:	2202      	movs	r2, #2
 8001558:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800155a:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800155c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001560:	f003 fc3e 	bl	8004de0 <HAL_RCCEx_PeriphCLKConfig>
 8001564:	2800      	cmp	r0, #0
 8001566:	d17c      	bne.n	8001662 <HAL_UART_MspInit+0x132>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001568:	4b43      	ldr	r3, [pc, #268]	@ (8001678 <HAL_UART_MspInit+0x148>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800156a:	2600      	movs	r6, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800156c:	2507      	movs	r5, #7
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800156e:	2700      	movs	r7, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001570:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001574:	4841      	ldr	r0, [pc, #260]	@ (800167c <HAL_UART_MspInit+0x14c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001576:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800157a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800157e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001582:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8001586:	9201      	str	r2, [sp, #4]
 8001588:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800158e:	f042 0201 	orr.w	r2, r2, #1
 8001592:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001596:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800159a:	f002 0201 	and.w	r2, r2, #1
 800159e:	9202      	str	r2, [sp, #8]
 80015a0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015a6:	f042 0208 	orr.w	r2, r2, #8
 80015aa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015ae:	2208      	movs	r2, #8
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015b4:	9508      	str	r5, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015b6:	f003 0308 	and.w	r3, r3, #8
 80015ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015bc:	2302      	movs	r3, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015be:	9903      	ldr	r1, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80015c6:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ca:	f002 fc7b 	bl	8003ec4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015ce:	2220      	movs	r2, #32
 80015d0:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d2:	a904      	add	r1, sp, #16
 80015d4:	482a      	ldr	r0, [pc, #168]	@ (8001680 <HAL_UART_MspInit+0x150>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015d6:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80015dc:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015e0:	f002 fc70 	bl	8003ec4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Stream0;
 80015e4:	4e27      	ldr	r6, [pc, #156]	@ (8001684 <HAL_UART_MspInit+0x154>)
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80015e6:	2300      	movs	r3, #0
    hdma_usart2_rx.Instance = DMA2_Stream0;
 80015e8:	4927      	ldr	r1, [pc, #156]	@ (8001688 <HAL_UART_MspInit+0x158>)
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80015ea:	222b      	movs	r2, #43	@ 0x2b
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80015ec:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80015ee:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 80015f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015fa:	61f2      	str	r2, [r6, #28]
 80015fc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001600:	e9c6 3103 	strd	r3, r1, [r6, #12]
 8001604:	e9c6 3305 	strd	r3, r3, [r6, #20]
 8001608:	e9c6 2308 	strd	r2, r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800160c:	f000 fce6 	bl	8001fdc <HAL_DMA_Init>
 8001610:	bb68      	cbnz	r0, 800166e <HAL_UART_MspInit+0x13e>
    hdma_usart2_tx.Instance = DMA2_Stream1;
 8001612:	4d1e      	ldr	r5, [pc, #120]	@ (800168c <HAL_UART_MspInit+0x15c>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001614:	222c      	movs	r2, #44	@ 0x2c
    hdma_usart2_tx.Instance = DMA2_Stream1;
 8001616:	491e      	ldr	r1, [pc, #120]	@ (8001690 <HAL_UART_MspInit+0x160>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001618:	2300      	movs	r3, #0
 800161a:	606a      	str	r2, [r5, #4]
 800161c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart2_tx.Instance = DMA2_Stream1;
 8001620:	6029      	str	r1, [r5, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001622:	2140      	movs	r1, #64	@ 0x40
 8001624:	612a      	str	r2, [r5, #16]
 8001626:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800162a:	60a9      	str	r1, [r5, #8]
 800162c:	f44f 7180 	mov.w	r1, #256	@ 0x100
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001630:	4628      	mov	r0, r5
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001632:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
 8001636:	63b4      	str	r4, [r6, #56]	@ 0x38
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001638:	60eb      	str	r3, [r5, #12]
 800163a:	616b      	str	r3, [r5, #20]
 800163c:	61ab      	str	r3, [r5, #24]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800163e:	626b      	str	r3, [r5, #36]	@ 0x24
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8001640:	e9c5 1207 	strd	r1, r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001644:	f000 fcca 	bl	8001fdc <HAL_DMA_Init>
 8001648:	b970      	cbnz	r0, 8001668 <HAL_UART_MspInit+0x138>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2105      	movs	r1, #5
 800164e:	2026      	movs	r0, #38	@ 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001650:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8001652:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001654:	f000 faf4 	bl	8001c40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001658:	2026      	movs	r0, #38	@ 0x26
 800165a:	f000 fb2d 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
}
 800165e:	b03b      	add	sp, #236	@ 0xec
 8001660:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8001662:	f7ff ff3d 	bl	80014e0 <Error_Handler>
 8001666:	e77f      	b.n	8001568 <HAL_UART_MspInit+0x38>
      Error_Handler();
 8001668:	f7ff ff3a 	bl	80014e0 <Error_Handler>
 800166c:	e7ed      	b.n	800164a <HAL_UART_MspInit+0x11a>
      Error_Handler();
 800166e:	f7ff ff37 	bl	80014e0 <Error_Handler>
 8001672:	e7ce      	b.n	8001612 <HAL_UART_MspInit+0xe2>
 8001674:	40004400 	.word	0x40004400
 8001678:	58024400 	.word	0x58024400
 800167c:	58020000 	.word	0x58020000
 8001680:	58020c00 	.word	0x58020c00
 8001684:	24000190 	.word	0x24000190
 8001688:	40020410 	.word	0x40020410
 800168c:	24000118 	.word	0x24000118
 8001690:	40020428 	.word	0x40020428

08001694 <HAL_InitTick>:
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001694:	280f      	cmp	r0, #15
 8001696:	d901      	bls.n	800169c <HAL_InitTick+0x8>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
     uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 8001698:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
}
 800169a:	4770      	bx	lr
{
 800169c:	b530      	push	{r4, r5, lr}
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800169e:	4601      	mov	r1, r0
{
 80016a0:	b08b      	sub	sp, #44	@ 0x2c
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	4604      	mov	r4, r0
 80016a6:	2036      	movs	r0, #54	@ 0x36
 80016a8:	f000 faca 	bl	8001c40 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016ac:	2036      	movs	r0, #54	@ 0x36
 80016ae:	f000 fb03 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <HAL_InitTick+0x8c>)
     uwTickPrio = TickPriority;
 80016b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001724 <HAL_InitTick+0x90>)
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016b6:	4669      	mov	r1, sp
 80016b8:	a802      	add	r0, sp, #8
     uwTickPrio = TickPriority;
 80016ba:	6014      	str	r4, [r2, #0]
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016bc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80016c0:	f042 0210 	orr.w	r2, r2, #16
 80016c4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80016c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016cc:	f003 0310 	and.w	r3, r3, #16
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016d4:	f003 fa74 	bl	8004bc0 <HAL_RCC_GetClockConfig>
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016d8:	9b07      	ldr	r3, [sp, #28]
 80016da:	b9c3      	cbnz	r3, 800170e <HAL_InitTick+0x7a>
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016dc:	f003 fa4c 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
 80016e0:	4603      	mov	r3, r0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016e2:	4911      	ldr	r1, [pc, #68]	@ (8001728 <HAL_InitTick+0x94>)
  htim6.Init.ClockDivision = 0;
 80016e4:	2200      	movs	r2, #0
  htim6.Instance = TIM6;
 80016e6:	4c11      	ldr	r4, [pc, #68]	@ (800172c <HAL_InitTick+0x98>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016e8:	fba1 1303 	umull	r1, r3, r1, r3
  htim6.Instance = TIM6;
 80016ec:	4d10      	ldr	r5, [pc, #64]	@ (8001730 <HAL_InitTick+0x9c>)
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016ee:	f240 31e7 	movw	r1, #999	@ 0x3e7
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80016f2:	4620      	mov	r0, r4
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016f4:	0c9b      	lsrs	r3, r3, #18
  htim6.Instance = TIM6;
 80016f6:	6025      	str	r5, [r4, #0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f8:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016fa:	3b01      	subs	r3, #1
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016fc:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001700:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001702:	f004 fd89 	bl	8006218 <HAL_TIM_Base_Init>
 8001706:	b130      	cbz	r0, 8001716 <HAL_InitTick+0x82>
    return HAL_ERROR;
 8001708:	2001      	movs	r0, #1
}
 800170a:	b00b      	add	sp, #44	@ 0x2c
 800170c:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800170e:	f003 fa33 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
 8001712:	0043      	lsls	r3, r0, #1
 8001714:	e7e5      	b.n	80016e2 <HAL_InitTick+0x4e>
    return HAL_TIM_Base_Start_IT(&htim6);
 8001716:	4620      	mov	r0, r4
 8001718:	f004 fc04 	bl	8005f24 <HAL_TIM_Base_Start_IT>
 800171c:	e7f5      	b.n	800170a <HAL_InitTick+0x76>
 800171e:	bf00      	nop
 8001720:	58024400 	.word	0x58024400
 8001724:	24000010 	.word	0x24000010
 8001728:	431bde83 	.word	0x431bde83
 800172c:	2400029c 	.word	0x2400029c
 8001730:	40001000 	.word	0x40001000

08001734 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001734:	e7fe      	b.n	8001734 <NMI_Handler>
 8001736:	bf00      	nop

08001738 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <HardFault_Handler>
 800173a:	bf00      	nop

0800173c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800173c:	e7fe      	b.n	800173c <MemManage_Handler>
 800173e:	bf00      	nop

08001740 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001740:	e7fe      	b.n	8001740 <BusFault_Handler>
 8001742:	bf00      	nop

08001744 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <UsageFault_Handler>
 8001746:	bf00      	nop

08001748 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop

0800174c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800174c:	4801      	ldr	r0, [pc, #4]	@ (8001754 <USART2_IRQHandler+0x8>)
 800174e:	f004 bde1 	b.w	8006314 <HAL_UART_IRQHandler>
 8001752:	bf00      	nop
 8001754:	24000208 	.word	0x24000208

08001758 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001758:	4801      	ldr	r0, [pc, #4]	@ (8001760 <TIM6_DAC_IRQHandler+0x8>)
 800175a:	f004 bc3d 	b.w	8005fd8 <HAL_TIM_IRQHandler>
 800175e:	bf00      	nop
 8001760:	2400029c 	.word	0x2400029c

08001764 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001764:	4801      	ldr	r0, [pc, #4]	@ (800176c <DMA2_Stream0_IRQHandler+0x8>)
 8001766:	f001 b8a5 	b.w	80028b4 <HAL_DMA_IRQHandler>
 800176a:	bf00      	nop
 800176c:	24000190 	.word	0x24000190

08001770 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001770:	4801      	ldr	r0, [pc, #4]	@ (8001778 <DMA2_Stream1_IRQHandler+0x8>)
 8001772:	f001 b89f 	b.w	80028b4 <HAL_DMA_IRQHandler>
 8001776:	bf00      	nop
 8001778:	24000118 	.word	0x24000118

0800177c <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800177c:	4801      	ldr	r0, [pc, #4]	@ (8001784 <ETH_IRQHandler+0x8>)
 800177e:	f002 b85d 	b.w	800383c <HAL_ETH_IRQHandler>
 8001782:	bf00      	nop
 8001784:	240003c4 	.word	0x240003c4

08001788 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001788:	2001      	movs	r0, #1
 800178a:	4770      	bx	lr

0800178c <_kill>:

int _kill(int pid, int sig)
{
	errno = EINVAL;
 800178c:	4b02      	ldr	r3, [pc, #8]	@ (8001798 <_kill+0xc>)
 800178e:	2216      	movs	r2, #22
	return -1;
}
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8001794:	601a      	str	r2, [r3, #0]
}
 8001796:	4770      	bx	lr
 8001798:	2400bbd0 	.word	0x2400bbd0

0800179c <_exit>:
	errno = EINVAL;
 800179c:	4b01      	ldr	r3, [pc, #4]	@ (80017a4 <_exit+0x8>)
 800179e:	2216      	movs	r2, #22
 80017a0:	601a      	str	r2, [r3, #0]

void _exit (int status)
{
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80017a2:	e7fe      	b.n	80017a2 <_exit+0x6>
 80017a4:	2400bbd0 	.word	0x2400bbd0

080017a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017aa:	1e16      	subs	r6, r2, #0
 80017ac:	dd07      	ble.n	80017be <_read+0x16>
 80017ae:	460c      	mov	r4, r1
 80017b0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80017b2:	f3af 8000 	nop.w
 80017b6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	42a5      	cmp	r5, r4
 80017bc:	d1f9      	bne.n	80017b2 <_read+0xa>
	}

return len;
}
 80017be:	4630      	mov	r0, r6
 80017c0:	bd70      	pop	{r4, r5, r6, pc}
 80017c2:	bf00      	nop

080017c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017c4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c6:	1e16      	subs	r6, r2, #0
 80017c8:	dd07      	ble.n	80017da <_write+0x16>
 80017ca:	460c      	mov	r4, r1
 80017cc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80017ce:	f814 0b01 	ldrb.w	r0, [r4], #1
 80017d2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d6:	42a5      	cmp	r5, r4
 80017d8:	d1f9      	bne.n	80017ce <_write+0xa>
	}
	return len;
}
 80017da:	4630      	mov	r0, r6
 80017dc:	bd70      	pop	{r4, r5, r6, pc}
 80017de:	bf00      	nop

080017e0 <_close>:

int _close(int file)
{
	return -1;
}
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop

080017e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80017e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 80017ec:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80017ee:	604b      	str	r3, [r1, #4]
}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop

080017f4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80017f4:	2001      	movs	r0, #1
 80017f6:	4770      	bx	lr

080017f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80017f8:	2000      	movs	r0, #0
 80017fa:	4770      	bx	lr

080017fc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017fc:	490d      	ldr	r1, [pc, #52]	@ (8001834 <_sbrk+0x38>)
{
 80017fe:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8001802:	6808      	ldr	r0, [r1, #0]
{
 8001804:	b410      	push	{r4}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001806:	4c0d      	ldr	r4, [pc, #52]	@ (800183c <_sbrk+0x40>)
 8001808:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800180a:	b170      	cbz	r0, 800182a <_sbrk+0x2e>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180c:	4403      	add	r3, r0
 800180e:	4293      	cmp	r3, r2
 8001810:	d803      	bhi.n	800181a <_sbrk+0x1e>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001812:	f85d 4b04 	ldr.w	r4, [sp], #4
  __sbrk_heap_end += incr;
 8001816:	600b      	str	r3, [r1, #0]
}
 8001818:	4770      	bx	lr
    errno = ENOMEM;
 800181a:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <_sbrk+0x44>)
 800181c:	220c      	movs	r2, #12
    return (void *)-1;
 800181e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001822:	f85d 4b04 	ldr.w	r4, [sp], #4
    errno = ENOMEM;
 8001826:	601a      	str	r2, [r3, #0]
}
 8001828:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 800182a:	4c06      	ldr	r4, [pc, #24]	@ (8001844 <_sbrk+0x48>)
 800182c:	4620      	mov	r0, r4
 800182e:	600c      	str	r4, [r1, #0]
 8001830:	e7ec      	b.n	800180c <_sbrk+0x10>
 8001832:	bf00      	nop
 8001834:	240002e8 	.word	0x240002e8
 8001838:	24080000 	.word	0x24080000
 800183c:	00000400 	.word	0x00000400
 8001840:	2400bbd0 	.word	0x2400bbd0
 8001844:	2400bbe0 	.word	0x2400bbe0

08001848 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001848:	4927      	ldr	r1, [pc, #156]	@ (80018e8 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800184a:	4a28      	ldr	r2, [pc, #160]	@ (80018ec <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800184c:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001850:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8001854:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800185a:	6813      	ldr	r3, [r2, #0]
 800185c:	f003 030f 	and.w	r3, r3, #15
 8001860:	2b06      	cmp	r3, #6
 8001862:	d805      	bhi.n	8001870 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001864:	6813      	ldr	r3, [r2, #0]
 8001866:	f023 030f 	bic.w	r3, r3, #15
 800186a:	f043 0307 	orr.w	r3, r3, #7
 800186e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001870:	4b1f      	ldr	r3, [pc, #124]	@ (80018f0 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001872:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001874:	4a1f      	ldr	r2, [pc, #124]	@ (80018f4 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8001876:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001878:	481c      	ldr	r0, [pc, #112]	@ (80018ec <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 800187a:	f041 0101 	orr.w	r1, r1, #1
 800187e:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001880:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8001882:	6819      	ldr	r1, [r3, #0]
 8001884:	400a      	ands	r2, r1
 8001886:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001888:	6803      	ldr	r3, [r0, #0]
 800188a:	071b      	lsls	r3, r3, #28
 800188c:	d505      	bpl.n	800189a <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800188e:	6803      	ldr	r3, [r0, #0]
 8001890:	f023 030f 	bic.w	r3, r3, #15
 8001894:	f043 0307 	orr.w	r3, r3, #7
 8001898:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <SystemInit+0xa8>)
 800189c:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800189e:	4916      	ldr	r1, [pc, #88]	@ (80018f8 <SystemInit+0xb0>)
  RCC->PLLCKSELR = 0x02020200;
 80018a0:	4c16      	ldr	r4, [pc, #88]	@ (80018fc <SystemInit+0xb4>)
  RCC->PLLCFGR = 0x01FF0000;
 80018a2:	4817      	ldr	r0, [pc, #92]	@ (8001900 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 80018a4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80018a6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80018a8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80018aa:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80018ac:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80018ae:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80018b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80018b2:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80018b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80018b6:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80018b8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018ba:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018bc:	4c11      	ldr	r4, [pc, #68]	@ (8001904 <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 80018be:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018c2:	4911      	ldr	r1, [pc, #68]	@ (8001908 <SystemInit+0xc0>)
  RCC->CR &= 0xFFFBFFFFU;
 80018c4:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80018c6:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	4019      	ands	r1, r3
 80018cc:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80018d0:	d203      	bcs.n	80018da <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <SystemInit+0xc4>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018da:	4b0d      	ldr	r3, [pc, #52]	@ (8001910 <SystemInit+0xc8>)
 80018dc:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018e4:	601a      	str	r2, [r3, #0]
}
 80018e6:	4770      	bx	lr
 80018e8:	e000ed00 	.word	0xe000ed00
 80018ec:	52002000 	.word	0x52002000
 80018f0:	58024400 	.word	0x58024400
 80018f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80018f8:	01010280 	.word	0x01010280
 80018fc:	02020200 	.word	0x02020200
 8001900:	01ff0000 	.word	0x01ff0000
 8001904:	5c001000 	.word	0x5c001000
 8001908:	ffff0000 	.word	0xffff0000
 800190c:	51008000 	.word	0x51008000
 8001910:	52004000 	.word	0x52004000

08001914 <udp_echoserver_receive_callback>:
}

void udp_echoserver_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{

    ip_addr_copy(upcb->remote_ip, *addr);
 8001914:	490d      	ldr	r1, [pc, #52]	@ (800194c <udp_echoserver_receive_callback+0x38>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	6809      	ldr	r1, [r1, #0]
{
 800191a:	b510      	push	{r4, lr}
 800191c:	f8bd 0008 	ldrh.w	r0, [sp, #8]
        upcb->remote_port = port;


    if (p != NULL && p->len > 0) {
 8001920:	4614      	mov	r4, r2
    ip_addr_copy(upcb->remote_ip, *addr);
 8001922:	604b      	str	r3, [r1, #4]
        upcb->remote_port = port;
 8001924:	8288      	strh	r0, [r1, #20]
    if (p != NULL && p->len > 0) {
 8001926:	b10a      	cbz	r2, 800192c <udp_echoserver_receive_callback+0x18>
 8001928:	8952      	ldrh	r2, [r2, #10]
 800192a:	b922      	cbnz	r2, 8001936 <udp_echoserver_receive_callback+0x22>

        HAL_UART_Transmit(&huart2, (uint8_t *)response, length, 1000);
    }


    pbuf_free(p);
 800192c:	4620      	mov	r0, r4
}
 800192e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    pbuf_free(p);
 8001932:	f009 bd63 	b.w	800b3fc <pbuf_free>
        HAL_UART_Transmit(&huart2, (uint8_t *)response, length, 1000);
 8001936:	6861      	ldr	r1, [r4, #4]
 8001938:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800193c:	4804      	ldr	r0, [pc, #16]	@ (8001950 <udp_echoserver_receive_callback+0x3c>)
 800193e:	f005 fbb1 	bl	80070a4 <HAL_UART_Transmit>
    pbuf_free(p);
 8001942:	4620      	mov	r0, r4
}
 8001944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    pbuf_free(p);
 8001948:	f009 bd58 	b.w	800b3fc <pbuf_free>
 800194c:	240002ec 	.word	0x240002ec
 8001950:	24000208 	.word	0x24000208

08001954 <udp_echoserver_init>:
{
 8001954:	b510      	push	{r4, lr}
    upcb = udp_new();
 8001956:	4c0b      	ldr	r4, [pc, #44]	@ (8001984 <udp_echoserver_init+0x30>)
 8001958:	f00e fdc0 	bl	80104dc <udp_new>
 800195c:	6020      	str	r0, [r4, #0]
    if (upcb)
 800195e:	b180      	cbz	r0, 8001982 <udp_echoserver_init+0x2e>
        err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8001960:	2207      	movs	r2, #7
 8001962:	4909      	ldr	r1, [pc, #36]	@ (8001988 <udp_echoserver_init+0x34>)
 8001964:	f00e fbae 	bl	80100c4 <udp_bind>
        if(err == ERR_OK)
 8001968:	4602      	mov	r2, r0
 800196a:	b928      	cbnz	r0, 8001978 <udp_echoserver_init+0x24>
            udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 800196c:	6820      	ldr	r0, [r4, #0]
 800196e:	4907      	ldr	r1, [pc, #28]	@ (800198c <udp_echoserver_init+0x38>)
}
 8001970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8001974:	f00e bd68 	b.w	8010448 <udp_recv>
            udp_remove(upcb);
 8001978:	6820      	ldr	r0, [r4, #0]
 800197a:	f00e fd7f 	bl	801047c <udp_remove>
            upcb = NULL;
 800197e:	2300      	movs	r3, #0
 8001980:	6023      	str	r3, [r4, #0]
}
 8001982:	bd10      	pop	{r4, pc}
 8001984:	240002ec 	.word	0x240002ec
 8001988:	080157b4 	.word	0x080157b4
 800198c:	08001915 	.word	0x08001915

08001990 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{


	if(huart->Instance == USART2)
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <HAL_UARTEx_RxEventCallback+0x48>)
 8001992:	6802      	ldr	r2, [r0, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d000      	beq.n	800199a <HAL_UARTEx_RxEventCallback+0xa>
 8001998:	4770      	bx	lr
{
 800199a:	b510      	push	{r4, lr}
 800199c:	460c      	mov	r4, r1
	    {

	        struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT,Size, PBUF_RAM);
 800199e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80019a2:	2036      	movs	r0, #54	@ 0x36
 80019a4:	f009 fd9a 	bl	800b4dc <pbuf_alloc>



	            memcpy(p->payload, &data,Size);
 80019a8:	4622      	mov	r2, r4
 80019aa:	490c      	ldr	r1, [pc, #48]	@ (80019dc <HAL_UARTEx_RxEventCallback+0x4c>)
	        struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT,Size, PBUF_RAM);
 80019ac:	4604      	mov	r4, r0
	            memcpy(p->payload, &data,Size);
 80019ae:	6840      	ldr	r0, [r0, #4]
 80019b0:	f010 fc45 	bl	801223e <memcpy>


	            udp_sendto(upcb, p, &upcb->remote_ip, upcb->remote_port);
 80019b4:	4b0a      	ldr	r3, [pc, #40]	@ (80019e0 <HAL_UARTEx_RxEventCallback+0x50>)
 80019b6:	4621      	mov	r1, r4
 80019b8:	6818      	ldr	r0, [r3, #0]
 80019ba:	1d02      	adds	r2, r0, #4
 80019bc:	8a83      	ldrh	r3, [r0, #20]
 80019be:	f00e fcfd 	bl	80103bc <udp_sendto>


	            pbuf_free(p);
 80019c2:	4620      	mov	r0, r4
 80019c4:	f009 fd1a 	bl	800b3fc <pbuf_free>


        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 80019c8:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <HAL_UARTEx_RxEventCallback+0x54>)
 80019ca:	4904      	ldr	r1, [pc, #16]	@ (80019dc <HAL_UARTEx_RxEventCallback+0x4c>)
 80019cc:	4806      	ldr	r0, [pc, #24]	@ (80019e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80019ce:	881a      	ldrh	r2, [r3, #0]
    }
}
 80019d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        HAL_UARTEx_ReceiveToIdle_IT(&huart2, data, size);
 80019d4:	f005 bd90 	b.w	80074f8 <HAL_UARTEx_ReceiveToIdle_IT>
 80019d8:	40004400 	.word	0x40004400
 80019dc:	240000b0 	.word	0x240000b0
 80019e0:	240002ec 	.word	0x240002ec
 80019e4:	24000000 	.word	0x24000000
 80019e8:	24000208 	.word	0x24000208

080019ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80019ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019f0:	f7ff ff2a 	bl	8001848 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019f4:	480c      	ldr	r0, [pc, #48]	@ (8001a28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019f6:	490d      	ldr	r1, [pc, #52]	@ (8001a2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019fc:	e002      	b.n	8001a04 <LoopCopyDataInit>

080019fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a02:	3304      	adds	r3, #4

08001a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a08:	d3f9      	bcc.n	80019fe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8001a38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a10:	e001      	b.n	8001a16 <LoopFillZerobss>

08001a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a14:	3204      	adds	r2, #4

08001a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a18:	d3fb      	bcc.n	8001a12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a1a:	f010 fbe9 	bl	80121f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a1e:	f7ff fba1 	bl	8001164 <main>
  bx  lr
 8001a22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a24:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001a28:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001a2c:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8001a30:	08015aa4 	.word	0x08015aa4
  ldr r2, =_sbss
 8001a34:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8001a38:	2400bbe0 	.word	0x2400bbe0

08001a3c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a3c:	e7fe      	b.n	8001a3c <ADC3_IRQHandler>
	...

08001a40 <LAN8742_RegisterBusIO>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001a40:	b188      	cbz	r0, 8001a66 <LAN8742_RegisterBusIO+0x26>
 8001a42:	68ca      	ldr	r2, [r1, #12]
 8001a44:	b17a      	cbz	r2, 8001a66 <LAN8742_RegisterBusIO+0x26>
{
 8001a46:	b430      	push	{r4, r5}
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001a48:	688c      	ldr	r4, [r1, #8]
 8001a4a:	b17c      	cbz	r4, 8001a6c <LAN8742_RegisterBusIO+0x2c>
 8001a4c:	690d      	ldr	r5, [r1, #16]
 8001a4e:	b16d      	cbz	r5, 8001a6c <LAN8742_RegisterBusIO+0x2c>
 8001a50:	4603      	mov	r3, r0
  {
    return LAN8742_STATUS_ERROR;
  }

  pObj->IO.Init = ioctx->Init;
 8001a52:	e9d1 0100 	ldrd	r0, r1, [r1]
  pObj->IO.DeInit = ioctx->DeInit;
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001a56:	615a      	str	r2, [r3, #20]
  pObj->IO.Init = ioctx->Init;
 8001a58:	6098      	str	r0, [r3, #8]
  pObj->IO.WriteReg = ioctx->WriteReg;
  pObj->IO.GetTick = ioctx->GetTick;

  return LAN8742_STATUS_OK;
 8001a5a:	2000      	movs	r0, #0
  pObj->IO.GetTick = ioctx->GetTick;
 8001a5c:	619d      	str	r5, [r3, #24]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001a5e:	e9c3 1403 	strd	r1, r4, [r3, #12]
}
 8001a62:	bc30      	pop	{r4, r5}
 8001a64:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 8001a66:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001a6a:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	e7f7      	b.n	8001a62 <LAN8742_RegisterBusIO+0x22>
 8001a72:	bf00      	nop

08001a74 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001a74:	b570      	push	{r4, r5, r6, lr}
   uint32_t regvalue = 0, addr = 0;
 8001a76:	2300      	movs	r3, #0
 {
 8001a78:	b082      	sub	sp, #8
   int32_t status = LAN8742_STATUS_OK;

   if(pObj->Is_Initialized == 0)
 8001a7a:	6844      	ldr	r4, [r0, #4]
   uint32_t regvalue = 0, addr = 0;
 8001a7c:	9301      	str	r3, [sp, #4]
   if(pObj->Is_Initialized == 0)
 8001a7e:	b11c      	cbz	r4, 8001a88 <LAN8742_Init+0x14>
   int32_t status = LAN8742_STATUS_OK;
 8001a80:	2600      	movs	r6, #0
       pObj->Is_Initialized = 1;
     }
   }

   return status;
 }
 8001a82:	4630      	mov	r0, r6
 8001a84:	b002      	add	sp, #8
 8001a86:	bd70      	pop	{r4, r5, r6, pc}
     if(pObj->IO.Init != 0)
 8001a88:	6883      	ldr	r3, [r0, #8]
 8001a8a:	4605      	mov	r5, r0
 8001a8c:	b103      	cbz	r3, 8001a90 <LAN8742_Init+0x1c>
       pObj->IO.Init();
 8001a8e:	4798      	blx	r3
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001a90:	2320      	movs	r3, #32
   int32_t status = LAN8742_STATUS_OK;
 8001a92:	2600      	movs	r6, #0
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001a94:	602b      	str	r3, [r5, #0]
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a96:	e007      	b.n	8001aa8 <LAN8742_Init+0x34>
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001a98:	9b01      	ldr	r3, [sp, #4]
 8001a9a:	f003 031f 	and.w	r3, r3, #31
 8001a9e:	42a3      	cmp	r3, r4
 8001aa0:	d015      	beq.n	8001ace <LAN8742_Init+0x5a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001aa2:	3401      	adds	r4, #1
 8001aa4:	2c20      	cmp	r4, #32
 8001aa6:	d00b      	beq.n	8001ac0 <LAN8742_Init+0x4c>
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	696b      	ldr	r3, [r5, #20]
 8001aac:	aa01      	add	r2, sp, #4
 8001aae:	2112      	movs	r1, #18
 8001ab0:	4798      	blx	r3
 8001ab2:	2800      	cmp	r0, #0
 8001ab4:	daf0      	bge.n	8001a98 <LAN8742_Init+0x24>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001ab6:	3401      	adds	r4, #1
         status = LAN8742_STATUS_READ_ERROR;
 8001ab8:	f06f 0604 	mvn.w	r6, #4
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001abc:	2c20      	cmp	r4, #32
 8001abe:	d1f3      	bne.n	8001aa8 <LAN8742_Init+0x34>
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001ac0:	682b      	ldr	r3, [r5, #0]
 8001ac2:	2b1f      	cmp	r3, #31
 8001ac4:	d807      	bhi.n	8001ad6 <LAN8742_Init+0x62>
     if(status == LAN8742_STATUS_OK)
 8001ac6:	b11e      	cbz	r6, 8001ad0 <LAN8742_Init+0x5c>
 }
 8001ac8:	4630      	mov	r0, r6
 8001aca:	b002      	add	sp, #8
 8001acc:	bd70      	pop	{r4, r5, r6, pc}
         pObj->DevAddr = addr;
 8001ace:	602c      	str	r4, [r5, #0]
       pObj->Is_Initialized = 1;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	606b      	str	r3, [r5, #4]
 8001ad4:	e7d4      	b.n	8001a80 <LAN8742_Init+0xc>
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001ad6:	f06f 0602 	mvn.w	r6, #2
   return status;
 8001ada:	e7d2      	b.n	8001a82 <LAN8742_Init+0xe>

08001adc <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001adc:	b530      	push	{r4, r5, lr}
  uint32_t readval = 0;
 8001ade:	2500      	movs	r5, #0
{
 8001ae0:	b083      	sub	sp, #12

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001ae2:	6943      	ldr	r3, [r0, #20]
{
 8001ae4:	4604      	mov	r4, r0
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001ae6:	aa01      	add	r2, sp, #4
 8001ae8:	2101      	movs	r1, #1
 8001aea:	6800      	ldr	r0, [r0, #0]
  uint32_t readval = 0;
 8001aec:	9501      	str	r5, [sp, #4]
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001aee:	4798      	blx	r3
 8001af0:	42a8      	cmp	r0, r5
 8001af2:	db3d      	blt.n	8001b70 <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001af4:	6963      	ldr	r3, [r4, #20]
 8001af6:	aa01      	add	r2, sp, #4
 8001af8:	2101      	movs	r1, #1
 8001afa:	6820      	ldr	r0, [r4, #0]
 8001afc:	4798      	blx	r3
 8001afe:	2800      	cmp	r0, #0
 8001b00:	db36      	blt.n	8001b70 <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001b02:	9b01      	ldr	r3, [sp, #4]
 8001b04:	075b      	lsls	r3, r3, #29
 8001b06:	d52a      	bpl.n	8001b5e <LAN8742_GetLinkState+0x82>
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001b08:	6963      	ldr	r3, [r4, #20]
 8001b0a:	aa01      	add	r2, sp, #4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	6820      	ldr	r0, [r4, #0]
 8001b10:	4798      	blx	r3
 8001b12:	2800      	cmp	r0, #0
 8001b14:	db2c      	blt.n	8001b70 <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001b16:	9b01      	ldr	r3, [sp, #4]
 8001b18:	04dd      	lsls	r5, r3, #19
 8001b1a:	d514      	bpl.n	8001b46 <LAN8742_GetLinkState+0x6a>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001b1c:	6963      	ldr	r3, [r4, #20]
 8001b1e:	aa01      	add	r2, sp, #4
 8001b20:	211f      	movs	r1, #31
 8001b22:	6820      	ldr	r0, [r4, #0]
 8001b24:	4798      	blx	r3
 8001b26:	2800      	cmp	r0, #0
 8001b28:	db22      	blt.n	8001b70 <LAN8742_GetLinkState+0x94>
    {
      return LAN8742_STATUS_READ_ERROR;
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001b2a:	9b01      	ldr	r3, [sp, #4]
 8001b2c:	04da      	lsls	r2, r3, #19
 8001b2e:	d51d      	bpl.n	8001b6c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001b30:	f003 031c 	and.w	r3, r3, #28
 8001b34:	2b18      	cmp	r3, #24
 8001b36:	d017      	beq.n	8001b68 <LAN8742_GetLinkState+0x8c>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d013      	beq.n	8001b64 <LAN8742_GetLinkState+0x88>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001b3c:	2b14      	cmp	r3, #20
 8001b3e:	d10b      	bne.n	8001b58 <LAN8742_GetLinkState+0x7c>
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001b40:	2004      	movs	r0, #4
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }
  }
}
 8001b42:	b003      	add	sp, #12
 8001b44:	bd30      	pop	{r4, r5, pc}
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001b46:	f403 5204 	and.w	r2, r3, #8448	@ 0x2100
 8001b4a:	f5b2 5f04 	cmp.w	r2, #8448	@ 0x2100
 8001b4e:	d00b      	beq.n	8001b68 <LAN8742_GetLinkState+0x8c>
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001b50:	0498      	lsls	r0, r3, #18
 8001b52:	d407      	bmi.n	8001b64 <LAN8742_GetLinkState+0x88>
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001b54:	05d9      	lsls	r1, r3, #23
 8001b56:	d4f3      	bmi.n	8001b40 <LAN8742_GetLinkState+0x64>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001b58:	2005      	movs	r0, #5
}
 8001b5a:	b003      	add	sp, #12
 8001b5c:	bd30      	pop	{r4, r5, pc}
    return LAN8742_STATUS_LINK_DOWN;
 8001b5e:	2001      	movs	r0, #1
}
 8001b60:	b003      	add	sp, #12
 8001b62:	bd30      	pop	{r4, r5, pc}
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001b64:	2003      	movs	r0, #3
 8001b66:	e7f8      	b.n	8001b5a <LAN8742_GetLinkState+0x7e>
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001b68:	2002      	movs	r0, #2
 8001b6a:	e7f6      	b.n	8001b5a <LAN8742_GetLinkState+0x7e>
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001b6c:	2006      	movs	r0, #6
 8001b6e:	e7f4      	b.n	8001b5a <LAN8742_GetLinkState+0x7e>
    return LAN8742_STATUS_READ_ERROR;
 8001b70:	f06f 0004 	mvn.w	r0, #4
 8001b74:	e7f1      	b.n	8001b5a <LAN8742_GetLinkState+0x7e>
 8001b76:	bf00      	nop

08001b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b78:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7a:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b7c:	4c12      	ldr	r4, [pc, #72]	@ (8001bc8 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7e:	f000 f84d 	bl	8001c1c <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b82:	f002 fe6d 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <HAL_Init+0x54>)
 8001b88:	4911      	ldr	r1, [pc, #68]	@ (8001bd0 <HAL_Init+0x58>)
 8001b8a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b8c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b8e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b92:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b96:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b98:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b9a:	f002 021f 	and.w	r2, r2, #31
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b9e:	490d      	ldr	r1, [pc, #52]	@ (8001bd4 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ba0:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ba4:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ba6:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001baa:	6008      	str	r0, [r1, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bac:	2001      	movs	r0, #1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001bae:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bb0:	f7ff fd70 	bl	8001694 <HAL_InitTick>
 8001bb4:	b110      	cbz	r0, 8001bbc <HAL_Init+0x44>
  {
    return HAL_ERROR;
 8001bb6:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8001bb8:	4620      	mov	r0, r4
 8001bba:	bd10      	pop	{r4, pc}
 8001bbc:	4604      	mov	r4, r0
  HAL_MspInit();
 8001bbe:	f7ff fc91 	bl	80014e4 <HAL_MspInit>
}
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	bd10      	pop	{r4, pc}
 8001bc6:	bf00      	nop
 8001bc8:	24000004 	.word	0x24000004
 8001bcc:	58024400 	.word	0x58024400
 8001bd0:	08013698 	.word	0x08013698
 8001bd4:	24000008 	.word	0x24000008

08001bd8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001bd8:	4a03      	ldr	r2, [pc, #12]	@ (8001be8 <HAL_IncTick+0x10>)
 8001bda:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <HAL_IncTick+0x14>)
 8001bdc:	6811      	ldr	r1, [r2, #0]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	440b      	add	r3, r1
 8001be2:	6013      	str	r3, [r2, #0]
}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	240002f0 	.word	0x240002f0
 8001bec:	2400000c 	.word	0x2400000c

08001bf0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001bf0:	4b01      	ldr	r3, [pc, #4]	@ (8001bf8 <HAL_GetTick+0x8>)
 8001bf2:	6818      	ldr	r0, [r3, #0]
}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	240002f0 	.word	0x240002f0

08001bfc <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001bfc:	4b01      	ldr	r3, [pc, #4]	@ (8001c04 <HAL_GetREVID+0x8>)
 8001bfe:	6818      	ldr	r0, [r3, #0]
}
 8001c00:	0c00      	lsrs	r0, r0, #16
 8001c02:	4770      	bx	lr
 8001c04:	5c001000 	.word	0x5c001000

08001c08 <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001c08:	4a03      	ldr	r2, [pc, #12]	@ (8001c18 <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 8001c0a:	6853      	ldr	r3, [r2, #4]
 8001c0c:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8001c10:	4303      	orrs	r3, r0
 8001c12:	6053      	str	r3, [r2, #4]
}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	58000400 	.word	0x58000400

08001c1c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c1c:	4906      	ldr	r1, [pc, #24]	@ (8001c38 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c1e:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c22:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8001c24:	4b05      	ldr	r3, [pc, #20]	@ (8001c3c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c26:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c28:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2c:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c30:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8001c32:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001c34:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c36:	4770      	bx	lr
 8001c38:	e000ed00 	.word	0xe000ed00
 8001c3c:	05fa0000 	.word	0x05fa0000

08001c40 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c40:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <HAL_NVIC_SetPriority+0x6c>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c48:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4a:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c52:	f1be 0f04 	cmp.w	lr, #4
 8001c56:	bf28      	it	cs
 8001c58:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5c:	f1bc 0f06 	cmp.w	ip, #6
 8001c60:	d91a      	bls.n	8001c98 <HAL_NVIC_SetPriority+0x58>
 8001c62:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	fa03 f30c 	lsl.w	r3, r3, ip
 8001c6e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8001c76:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c78:	fa03 f30e 	lsl.w	r3, r3, lr
 8001c7c:	ea21 0303 	bic.w	r3, r1, r3
 8001c80:	fa03 f30c 	lsl.w	r3, r3, ip
 8001c84:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c88:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c8c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001c8e:	db06      	blt.n	8001c9e <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c90:	4a07      	ldr	r2, [pc, #28]	@ (8001cb0 <HAL_NVIC_SetPriority+0x70>)
 8001c92:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c94:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c98:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9a:	4694      	mov	ip, r2
 8001c9c:	e7e9      	b.n	8001c72 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9e:	f000 000f 	and.w	r0, r0, #15
 8001ca2:	4a04      	ldr	r2, [pc, #16]	@ (8001cb4 <HAL_NVIC_SetPriority+0x74>)
 8001ca4:	5413      	strb	r3, [r2, r0]
 8001ca6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00
 8001cb0:	e000e400 	.word	0xe000e400
 8001cb4:	e000ed14 	.word	0xe000ed14

08001cb8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001cb8:	2800      	cmp	r0, #0
 8001cba:	db07      	blt.n	8001ccc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	f000 011f 	and.w	r1, r0, #31
 8001cc2:	4a03      	ldr	r2, [pc, #12]	@ (8001cd0 <HAL_NVIC_EnableIRQ+0x18>)
 8001cc4:	0940      	lsrs	r0, r0, #5
 8001cc6:	408b      	lsls	r3, r1
 8001cc8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000e100 	.word	0xe000e100

08001cd4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001cd4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cd8:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001cda:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cde:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001ce2:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 8001ce4:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	e000ed00 	.word	0xe000ed00

08001cf0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001cf0:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_MPU_Enable+0x1c>)
 8001cf2:	f040 0001 	orr.w	r0, r0, #1
 8001cf6:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001cfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cfc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d00:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001d06:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d0a:	4770      	bx	lr
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001d10:	4a16      	ldr	r2, [pc, #88]	@ (8001d6c <HAL_MPU_ConfigRegion+0x5c>)
 8001d12:	7843      	ldrb	r3, [r0, #1]
 8001d14:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001d18:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8001d1c:	f023 0301 	bic.w	r3, r3, #1
 8001d20:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001d24:	6843      	ldr	r3, [r0, #4]
 8001d26:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d2a:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d2c:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d30:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001d32:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d34:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d38:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d3c:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d3e:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d40:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d44:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d48:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d4c:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d4e:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d52:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001d5a:	7a01      	ldrb	r1, [r0, #8]
 8001d5c:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8001d60:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d64:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d70:	4936      	ldr	r1, [pc, #216]	@ (8001e4c <DMA_CalcBaseAndBitshift+0xdc>)
{
 8001d72:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d74:	6803      	ldr	r3, [r0, #0]
 8001d76:	428b      	cmp	r3, r1
 8001d78:	d033      	beq.n	8001de2 <DMA_CalcBaseAndBitshift+0x72>
 8001d7a:	3118      	adds	r1, #24
 8001d7c:	1a59      	subs	r1, r3, r1
 8001d7e:	fab1 f181 	clz	r1, r1
 8001d82:	0949      	lsrs	r1, r1, #5
 8001d84:	bb69      	cbnz	r1, 8001de2 <DMA_CalcBaseAndBitshift+0x72>
 8001d86:	4832      	ldr	r0, [pc, #200]	@ (8001e50 <DMA_CalcBaseAndBitshift+0xe0>)
 8001d88:	4283      	cmp	r3, r0
 8001d8a:	d03e      	beq.n	8001e0a <DMA_CalcBaseAndBitshift+0x9a>
 8001d8c:	3018      	adds	r0, #24
 8001d8e:	4283      	cmp	r3, r0
 8001d90:	d03e      	beq.n	8001e10 <DMA_CalcBaseAndBitshift+0xa0>
 8001d92:	3018      	adds	r0, #24
 8001d94:	4283      	cmp	r3, r0
 8001d96:	d034      	beq.n	8001e02 <DMA_CalcBaseAndBitshift+0x92>
 8001d98:	3018      	adds	r0, #24
 8001d9a:	4283      	cmp	r3, r0
 8001d9c:	d03b      	beq.n	8001e16 <DMA_CalcBaseAndBitshift+0xa6>
 8001d9e:	3018      	adds	r0, #24
 8001da0:	4283      	cmp	r3, r0
 8001da2:	d03e      	beq.n	8001e22 <DMA_CalcBaseAndBitshift+0xb2>
 8001da4:	3018      	adds	r0, #24
 8001da6:	4283      	cmp	r3, r0
 8001da8:	d02a      	beq.n	8001e00 <DMA_CalcBaseAndBitshift+0x90>
 8001daa:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8001dae:	4283      	cmp	r3, r0
 8001db0:	d035      	beq.n	8001e1e <DMA_CalcBaseAndBitshift+0xae>
 8001db2:	4928      	ldr	r1, [pc, #160]	@ (8001e54 <DMA_CalcBaseAndBitshift+0xe4>)
 8001db4:	428b      	cmp	r3, r1
 8001db6:	d031      	beq.n	8001e1c <DMA_CalcBaseAndBitshift+0xac>
 8001db8:	3118      	adds	r1, #24
 8001dba:	428b      	cmp	r3, r1
 8001dbc:	d034      	beq.n	8001e28 <DMA_CalcBaseAndBitshift+0xb8>
 8001dbe:	3118      	adds	r1, #24
 8001dc0:	428b      	cmp	r3, r1
 8001dc2:	d034      	beq.n	8001e2e <DMA_CalcBaseAndBitshift+0xbe>
 8001dc4:	3118      	adds	r1, #24
 8001dc6:	428b      	cmp	r3, r1
 8001dc8:	d034      	beq.n	8001e34 <DMA_CalcBaseAndBitshift+0xc4>
 8001dca:	3118      	adds	r1, #24
 8001dcc:	428b      	cmp	r3, r1
 8001dce:	d034      	beq.n	8001e3a <DMA_CalcBaseAndBitshift+0xca>
 8001dd0:	3118      	adds	r1, #24
 8001dd2:	428b      	cmp	r3, r1
 8001dd4:	d034      	beq.n	8001e40 <DMA_CalcBaseAndBitshift+0xd0>
 8001dd6:	3118      	adds	r1, #24
 8001dd8:	428b      	cmp	r3, r1
 8001dda:	d034      	beq.n	8001e46 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8001ddc:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8001de0:	e011      	b.n	8001e06 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	491c      	ldr	r1, [pc, #112]	@ (8001e58 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001de6:	481d      	ldr	r0, [pc, #116]	@ (8001e5c <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001de8:	3b10      	subs	r3, #16
 8001dea:	fba1 1303 	umull	r1, r3, r1, r3
{
 8001dee:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001df0:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001df2:	4c1b      	ldr	r4, [pc, #108]	@ (8001e60 <DMA_CalcBaseAndBitshift+0xf0>)
 8001df4:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8001df6:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8001dfa:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8001dfe:	4770      	bx	lr
 8001e00:	2116      	movs	r1, #22
 8001e02:	4818      	ldr	r0, [pc, #96]	@ (8001e64 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001e04:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8001e06:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8001e08:	4770      	bx	lr
 8001e0a:	2110      	movs	r1, #16
 8001e0c:	4813      	ldr	r0, [pc, #76]	@ (8001e5c <DMA_CalcBaseAndBitshift+0xec>)
 8001e0e:	e7f9      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e10:	2116      	movs	r1, #22
 8001e12:	4812      	ldr	r0, [pc, #72]	@ (8001e5c <DMA_CalcBaseAndBitshift+0xec>)
 8001e14:	e7f6      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e16:	2106      	movs	r1, #6
 8001e18:	4812      	ldr	r0, [pc, #72]	@ (8001e64 <DMA_CalcBaseAndBitshift+0xf4>)
 8001e1a:	e7f3      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e1c:	2106      	movs	r1, #6
 8001e1e:	4812      	ldr	r0, [pc, #72]	@ (8001e68 <DMA_CalcBaseAndBitshift+0xf8>)
 8001e20:	e7f0      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e22:	2110      	movs	r1, #16
 8001e24:	480f      	ldr	r0, [pc, #60]	@ (8001e64 <DMA_CalcBaseAndBitshift+0xf4>)
 8001e26:	e7ed      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e28:	2110      	movs	r1, #16
 8001e2a:	480f      	ldr	r0, [pc, #60]	@ (8001e68 <DMA_CalcBaseAndBitshift+0xf8>)
 8001e2c:	e7ea      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e2e:	2116      	movs	r1, #22
 8001e30:	480d      	ldr	r0, [pc, #52]	@ (8001e68 <DMA_CalcBaseAndBitshift+0xf8>)
 8001e32:	e7e7      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e34:	2100      	movs	r1, #0
 8001e36:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <DMA_CalcBaseAndBitshift+0xfc>)
 8001e38:	e7e4      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e3a:	2106      	movs	r1, #6
 8001e3c:	480b      	ldr	r0, [pc, #44]	@ (8001e6c <DMA_CalcBaseAndBitshift+0xfc>)
 8001e3e:	e7e1      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e40:	2110      	movs	r1, #16
 8001e42:	480a      	ldr	r0, [pc, #40]	@ (8001e6c <DMA_CalcBaseAndBitshift+0xfc>)
 8001e44:	e7de      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e46:	2116      	movs	r1, #22
 8001e48:	4808      	ldr	r0, [pc, #32]	@ (8001e6c <DMA_CalcBaseAndBitshift+0xfc>)
 8001e4a:	e7db      	b.n	8001e04 <DMA_CalcBaseAndBitshift+0x94>
 8001e4c:	40020010 	.word	0x40020010
 8001e50:	40020040 	.word	0x40020040
 8001e54:	40020428 	.word	0x40020428
 8001e58:	aaaaaaab 	.word	0xaaaaaaab
 8001e5c:	40020000 	.word	0x40020000
 8001e60:	080136a8 	.word	0x080136a8
 8001e64:	40020004 	.word	0x40020004
 8001e68:	40020400 	.word	0x40020400
 8001e6c:	40020404 	.word	0x40020404

08001e70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8001e70:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001e72:	4b27      	ldr	r3, [pc, #156]	@ (8001f10 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8001e74:	4927      	ldr	r1, [pc, #156]	@ (8001f14 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8001e76:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001e78:	4d27      	ldr	r5, [pc, #156]	@ (8001f18 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8001e7a:	4c28      	ldr	r4, [pc, #160]	@ (8001f1c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8001e7c:	42aa      	cmp	r2, r5
 8001e7e:	bf18      	it	ne
 8001e80:	429a      	cmpne	r2, r3
 8001e82:	bf0c      	ite	eq
 8001e84:	2301      	moveq	r3, #1
 8001e86:	2300      	movne	r3, #0
 8001e88:	428a      	cmp	r2, r1
 8001e8a:	bf08      	it	eq
 8001e8c:	f043 0301 	orreq.w	r3, r3, #1
 8001e90:	3128      	adds	r1, #40	@ 0x28
 8001e92:	42a2      	cmp	r2, r4
 8001e94:	bf08      	it	eq
 8001e96:	f043 0301 	orreq.w	r3, r3, #1
 8001e9a:	3428      	adds	r4, #40	@ 0x28
 8001e9c:	428a      	cmp	r2, r1
 8001e9e:	bf08      	it	eq
 8001ea0:	f043 0301 	orreq.w	r3, r3, #1
 8001ea4:	3128      	adds	r1, #40	@ 0x28
 8001ea6:	42a2      	cmp	r2, r4
 8001ea8:	bf08      	it	eq
 8001eaa:	f043 0301 	orreq.w	r3, r3, #1
 8001eae:	428a      	cmp	r2, r1
 8001eb0:	bf08      	it	eq
 8001eb2:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001eb6:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001eb8:	b913      	cbnz	r3, 8001ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8001eba:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d112      	bne.n	8001ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001ec0:	f1a1 0308 	sub.w	r3, r1, #8
 8001ec4:	4917      	ldr	r1, [pc, #92]	@ (8001f24 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001ec6:	4a18      	ldr	r2, [pc, #96]	@ (8001f28 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001ec8:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001ecc:	2101      	movs	r1, #1
 8001ece:	4c17      	ldr	r4, [pc, #92]	@ (8001f2c <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001ed0:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001ed4:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001ed8:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001eda:	4099      	lsls	r1, r3
 8001edc:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8001ede:	e9c0 2418 	strd	r2, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8001ee2:	bc30      	pop	{r4, r5}
 8001ee4:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001ee6:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001eea:	4911      	ldr	r1, [pc, #68]	@ (8001f30 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001eec:	4c11      	ldr	r4, [pc, #68]	@ (8001f34 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001eee:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001ef0:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001ef4:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001ef6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001efa:	d800      	bhi.n	8001efe <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8001efc:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001efe:	4a0e      	ldr	r2, [pc, #56]	@ (8001f38 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001f00:	f003 041f 	and.w	r4, r3, #31
 8001f04:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001f06:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001f08:	40a1      	lsls	r1, r4
 8001f0a:	4c0c      	ldr	r4, [pc, #48]	@ (8001f3c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001f0c:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001f0e:	e7e5      	b.n	8001edc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8001f10:	58025408 	.word	0x58025408
 8001f14:	58025430 	.word	0x58025430
 8001f18:	5802541c 	.word	0x5802541c
 8001f1c:	58025444 	.word	0x58025444
 8001f20:	58025494 	.word	0x58025494
 8001f24:	cccccccd 	.word	0xcccccccd
 8001f28:	16009600 	.word	0x16009600
 8001f2c:	58025880 	.word	0x58025880
 8001f30:	bffdfbf0 	.word	0xbffdfbf0
 8001f34:	aaaaaaab 	.word	0xaaaaaaab
 8001f38:	10008200 	.word	0x10008200
 8001f3c:	40020880 	.word	0x40020880

08001f40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001f40:	f890 c004 	ldrb.w	ip, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8001f44:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001f48:	2907      	cmp	r1, #7
 8001f4a:	d833      	bhi.n	8001fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x74>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001f4c:	6802      	ldr	r2, [r0, #0]
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x80>)
{
 8001f50:	b410      	push	{r4}
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001f52:	4c1c      	ldr	r4, [pc, #112]	@ (8001fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x84>)
 8001f54:	42a2      	cmp	r2, r4
 8001f56:	bf18      	it	ne
 8001f58:	429a      	cmpne	r2, r3
 8001f5a:	f104 0414 	add.w	r4, r4, #20
 8001f5e:	bf0c      	ite	eq
 8001f60:	2301      	moveq	r3, #1
 8001f62:	2300      	movne	r3, #0
 8001f64:	42a2      	cmp	r2, r4
 8001f66:	bf08      	it	eq
 8001f68:	f043 0301 	orreq.w	r3, r3, #1
 8001f6c:	3414      	adds	r4, #20
 8001f6e:	42a2      	cmp	r2, r4
 8001f70:	bf08      	it	eq
 8001f72:	f043 0301 	orreq.w	r3, r3, #1
 8001f76:	3414      	adds	r4, #20
 8001f78:	42a2      	cmp	r2, r4
 8001f7a:	bf08      	it	eq
 8001f7c:	f043 0301 	orreq.w	r3, r3, #1
 8001f80:	3414      	adds	r4, #20
 8001f82:	42a2      	cmp	r2, r4
 8001f84:	bf08      	it	eq
 8001f86:	f043 0301 	orreq.w	r3, r3, #1
 8001f8a:	3414      	adds	r4, #20
 8001f8c:	42a2      	cmp	r2, r4
 8001f8e:	bf08      	it	eq
 8001f90:	f043 0301 	orreq.w	r3, r3, #1
 8001f94:	b913      	cbnz	r3, 8001f9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x88>)
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d10c      	bne.n	8001fb6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x76>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8001f9e:	4c0c      	ldr	r4, [pc, #48]	@ (8001fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x90>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001fa0:	4463      	add	r3, ip
 8001fa2:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	408a      	lsls	r2, r1
 8001fa8:	e9c0 341b 	strd	r3, r4, [r0, #108]	@ 0x6c
 8001fac:	6742      	str	r2, [r0, #116]	@ 0x74
  }
}
 8001fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	4770      	bx	lr
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001fb6:	4b07      	ldr	r3, [pc, #28]	@ (8001fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x94>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001fb8:	4c07      	ldr	r4, [pc, #28]	@ (8001fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x98>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001fba:	4463      	add	r3, ip
 8001fbc:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001fbe:	e7f1      	b.n	8001fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>
 8001fc0:	58025408 	.word	0x58025408
 8001fc4:	5802541c 	.word	0x5802541c
 8001fc8:	58025494 	.word	0x58025494
 8001fcc:	1600963f 	.word	0x1600963f
 8001fd0:	58025940 	.word	0x58025940
 8001fd4:	1000823f 	.word	0x1000823f
 8001fd8:	40020940 	.word	0x40020940

08001fdc <HAL_DMA_Init>:
{
 8001fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fde:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8001fe0:	f7ff fe06 	bl	8001bf0 <HAL_GetTick>
  if(hdma == NULL)
 8001fe4:	2d00      	cmp	r5, #0
 8001fe6:	f000 81a6 	beq.w	8002336 <HAL_DMA_Init+0x35a>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001fea:	682c      	ldr	r4, [r5, #0]
 8001fec:	4606      	mov	r6, r0
 8001fee:	4b50      	ldr	r3, [pc, #320]	@ (8002130 <HAL_DMA_Init+0x154>)
 8001ff0:	429c      	cmp	r4, r3
 8001ff2:	f000 8092 	beq.w	800211a <HAL_DMA_Init+0x13e>
 8001ff6:	3318      	adds	r3, #24
 8001ff8:	429c      	cmp	r4, r3
 8001ffa:	f000 808e 	beq.w	800211a <HAL_DMA_Init+0x13e>
 8001ffe:	3318      	adds	r3, #24
 8002000:	429c      	cmp	r4, r3
 8002002:	f000 808a 	beq.w	800211a <HAL_DMA_Init+0x13e>
 8002006:	3318      	adds	r3, #24
 8002008:	429c      	cmp	r4, r3
 800200a:	f000 8086 	beq.w	800211a <HAL_DMA_Init+0x13e>
 800200e:	3318      	adds	r3, #24
 8002010:	429c      	cmp	r4, r3
 8002012:	f000 8082 	beq.w	800211a <HAL_DMA_Init+0x13e>
 8002016:	3318      	adds	r3, #24
 8002018:	429c      	cmp	r4, r3
 800201a:	d07e      	beq.n	800211a <HAL_DMA_Init+0x13e>
 800201c:	3318      	adds	r3, #24
 800201e:	429c      	cmp	r4, r3
 8002020:	d07b      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002022:	3318      	adds	r3, #24
 8002024:	429c      	cmp	r4, r3
 8002026:	d078      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002028:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800202c:	429c      	cmp	r4, r3
 800202e:	d074      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002030:	3318      	adds	r3, #24
 8002032:	429c      	cmp	r4, r3
 8002034:	d071      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002036:	3318      	adds	r3, #24
 8002038:	429c      	cmp	r4, r3
 800203a:	d06e      	beq.n	800211a <HAL_DMA_Init+0x13e>
 800203c:	3318      	adds	r3, #24
 800203e:	429c      	cmp	r4, r3
 8002040:	d06b      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002042:	3318      	adds	r3, #24
 8002044:	429c      	cmp	r4, r3
 8002046:	d068      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002048:	3318      	adds	r3, #24
 800204a:	429c      	cmp	r4, r3
 800204c:	d065      	beq.n	800211a <HAL_DMA_Init+0x13e>
 800204e:	3318      	adds	r3, #24
 8002050:	429c      	cmp	r4, r3
 8002052:	d062      	beq.n	800211a <HAL_DMA_Init+0x13e>
 8002054:	3318      	adds	r3, #24
 8002056:	429c      	cmp	r4, r3
 8002058:	d05f      	beq.n	800211a <HAL_DMA_Init+0x13e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800205a:	4b36      	ldr	r3, [pc, #216]	@ (8002134 <HAL_DMA_Init+0x158>)
 800205c:	4936      	ldr	r1, [pc, #216]	@ (8002138 <HAL_DMA_Init+0x15c>)
 800205e:	4a37      	ldr	r2, [pc, #220]	@ (800213c <HAL_DMA_Init+0x160>)
 8002060:	428c      	cmp	r4, r1
 8002062:	bf18      	it	ne
 8002064:	429c      	cmpne	r4, r3
 8002066:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 800206a:	bf0c      	ite	eq
 800206c:	2301      	moveq	r3, #1
 800206e:	2300      	movne	r3, #0
 8002070:	4294      	cmp	r4, r2
 8002072:	bf08      	it	eq
 8002074:	f043 0301 	orreq.w	r3, r3, #1
 8002078:	3228      	adds	r2, #40	@ 0x28
 800207a:	428c      	cmp	r4, r1
 800207c:	bf08      	it	eq
 800207e:	f043 0301 	orreq.w	r3, r3, #1
 8002082:	3128      	adds	r1, #40	@ 0x28
 8002084:	4294      	cmp	r4, r2
 8002086:	bf08      	it	eq
 8002088:	f043 0301 	orreq.w	r3, r3, #1
 800208c:	3228      	adds	r2, #40	@ 0x28
 800208e:	428c      	cmp	r4, r1
 8002090:	bf08      	it	eq
 8002092:	f043 0301 	orreq.w	r3, r3, #1
 8002096:	4294      	cmp	r4, r2
 8002098:	bf08      	it	eq
 800209a:	f043 0301 	orreq.w	r3, r3, #1
 800209e:	b91b      	cbnz	r3, 80020a8 <HAL_DMA_Init+0xcc>
 80020a0:	4b27      	ldr	r3, [pc, #156]	@ (8002140 <HAL_DMA_Init+0x164>)
 80020a2:	429c      	cmp	r4, r3
 80020a4:	f040 8191 	bne.w	80023ca <HAL_DMA_Init+0x3ee>
    __HAL_UNLOCK(hdma);
 80020a8:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80020aa:	2202      	movs	r2, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80020ac:	4825      	ldr	r0, [pc, #148]	@ (8002144 <HAL_DMA_Init+0x168>)
    hdma->State = HAL_DMA_STATE_BUSY;
 80020ae:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80020b2:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80020b6:	6823      	ldr	r3, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80020b8:	4018      	ands	r0, r3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020ba:	68ab      	ldr	r3, [r5, #8]
 80020bc:	2b40      	cmp	r3, #64	@ 0x40
 80020be:	f000 8182 	beq.w	80023c6 <HAL_DMA_Init+0x3ea>
 80020c2:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80020c6:	fab3 f383 	clz	r3, r3
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	0399      	lsls	r1, r3, #14
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80020ce:	6a2e      	ldr	r6, [r5, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020d0:	e9d5 2303 	ldrd	r2, r3, [r5, #12]
 80020d4:	08db      	lsrs	r3, r3, #3
 80020d6:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020da:	696a      	ldr	r2, [r5, #20]
 80020dc:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80020e0:	69aa      	ldr	r2, [r5, #24]
 80020e2:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80020e6:	69ea      	ldr	r2, [r5, #28]
 80020e8:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80020ec:	4a16      	ldr	r2, [pc, #88]	@ (8002148 <HAL_DMA_Init+0x16c>)
 80020ee:	ea43 1316 	orr.w	r3, r3, r6, lsr #4
 80020f2:	4422      	add	r2, r4
 80020f4:	4303      	orrs	r3, r0
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020f6:	4628      	mov	r0, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020f8:	4319      	orrs	r1, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80020fa:	4b14      	ldr	r3, [pc, #80]	@ (800214c <HAL_DMA_Init+0x170>)
 80020fc:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002100:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002102:	091b      	lsrs	r3, r3, #4
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002108:	f7ff fe32 	bl	8001d70 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800210c:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 800210e:	2201      	movs	r2, #1
 8002110:	f001 011f 	and.w	r1, r1, #31
 8002114:	408a      	lsls	r2, r1
 8002116:	6042      	str	r2, [r0, #4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002118:	e0c9      	b.n	80022ae <HAL_DMA_Init+0x2d2>
    hdma->State = HAL_DMA_STATE_BUSY;
 800211a:	2302      	movs	r3, #2
 800211c:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002120:	2300      	movs	r3, #0
 8002122:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8002126:	6823      	ldr	r3, [r4, #0]
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	6023      	str	r3, [r4, #0]
 800212e:	e016      	b.n	800215e <HAL_DMA_Init+0x182>
 8002130:	40020010 	.word	0x40020010
 8002134:	58025408 	.word	0x58025408
 8002138:	5802541c 	.word	0x5802541c
 800213c:	58025430 	.word	0x58025430
 8002140:	58025494 	.word	0x58025494
 8002144:	fffe000f 	.word	0xfffe000f
 8002148:	a7fdabf8 	.word	0xa7fdabf8
 800214c:	cccccccd 	.word	0xcccccccd
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002150:	f7ff fd4e 	bl	8001bf0 <HAL_GetTick>
 8002154:	1b83      	subs	r3, r0, r6
 8002156:	2b05      	cmp	r3, #5
 8002158:	f200 80e8 	bhi.w	800232c <HAL_DMA_Init+0x350>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800215c:	682c      	ldr	r4, [r5, #0]
 800215e:	6823      	ldr	r3, [r4, #0]
 8002160:	07df      	lsls	r7, r3, #31
 8002162:	d4f5      	bmi.n	8002150 <HAL_DMA_Init+0x174>
    registerValue |=  hdma->Init.Direction           |
 8002164:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002168:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 800216a:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800216c:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800216e:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002170:	430b      	orrs	r3, r1
 8002172:	6969      	ldr	r1, [r5, #20]
 8002174:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002176:	69e9      	ldr	r1, [r5, #28]
 8002178:	4313      	orrs	r3, r2
 800217a:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800217c:	4996      	ldr	r1, [pc, #600]	@ (80023d8 <HAL_DMA_Init+0x3fc>)
 800217e:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8002180:	6a28      	ldr	r0, [r5, #32]
 8002182:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002184:	4895      	ldr	r0, [pc, #596]	@ (80023dc <HAL_DMA_Init+0x400>)
    registerValue |=  hdma->Init.Direction           |
 8002186:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002188:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 800218a:	2904      	cmp	r1, #4
 800218c:	f000 80e6 	beq.w	800235c <HAL_DMA_Init+0x380>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002190:	6806      	ldr	r6, [r0, #0]
 8002192:	4893      	ldr	r0, [pc, #588]	@ (80023e0 <HAL_DMA_Init+0x404>)
 8002194:	4030      	ands	r0, r6
 8002196:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 800219a:	f080 80a6 	bcs.w	80022ea <HAL_DMA_Init+0x30e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800219e:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80021a0:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021a2:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80021a6:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80021a8:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021aa:	4628      	mov	r0, r5
 80021ac:	f7ff fde0 	bl	8001d70 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80021b0:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 80021b2:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021b4:	498b      	ldr	r1, [pc, #556]	@ (80023e4 <HAL_DMA_Init+0x408>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80021b6:	f002 021f 	and.w	r2, r2, #31
 80021ba:	fa03 f202 	lsl.w	r2, r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021be:	4b8a      	ldr	r3, [pc, #552]	@ (80023e8 <HAL_DMA_Init+0x40c>)
 80021c0:	428c      	cmp	r4, r1
 80021c2:	bf18      	it	ne
 80021c4:	429c      	cmpne	r4, r3
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80021c6:	6082      	str	r2, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021c8:	4a88      	ldr	r2, [pc, #544]	@ (80023ec <HAL_DMA_Init+0x410>)
 80021ca:	f101 0130 	add.w	r1, r1, #48	@ 0x30
 80021ce:	bf0c      	ite	eq
 80021d0:	2301      	moveq	r3, #1
 80021d2:	2300      	movne	r3, #0
 80021d4:	4294      	cmp	r4, r2
 80021d6:	bf08      	it	eq
 80021d8:	f043 0301 	orreq.w	r3, r3, #1
 80021dc:	3230      	adds	r2, #48	@ 0x30
 80021de:	428c      	cmp	r4, r1
 80021e0:	bf08      	it	eq
 80021e2:	f043 0301 	orreq.w	r3, r3, #1
 80021e6:	3130      	adds	r1, #48	@ 0x30
 80021e8:	4294      	cmp	r4, r2
 80021ea:	bf08      	it	eq
 80021ec:	f043 0301 	orreq.w	r3, r3, #1
 80021f0:	3230      	adds	r2, #48	@ 0x30
 80021f2:	428c      	cmp	r4, r1
 80021f4:	bf08      	it	eq
 80021f6:	f043 0301 	orreq.w	r3, r3, #1
 80021fa:	3130      	adds	r1, #48	@ 0x30
 80021fc:	4294      	cmp	r4, r2
 80021fe:	bf08      	it	eq
 8002200:	f043 0301 	orreq.w	r3, r3, #1
 8002204:	f502 725c 	add.w	r2, r2, #880	@ 0x370
 8002208:	428c      	cmp	r4, r1
 800220a:	bf08      	it	eq
 800220c:	f043 0301 	orreq.w	r3, r3, #1
 8002210:	f501 715c 	add.w	r1, r1, #880	@ 0x370
 8002214:	4294      	cmp	r4, r2
 8002216:	bf08      	it	eq
 8002218:	f043 0301 	orreq.w	r3, r3, #1
 800221c:	3230      	adds	r2, #48	@ 0x30
 800221e:	428c      	cmp	r4, r1
 8002220:	bf08      	it	eq
 8002222:	f043 0301 	orreq.w	r3, r3, #1
 8002226:	3130      	adds	r1, #48	@ 0x30
 8002228:	4294      	cmp	r4, r2
 800222a:	bf08      	it	eq
 800222c:	f043 0301 	orreq.w	r3, r3, #1
 8002230:	3230      	adds	r2, #48	@ 0x30
 8002232:	428c      	cmp	r4, r1
 8002234:	bf08      	it	eq
 8002236:	f043 0301 	orreq.w	r3, r3, #1
 800223a:	3130      	adds	r1, #48	@ 0x30
 800223c:	4294      	cmp	r4, r2
 800223e:	bf08      	it	eq
 8002240:	f043 0301 	orreq.w	r3, r3, #1
 8002244:	3230      	adds	r2, #48	@ 0x30
 8002246:	428c      	cmp	r4, r1
 8002248:	bf08      	it	eq
 800224a:	f043 0301 	orreq.w	r3, r3, #1
 800224e:	3130      	adds	r1, #48	@ 0x30
 8002250:	4294      	cmp	r4, r2
 8002252:	bf08      	it	eq
 8002254:	f043 0301 	orreq.w	r3, r3, #1
 8002258:	4a65      	ldr	r2, [pc, #404]	@ (80023f0 <HAL_DMA_Init+0x414>)
 800225a:	428c      	cmp	r4, r1
 800225c:	bf08      	it	eq
 800225e:	f043 0301 	orreq.w	r3, r3, #1
 8002262:	4964      	ldr	r1, [pc, #400]	@ (80023f4 <HAL_DMA_Init+0x418>)
 8002264:	4294      	cmp	r4, r2
 8002266:	bf08      	it	eq
 8002268:	f043 0301 	orreq.w	r3, r3, #1
 800226c:	3228      	adds	r2, #40	@ 0x28
 800226e:	428c      	cmp	r4, r1
 8002270:	bf08      	it	eq
 8002272:	f043 0301 	orreq.w	r3, r3, #1
 8002276:	3128      	adds	r1, #40	@ 0x28
 8002278:	4294      	cmp	r4, r2
 800227a:	bf08      	it	eq
 800227c:	f043 0301 	orreq.w	r3, r3, #1
 8002280:	3228      	adds	r2, #40	@ 0x28
 8002282:	428c      	cmp	r4, r1
 8002284:	bf08      	it	eq
 8002286:	f043 0301 	orreq.w	r3, r3, #1
 800228a:	3128      	adds	r1, #40	@ 0x28
 800228c:	4294      	cmp	r4, r2
 800228e:	bf08      	it	eq
 8002290:	f043 0301 	orreq.w	r3, r3, #1
 8002294:	3228      	adds	r2, #40	@ 0x28
 8002296:	428c      	cmp	r4, r1
 8002298:	bf08      	it	eq
 800229a:	f043 0301 	orreq.w	r3, r3, #1
 800229e:	4294      	cmp	r4, r2
 80022a0:	bf08      	it	eq
 80022a2:	f043 0301 	orreq.w	r3, r3, #1
 80022a6:	b913      	cbnz	r3, 80022ae <HAL_DMA_Init+0x2d2>
 80022a8:	4b53      	ldr	r3, [pc, #332]	@ (80023f8 <HAL_DMA_Init+0x41c>)
 80022aa:	429c      	cmp	r4, r3
 80022ac:	d117      	bne.n	80022de <HAL_DMA_Init+0x302>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80022ae:	4628      	mov	r0, r5
 80022b0:	f7ff fdde 	bl	8001e70 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80022b4:	68ab      	ldr	r3, [r5, #8]
 80022b6:	2b80      	cmp	r3, #128	@ 0x80
 80022b8:	d044      	beq.n	8002344 <HAL_DMA_Init+0x368>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80022ba:	686b      	ldr	r3, [r5, #4]
 80022bc:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 80022be:	b2d9      	uxtb	r1, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80022c0:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80022c2:	6011      	str	r1, [r2, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80022c4:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022c6:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	@ 0x64
 80022ca:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80022cc:	d841      	bhi.n	8002352 <HAL_DMA_Init+0x376>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80022ce:	f7ff fe37 	bl	8001f40 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80022d2:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
 80022d4:	2000      	movs	r0, #0
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022d6:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	@ 0x70
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80022da:	6008      	str	r0, [r1, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022dc:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022de:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80022e0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022e2:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80022e4:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 80022e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80022ea:	6868      	ldr	r0, [r5, #4]
 80022ec:	f1a0 0629 	sub.w	r6, r0, #41	@ 0x29
 80022f0:	2e1f      	cmp	r6, #31
 80022f2:	d922      	bls.n	800233a <HAL_DMA_Init+0x35e>
 80022f4:	384f      	subs	r0, #79	@ 0x4f
 80022f6:	2803      	cmp	r0, #3
 80022f8:	d801      	bhi.n	80022fe <HAL_DMA_Init+0x322>
        registerValue |= DMA_SxCR_TRBUFF;
 80022fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80022fe:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002300:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002302:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002304:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002308:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800230c:	f47f af4c 	bne.w	80021a8 <HAL_DMA_Init+0x1cc>
 8002310:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8002312:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8002314:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002316:	2800      	cmp	r0, #0
 8002318:	f43f af46 	beq.w	80021a8 <HAL_DMA_Init+0x1cc>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800231c:	bb7a      	cbnz	r2, 800237e <HAL_DMA_Init+0x3a2>
    switch (hdma->Init.FIFOThreshold)
 800231e:	2901      	cmp	r1, #1
 8002320:	d04c      	beq.n	80023bc <HAL_DMA_Init+0x3e0>
 8002322:	f031 0202 	bics.w	r2, r1, #2
 8002326:	f47f af3f 	bne.w	80021a8 <HAL_DMA_Init+0x1cc>
 800232a:	e030      	b.n	800238e <HAL_DMA_Init+0x3b2>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800232c:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800232e:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002330:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8002332:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8002336:	2001      	movs	r0, #1
}
 8002338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800233a:	4830      	ldr	r0, [pc, #192]	@ (80023fc <HAL_DMA_Init+0x420>)
 800233c:	40f0      	lsrs	r0, r6
 800233e:	07c0      	lsls	r0, r0, #31
 8002340:	d5dd      	bpl.n	80022fe <HAL_DMA_Init+0x322>
 8002342:	e7da      	b.n	80022fa <HAL_DMA_Init+0x31e>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002344:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002346:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8002348:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800234c:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800234e:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002350:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8002352:	2300      	movs	r3, #0
 8002354:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002358:	676b      	str	r3, [r5, #116]	@ 0x74
 800235a:	e7c0      	b.n	80022de <HAL_DMA_Init+0x302>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800235c:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800235e:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	@ 0x2c
 8002362:	4306      	orrs	r6, r0
 8002364:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002366:	4e1e      	ldr	r6, [pc, #120]	@ (80023e0 <HAL_DMA_Init+0x404>)
 8002368:	403e      	ands	r6, r7
 800236a:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
 800236e:	d2bc      	bcs.n	80022ea <HAL_DMA_Init+0x30e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002370:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002372:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002374:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002378:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800237c:	e7c9      	b.n	8002312 <HAL_DMA_Init+0x336>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800237e:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8002382:	d00d      	beq.n	80023a0 <HAL_DMA_Init+0x3c4>
    switch (hdma->Init.FIFOThreshold)
 8002384:	2902      	cmp	r1, #2
 8002386:	d905      	bls.n	8002394 <HAL_DMA_Init+0x3b8>
 8002388:	2903      	cmp	r1, #3
 800238a:	f47f af0d 	bne.w	80021a8 <HAL_DMA_Init+0x1cc>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800238e:	01c2      	lsls	r2, r0, #7
 8002390:	f57f af0a 	bpl.w	80021a8 <HAL_DMA_Init+0x1cc>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002394:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8002396:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002398:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 800239a:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
          return HAL_ERROR;
 800239e:	e7ca      	b.n	8002336 <HAL_DMA_Init+0x35a>
    switch (hdma->Init.FIFOThreshold)
 80023a0:	2903      	cmp	r1, #3
 80023a2:	f63f af01 	bhi.w	80021a8 <HAL_DMA_Init+0x1cc>
 80023a6:	a201      	add	r2, pc, #4	@ (adr r2, 80023ac <HAL_DMA_Init+0x3d0>)
 80023a8:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80023ac:	08002395 	.word	0x08002395
 80023b0:	0800238f 	.word	0x0800238f
 80023b4:	08002395 	.word	0x08002395
 80023b8:	080023bd 	.word	0x080023bd
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023bc:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 80023c0:	f47f aef2 	bne.w	80021a8 <HAL_DMA_Init+0x1cc>
 80023c4:	e7e6      	b.n	8002394 <HAL_DMA_Init+0x3b8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80023c6:	2110      	movs	r1, #16
 80023c8:	e681      	b.n	80020ce <HAL_DMA_Init+0xf2>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023ca:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80023cc:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023ce:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80023d0:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80023d4:	e7af      	b.n	8002336 <HAL_DMA_Init+0x35a>
 80023d6:	bf00      	nop
 80023d8:	fe10803f 	.word	0xfe10803f
 80023dc:	5c001000 	.word	0x5c001000
 80023e0:	ffff0000 	.word	0xffff0000
 80023e4:	40020028 	.word	0x40020028
 80023e8:	40020010 	.word	0x40020010
 80023ec:	40020040 	.word	0x40020040
 80023f0:	58025408 	.word	0x58025408
 80023f4:	5802541c 	.word	0x5802541c
 80023f8:	58025494 	.word	0x58025494
 80023fc:	c3c0003f 	.word	0xc3c0003f

08002400 <HAL_DMA_Abort>:
{
 8002400:	b570      	push	{r4, r5, r6, lr}
 8002402:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002404:	f7ff fbf4 	bl	8001bf0 <HAL_GetTick>
  if(hdma == NULL)
 8002408:	2c00      	cmp	r4, #0
 800240a:	d06b      	beq.n	80024e4 <HAL_DMA_Abort+0xe4>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800240c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002410:	2b02      	cmp	r3, #2
 8002412:	d162      	bne.n	80024da <HAL_DMA_Abort+0xda>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002414:	6825      	ldr	r5, [r4, #0]
 8002416:	4606      	mov	r6, r0
 8002418:	4ba2      	ldr	r3, [pc, #648]	@ (80026a4 <HAL_DMA_Abort+0x2a4>)
 800241a:	429d      	cmp	r5, r3
 800241c:	d064      	beq.n	80024e8 <HAL_DMA_Abort+0xe8>
 800241e:	3318      	adds	r3, #24
 8002420:	429d      	cmp	r5, r3
 8002422:	d061      	beq.n	80024e8 <HAL_DMA_Abort+0xe8>
 8002424:	3318      	adds	r3, #24
 8002426:	429d      	cmp	r5, r3
 8002428:	f000 80f1 	beq.w	800260e <HAL_DMA_Abort+0x20e>
 800242c:	3318      	adds	r3, #24
 800242e:	429d      	cmp	r5, r3
 8002430:	f000 8118 	beq.w	8002664 <HAL_DMA_Abort+0x264>
 8002434:	3318      	adds	r3, #24
 8002436:	429d      	cmp	r5, r3
 8002438:	f000 8123 	beq.w	8002682 <HAL_DMA_Abort+0x282>
 800243c:	3318      	adds	r3, #24
 800243e:	429d      	cmp	r5, r3
 8002440:	f000 80fd 	beq.w	800263e <HAL_DMA_Abort+0x23e>
 8002444:	3318      	adds	r3, #24
 8002446:	429d      	cmp	r5, r3
 8002448:	f000 8138 	beq.w	80026bc <HAL_DMA_Abort+0x2bc>
 800244c:	3318      	adds	r3, #24
 800244e:	429d      	cmp	r5, r3
 8002450:	f000 8147 	beq.w	80026e2 <HAL_DMA_Abort+0x2e2>
 8002454:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8002458:	429d      	cmp	r5, r3
 800245a:	f000 8155 	beq.w	8002708 <HAL_DMA_Abort+0x308>
 800245e:	3318      	adds	r3, #24
 8002460:	429d      	cmp	r5, r3
 8002462:	f000 8160 	beq.w	8002726 <HAL_DMA_Abort+0x326>
 8002466:	3318      	adds	r3, #24
 8002468:	429d      	cmp	r5, r3
 800246a:	f000 816b 	beq.w	8002744 <HAL_DMA_Abort+0x344>
 800246e:	3318      	adds	r3, #24
 8002470:	429d      	cmp	r5, r3
 8002472:	f000 8169 	beq.w	8002748 <HAL_DMA_Abort+0x348>
 8002476:	3318      	adds	r3, #24
 8002478:	429d      	cmp	r5, r3
 800247a:	f000 8167 	beq.w	800274c <HAL_DMA_Abort+0x34c>
 800247e:	3318      	adds	r3, #24
 8002480:	429d      	cmp	r5, r3
 8002482:	f000 8165 	beq.w	8002750 <HAL_DMA_Abort+0x350>
 8002486:	3318      	adds	r3, #24
 8002488:	429d      	cmp	r5, r3
 800248a:	f000 8165 	beq.w	8002758 <HAL_DMA_Abort+0x358>
 800248e:	3318      	adds	r3, #24
 8002490:	429d      	cmp	r5, r3
 8002492:	f000 815f 	beq.w	8002754 <HAL_DMA_Abort+0x354>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002496:	682b      	ldr	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002498:	4a83      	ldr	r2, [pc, #524]	@ (80026a8 <HAL_DMA_Abort+0x2a8>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800249a:	f023 030e 	bic.w	r3, r3, #14
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800249e:	4295      	cmp	r5, r2
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80024a0:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024a2:	d014      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024a4:	4b81      	ldr	r3, [pc, #516]	@ (80026ac <HAL_DMA_Abort+0x2ac>)
 80024a6:	429d      	cmp	r5, r3
 80024a8:	d011      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024aa:	3314      	adds	r3, #20
 80024ac:	429d      	cmp	r5, r3
 80024ae:	d00e      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024b0:	3314      	adds	r3, #20
 80024b2:	429d      	cmp	r5, r3
 80024b4:	d00b      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024b6:	3314      	adds	r3, #20
 80024b8:	429d      	cmp	r5, r3
 80024ba:	d008      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024bc:	3314      	adds	r3, #20
 80024be:	429d      	cmp	r5, r3
 80024c0:	d005      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024c2:	3314      	adds	r3, #20
 80024c4:	429d      	cmp	r5, r3
 80024c6:	d002      	beq.n	80024ce <HAL_DMA_Abort+0xce>
 80024c8:	3314      	adds	r3, #20
 80024ca:	429d      	cmp	r5, r3
 80024cc:	d119      	bne.n	8002502 <HAL_DMA_Abort+0x102>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80024ce:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80024d0:	6813      	ldr	r3, [r2, #0]
 80024d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024d6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80024d8:	e013      	b.n	8002502 <HAL_DMA_Abort+0x102>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024da:	2280      	movs	r2, #128	@ 0x80
    __HAL_UNLOCK(hdma);
 80024dc:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024de:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80024e0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80024e4:	2001      	movs	r0, #1
}
 80024e6:	bd70      	pop	{r4, r5, r6, pc}
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80024e8:	682b      	ldr	r3, [r5, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80024ea:	6e22      	ldr	r2, [r4, #96]	@ 0x60
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80024ec:	f023 031e 	bic.w	r3, r3, #30
 80024f0:	602b      	str	r3, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80024f2:	696b      	ldr	r3, [r5, #20]
 80024f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024f8:	616b      	str	r3, [r5, #20]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80024fa:	6813      	ldr	r3, [r2, #0]
 80024fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002500:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002502:	682b      	ldr	r3, [r5, #0]
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	602b      	str	r3, [r5, #0]
 800250a:	e005      	b.n	8002518 <HAL_DMA_Abort+0x118>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800250c:	f7ff fb70 	bl	8001bf0 <HAL_GetTick>
 8002510:	1b83      	subs	r3, r0, r6
 8002512:	2b05      	cmp	r3, #5
 8002514:	f200 808a 	bhi.w	800262c <HAL_DMA_Abort+0x22c>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002518:	682b      	ldr	r3, [r5, #0]
 800251a:	07db      	lsls	r3, r3, #31
 800251c:	d4f6      	bmi.n	800250c <HAL_DMA_Abort+0x10c>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	4960      	ldr	r1, [pc, #384]	@ (80026a4 <HAL_DMA_Abort+0x2a4>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002522:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002524:	428b      	cmp	r3, r1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002526:	6da0      	ldr	r0, [r4, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002528:	f002 021f 	and.w	r2, r2, #31
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800252c:	d05e      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 800252e:	3118      	adds	r1, #24
 8002530:	428b      	cmp	r3, r1
 8002532:	d05b      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002534:	3118      	adds	r1, #24
 8002536:	428b      	cmp	r3, r1
 8002538:	d058      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 800253a:	3118      	adds	r1, #24
 800253c:	428b      	cmp	r3, r1
 800253e:	d055      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002540:	3118      	adds	r1, #24
 8002542:	428b      	cmp	r3, r1
 8002544:	d052      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002546:	3118      	adds	r1, #24
 8002548:	428b      	cmp	r3, r1
 800254a:	d04f      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 800254c:	3118      	adds	r1, #24
 800254e:	428b      	cmp	r3, r1
 8002550:	d04c      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002552:	3118      	adds	r1, #24
 8002554:	428b      	cmp	r3, r1
 8002556:	d049      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002558:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 800255c:	428b      	cmp	r3, r1
 800255e:	d045      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002560:	3118      	adds	r1, #24
 8002562:	428b      	cmp	r3, r1
 8002564:	d042      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002566:	3118      	adds	r1, #24
 8002568:	428b      	cmp	r3, r1
 800256a:	d03f      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 800256c:	3118      	adds	r1, #24
 800256e:	428b      	cmp	r3, r1
 8002570:	d03c      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002572:	3118      	adds	r1, #24
 8002574:	428b      	cmp	r3, r1
 8002576:	d039      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002578:	3118      	adds	r1, #24
 800257a:	428b      	cmp	r3, r1
 800257c:	d036      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 800257e:	3118      	adds	r1, #24
 8002580:	428b      	cmp	r3, r1
 8002582:	d033      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
 8002584:	3118      	adds	r1, #24
 8002586:	428b      	cmp	r3, r1
 8002588:	d030      	beq.n	80025ec <HAL_DMA_Abort+0x1ec>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800258a:	2101      	movs	r1, #1
 800258c:	4091      	lsls	r1, r2
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800258e:	4a47      	ldr	r2, [pc, #284]	@ (80026ac <HAL_DMA_Abort+0x2ac>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002590:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002592:	4845      	ldr	r0, [pc, #276]	@ (80026a8 <HAL_DMA_Abort+0x2a8>)
 8002594:	4946      	ldr	r1, [pc, #280]	@ (80026b0 <HAL_DMA_Abort+0x2b0>)
 8002596:	4283      	cmp	r3, r0
 8002598:	bf18      	it	ne
 800259a:	4293      	cmpne	r3, r2
 800259c:	f100 003c 	add.w	r0, r0, #60	@ 0x3c
 80025a0:	bf0c      	ite	eq
 80025a2:	2201      	moveq	r2, #1
 80025a4:	2200      	movne	r2, #0
 80025a6:	428b      	cmp	r3, r1
 80025a8:	bf08      	it	eq
 80025aa:	f042 0201 	orreq.w	r2, r2, #1
 80025ae:	3128      	adds	r1, #40	@ 0x28
 80025b0:	4283      	cmp	r3, r0
 80025b2:	bf08      	it	eq
 80025b4:	f042 0201 	orreq.w	r2, r2, #1
 80025b8:	3028      	adds	r0, #40	@ 0x28
 80025ba:	428b      	cmp	r3, r1
 80025bc:	bf08      	it	eq
 80025be:	f042 0201 	orreq.w	r2, r2, #1
 80025c2:	3128      	adds	r1, #40	@ 0x28
 80025c4:	4283      	cmp	r3, r0
 80025c6:	bf08      	it	eq
 80025c8:	f042 0201 	orreq.w	r2, r2, #1
 80025cc:	428b      	cmp	r3, r1
 80025ce:	bf08      	it	eq
 80025d0:	f042 0201 	orreq.w	r2, r2, #1
 80025d4:	b96a      	cbnz	r2, 80025f2 <HAL_DMA_Abort+0x1f2>
 80025d6:	4a37      	ldr	r2, [pc, #220]	@ (80026b4 <HAL_DMA_Abort+0x2b4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d00a      	beq.n	80025f2 <HAL_DMA_Abort+0x1f2>
    __HAL_UNLOCK(hdma);
 80025dc:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80025de:	2201      	movs	r2, #1
  return HAL_OK;
 80025e0:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 80025e2:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80025e6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 80025ea:	bd70      	pop	{r4, r5, r6, pc}
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025ec:	233f      	movs	r3, #63	@ 0x3f
 80025ee:	4093      	lsls	r3, r2
 80025f0:	6083      	str	r3, [r0, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80025f2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025f4:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
 80025f8:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0ee      	beq.n	80025dc <HAL_DMA_Abort+0x1dc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80025fe:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002600:	e9d4 101c 	ldrd	r1, r0, [r4, #112]	@ 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002604:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002608:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800260a:	6048      	str	r0, [r1, #4]
 800260c:	e7e6      	b.n	80025dc <HAL_DMA_Abort+0x1dc>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800260e:	4b2a      	ldr	r3, [pc, #168]	@ (80026b8 <HAL_DMA_Abort+0x2b8>)
 8002610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002612:	f022 021e 	bic.w	r2, r2, #30
 8002616:	641a      	str	r2, [r3, #64]	@ 0x40
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002618:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800261a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800261e:	655a      	str	r2, [r3, #84]	@ 0x54
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002620:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002622:	6813      	ldr	r3, [r2, #0]
 8002624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002628:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800262a:	e76a      	b.n	8002502 <HAL_DMA_Abort+0x102>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800262c:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800262e:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 8002630:	2300      	movs	r3, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002632:	6561      	str	r1, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hdma);
 8002634:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8002638:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        return HAL_ERROR;
 800263c:	e752      	b.n	80024e4 <HAL_DMA_Abort+0xe4>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800263e:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <HAL_DMA_Abort+0x2b8>)
 8002640:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002644:	f022 021e 	bic.w	r2, r2, #30
 8002648:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800264c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002650:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002654:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002658:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800265a:	6813      	ldr	r3, [r2, #0]
 800265c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002660:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002662:	e74e      	b.n	8002502 <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002664:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <HAL_DMA_Abort+0x2b8>)
 8002666:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002668:	f022 021e 	bic.w	r2, r2, #30
 800266c:	659a      	str	r2, [r3, #88]	@ 0x58
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800266e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002670:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002674:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002676:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002678:	6813      	ldr	r3, [r2, #0]
 800267a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800267e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002680:	e73f      	b.n	8002502 <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002682:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <HAL_DMA_Abort+0x2b8>)
 8002684:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002686:	f022 021e 	bic.w	r2, r2, #30
 800268a:	671a      	str	r2, [r3, #112]	@ 0x70
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800268c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002690:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002694:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002698:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800269a:	6813      	ldr	r3, [r2, #0]
 800269c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026a0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80026a2:	e72e      	b.n	8002502 <HAL_DMA_Abort+0x102>
 80026a4:	40020010 	.word	0x40020010
 80026a8:	58025408 	.word	0x58025408
 80026ac:	5802541c 	.word	0x5802541c
 80026b0:	58025430 	.word	0x58025430
 80026b4:	58025494 	.word	0x58025494
 80026b8:	40020000 	.word	0x40020000
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80026bc:	4b27      	ldr	r3, [pc, #156]	@ (800275c <HAL_DMA_Abort+0x35c>)
 80026be:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80026c2:	f022 021e 	bic.w	r2, r2, #30
 80026c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80026ca:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80026ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026d2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026d6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80026d8:	6813      	ldr	r3, [r2, #0]
 80026da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026de:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80026e0:	e70f      	b.n	8002502 <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80026e2:	4b1e      	ldr	r3, [pc, #120]	@ (800275c <HAL_DMA_Abort+0x35c>)
 80026e4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80026e8:	f022 021e 	bic.w	r2, r2, #30
 80026ec:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80026f0:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80026f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026f8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026fc:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80026fe:	6813      	ldr	r3, [r2, #0]
 8002700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002704:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002706:	e6fc      	b.n	8002502 <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002708:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <HAL_DMA_Abort+0x360>)
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	f022 021e 	bic.w	r2, r2, #30
 8002710:	611a      	str	r2, [r3, #16]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002712:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002714:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002718:	625a      	str	r2, [r3, #36]	@ 0x24
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800271a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800271c:	6813      	ldr	r3, [r2, #0]
 800271e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002722:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002724:	e6ed      	b.n	8002502 <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002726:	4b0e      	ldr	r3, [pc, #56]	@ (8002760 <HAL_DMA_Abort+0x360>)
 8002728:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800272a:	f022 021e 	bic.w	r2, r2, #30
 800272e:	629a      	str	r2, [r3, #40]	@ 0x28
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002732:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002736:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002738:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800273a:	6813      	ldr	r3, [r2, #0]
 800273c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002740:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002742:	e6de      	b.n	8002502 <HAL_DMA_Abort+0x102>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002744:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <HAL_DMA_Abort+0x360>)
 8002746:	e763      	b.n	8002610 <HAL_DMA_Abort+0x210>
 8002748:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <HAL_DMA_Abort+0x360>)
 800274a:	e78c      	b.n	8002666 <HAL_DMA_Abort+0x266>
 800274c:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <HAL_DMA_Abort+0x360>)
 800274e:	e799      	b.n	8002684 <HAL_DMA_Abort+0x284>
 8002750:	4b03      	ldr	r3, [pc, #12]	@ (8002760 <HAL_DMA_Abort+0x360>)
 8002752:	e775      	b.n	8002640 <HAL_DMA_Abort+0x240>
 8002754:	4b02      	ldr	r3, [pc, #8]	@ (8002760 <HAL_DMA_Abort+0x360>)
 8002756:	e7c5      	b.n	80026e4 <HAL_DMA_Abort+0x2e4>
 8002758:	4b01      	ldr	r3, [pc, #4]	@ (8002760 <HAL_DMA_Abort+0x360>)
 800275a:	e7b0      	b.n	80026be <HAL_DMA_Abort+0x2be>
 800275c:	40020000 	.word	0x40020000
 8002760:	40020400 	.word	0x40020400

08002764 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8002764:	2800      	cmp	r0, #0
 8002766:	f000 8096 	beq.w	8002896 <HAL_DMA_Abort_IT+0x132>
{
 800276a:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800276c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8002770:	2b02      	cmp	r3, #2
 8002772:	f040 8083 	bne.w	800287c <HAL_DMA_Abort_IT+0x118>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002776:	6803      	ldr	r3, [r0, #0]
 8002778:	4a48      	ldr	r2, [pc, #288]	@ (800289c <HAL_DMA_Abort_IT+0x138>)
 800277a:	4293      	cmp	r3, r2
 800277c:	f000 8082 	beq.w	8002884 <HAL_DMA_Abort_IT+0x120>
 8002780:	3218      	adds	r2, #24
 8002782:	4293      	cmp	r3, r2
 8002784:	d07e      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 8002786:	3218      	adds	r2, #24
 8002788:	4293      	cmp	r3, r2
 800278a:	d07b      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 800278c:	3218      	adds	r2, #24
 800278e:	4293      	cmp	r3, r2
 8002790:	d078      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 8002792:	3218      	adds	r2, #24
 8002794:	4293      	cmp	r3, r2
 8002796:	d075      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 8002798:	3218      	adds	r2, #24
 800279a:	4293      	cmp	r3, r2
 800279c:	d072      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 800279e:	3218      	adds	r2, #24
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d06f      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027a4:	3218      	adds	r2, #24
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d06c      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027aa:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d068      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027b2:	3218      	adds	r2, #24
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d065      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027b8:	3218      	adds	r2, #24
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d062      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027be:	3218      	adds	r2, #24
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d05f      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027c4:	3218      	adds	r2, #24
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d05c      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027ca:	3218      	adds	r2, #24
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d059      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027d0:	3218      	adds	r2, #24
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d056      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
 80027d6:	3218      	adds	r2, #24
 80027d8:	4293      	cmp	r3, r2
 80027da:	d053      	beq.n	8002884 <HAL_DMA_Abort_IT+0x120>
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027dc:	4a30      	ldr	r2, [pc, #192]	@ (80028a0 <HAL_DMA_Abort_IT+0x13c>)
 80027de:	4d31      	ldr	r5, [pc, #196]	@ (80028a4 <HAL_DMA_Abort_IT+0x140>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80027e0:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027e2:	42ab      	cmp	r3, r5
 80027e4:	bf18      	it	ne
 80027e6:	4293      	cmpne	r3, r2
 80027e8:	4c2f      	ldr	r4, [pc, #188]	@ (80028a8 <HAL_DMA_Abort_IT+0x144>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80027ea:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027ee:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 80027f2:	bf0c      	ite	eq
 80027f4:	2201      	moveq	r2, #1
 80027f6:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80027f8:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027fa:	42a3      	cmp	r3, r4
 80027fc:	bf08      	it	eq
 80027fe:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8002802:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002804:	3428      	adds	r4, #40	@ 0x28
 8002806:	42ab      	cmp	r3, r5
 8002808:	bf08      	it	eq
 800280a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800280e:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002812:	42a3      	cmp	r3, r4
 8002814:	bf08      	it	eq
 8002816:	f042 0201 	orreq.w	r2, r2, #1
 800281a:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 800281c:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800281e:	42a3      	cmp	r3, r4
 8002820:	bf08      	it	eq
 8002822:	f042 0201 	orreq.w	r2, r2, #1
 8002826:	4921      	ldr	r1, [pc, #132]	@ (80028ac <HAL_DMA_Abort_IT+0x148>)
 8002828:	428b      	cmp	r3, r1
 800282a:	bf08      	it	eq
 800282c:	f042 0201 	orreq.w	r2, r2, #1
 8002830:	b912      	cbnz	r2, 8002838 <HAL_DMA_Abort_IT+0xd4>
 8002832:	4a1f      	ldr	r2, [pc, #124]	@ (80028b0 <HAL_DMA_Abort_IT+0x14c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d117      	bne.n	8002868 <HAL_DMA_Abort_IT+0x104>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002838:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800283a:	6d84      	ldr	r4, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800283c:	e9d0 1517 	ldrd	r1, r5, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002840:	682a      	ldr	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002842:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002846:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800284a:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800284c:	602a      	str	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800284e:	6063      	str	r3, [r4, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8002850:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002852:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8002856:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8002858:	b133      	cbz	r3, 8002868 <HAL_DMA_Abort_IT+0x104>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800285a:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800285c:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002860:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002864:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002866:	604c      	str	r4, [r1, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8002868:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 800286a:	2200      	movs	r2, #0
      if(hdma->XferAbortCallback != NULL)
 800286c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      hdma->State = HAL_DMA_STATE_READY;
 800286e:	f880 1035 	strb.w	r1, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002872:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8002876:	b163      	cbz	r3, 8002892 <HAL_DMA_Abort_IT+0x12e>
        hdma->XferAbortCallback(hdma);
 8002878:	4798      	blx	r3
 800287a:	e00a      	b.n	8002892 <HAL_DMA_Abort_IT+0x12e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800287c:	2380      	movs	r3, #128	@ 0x80
 800287e:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8002880:	2001      	movs	r0, #1
}
 8002882:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_ABORT;
 8002884:	2204      	movs	r2, #4
 8002886:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	f022 0201 	bic.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002892:	2000      	movs	r0, #0
}
 8002894:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002896:	2001      	movs	r0, #1
}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40020010 	.word	0x40020010
 80028a0:	5802541c 	.word	0x5802541c
 80028a4:	58025408 	.word	0x58025408
 80028a8:	58025430 	.word	0x58025430
 80028ac:	58025480 	.word	0x58025480
 80028b0:	58025494 	.word	0x58025494

080028b4 <HAL_DMA_IRQHandler>:
{
 80028b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 80028b8:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 80028ba:	4b46      	ldr	r3, [pc, #280]	@ (80029d4 <HAL_DMA_IRQHandler+0x120>)
{
 80028bc:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028be:	6d84      	ldr	r4, [r0, #88]	@ 0x58
{
 80028c0:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80028c2:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 80028c4:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80028c6:	6803      	ldr	r3, [r0, #0]
 80028c8:	4a43      	ldr	r2, [pc, #268]	@ (80029d8 <HAL_DMA_IRQHandler+0x124>)
 80028ca:	4844      	ldr	r0, [pc, #272]	@ (80029dc <HAL_DMA_IRQHandler+0x128>)
  tmpisr_dma  = regs_dma->ISR;
 80028cc:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80028ce:	4293      	cmp	r3, r2
 80028d0:	bf18      	it	ne
 80028d2:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 80028d4:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80028d6:	bf0c      	ite	eq
 80028d8:	2001      	moveq	r0, #1
 80028da:	2000      	movne	r0, #0
 80028dc:	f000 8086 	beq.w	80029ec <HAL_DMA_IRQHandler+0x138>
 80028e0:	3218      	adds	r2, #24
 80028e2:	4293      	cmp	r3, r2
 80028e4:	f000 827c 	beq.w	8002de0 <HAL_DMA_IRQHandler+0x52c>
 80028e8:	3218      	adds	r2, #24
 80028ea:	4293      	cmp	r3, r2
 80028ec:	f000 8278 	beq.w	8002de0 <HAL_DMA_IRQHandler+0x52c>
 80028f0:	3218      	adds	r2, #24
 80028f2:	4293      	cmp	r3, r2
 80028f4:	f000 8285 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 80028f8:	3218      	adds	r2, #24
 80028fa:	4293      	cmp	r3, r2
 80028fc:	f000 8281 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 8002900:	3218      	adds	r2, #24
 8002902:	4293      	cmp	r3, r2
 8002904:	f000 827d 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 8002908:	3218      	adds	r2, #24
 800290a:	4293      	cmp	r3, r2
 800290c:	f000 8279 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 8002910:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002914:	4293      	cmp	r3, r2
 8002916:	f000 8274 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 800291a:	3218      	adds	r2, #24
 800291c:	4293      	cmp	r3, r2
 800291e:	f000 8270 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 8002922:	3218      	adds	r2, #24
 8002924:	4293      	cmp	r3, r2
 8002926:	f000 826c 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 800292a:	3218      	adds	r2, #24
 800292c:	4293      	cmp	r3, r2
 800292e:	f000 8268 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 8002932:	3218      	adds	r2, #24
 8002934:	4293      	cmp	r3, r2
 8002936:	f000 8264 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 800293a:	3218      	adds	r2, #24
 800293c:	4293      	cmp	r3, r2
 800293e:	f000 8260 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 8002942:	3218      	adds	r2, #24
 8002944:	4293      	cmp	r3, r2
 8002946:	f000 825c 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
 800294a:	3218      	adds	r2, #24
 800294c:	4293      	cmp	r3, r2
 800294e:	f000 8258 	beq.w	8002e02 <HAL_DMA_IRQHandler+0x54e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002952:	4a23      	ldr	r2, [pc, #140]	@ (80029e0 <HAL_DMA_IRQHandler+0x12c>)
 8002954:	4823      	ldr	r0, [pc, #140]	@ (80029e4 <HAL_DMA_IRQHandler+0x130>)
 8002956:	4283      	cmp	r3, r0
 8002958:	bf18      	it	ne
 800295a:	4293      	cmpne	r3, r2
 800295c:	f100 0014 	add.w	r0, r0, #20
 8002960:	bf0c      	ite	eq
 8002962:	2201      	moveq	r2, #1
 8002964:	2200      	movne	r2, #0
 8002966:	4283      	cmp	r3, r0
 8002968:	bf08      	it	eq
 800296a:	f042 0201 	orreq.w	r2, r2, #1
 800296e:	3014      	adds	r0, #20
 8002970:	4283      	cmp	r3, r0
 8002972:	bf08      	it	eq
 8002974:	f042 0201 	orreq.w	r2, r2, #1
 8002978:	3014      	adds	r0, #20
 800297a:	4283      	cmp	r3, r0
 800297c:	bf08      	it	eq
 800297e:	f042 0201 	orreq.w	r2, r2, #1
 8002982:	3014      	adds	r0, #20
 8002984:	4283      	cmp	r3, r0
 8002986:	bf08      	it	eq
 8002988:	f042 0201 	orreq.w	r2, r2, #1
 800298c:	3014      	adds	r0, #20
 800298e:	4283      	cmp	r3, r0
 8002990:	bf08      	it	eq
 8002992:	f042 0201 	orreq.w	r2, r2, #1
 8002996:	b912      	cbnz	r2, 800299e <HAL_DMA_IRQHandler+0xea>
 8002998:	4a13      	ldr	r2, [pc, #76]	@ (80029e8 <HAL_DMA_IRQHandler+0x134>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d116      	bne.n	80029cc <HAL_DMA_IRQHandler+0x118>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800299e:	6df0      	ldr	r0, [r6, #92]	@ 0x5c
 80029a0:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80029a2:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80029a4:	f000 001f 	and.w	r0, r0, #31
 80029a8:	4085      	lsls	r5, r0
 80029aa:	420d      	tst	r5, r1
 80029ac:	f000 8283 	beq.w	8002eb6 <HAL_DMA_IRQHandler+0x602>
 80029b0:	0757      	lsls	r7, r2, #29
 80029b2:	f140 8280 	bpl.w	8002eb6 <HAL_DMA_IRQHandler+0x602>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029b6:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80029b8:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029ba:	f140 82af 	bpl.w	8002f1c <HAL_DMA_IRQHandler+0x668>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80029be:	03d1      	lsls	r1, r2, #15
 80029c0:	f100 82b2 	bmi.w	8002f28 <HAL_DMA_IRQHandler+0x674>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029c4:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f040 81f4 	bne.w	8002db4 <HAL_DMA_IRQHandler+0x500>
}
 80029cc:	b002      	add	sp, #8
 80029ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029d2:	bf00      	nop
 80029d4:	24000008 	.word	0x24000008
 80029d8:	40020028 	.word	0x40020028
 80029dc:	40020010 	.word	0x40020010
 80029e0:	58025408 	.word	0x58025408
 80029e4:	5802541c 	.word	0x5802541c
 80029e8:	58025494 	.word	0x58025494
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80029ec:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 80029f0:	f04f 0c08 	mov.w	ip, #8
 80029f4:	f00e 021f 	and.w	r2, lr, #31
 80029f8:	fa0c f102 	lsl.w	r1, ip, r2
 80029fc:	420f      	tst	r7, r1
 80029fe:	f000 81de 	beq.w	8002dbe <HAL_DMA_IRQHandler+0x50a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002a02:	f8d3 c000 	ldr.w	ip, [r3]
 8002a06:	f01c 0f04 	tst.w	ip, #4
 8002a0a:	d00a      	beq.n	8002a22 <HAL_DMA_IRQHandler+0x16e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002a0c:	f8d3 c000 	ldr.w	ip, [r3]
 8002a10:	f02c 0c04 	bic.w	ip, ip, #4
 8002a14:	f8c3 c000 	str.w	ip, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002a18:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a1a:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002a1c:	f041 0101 	orr.w	r1, r1, #1
 8002a20:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002a22:	fa27 f102 	lsr.w	r1, r7, r2
 8002a26:	07c9      	lsls	r1, r1, #31
 8002a28:	d55b      	bpl.n	8002ae2 <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d14f      	bne.n	8002ace <HAL_DMA_IRQHandler+0x21a>
 8002a2e:	49a2      	ldr	r1, [pc, #648]	@ (8002cb8 <HAL_DMA_IRQHandler+0x404>)
 8002a30:	f8df c298 	ldr.w	ip, [pc, #664]	@ 8002ccc <HAL_DMA_IRQHandler+0x418>
 8002a34:	4563      	cmp	r3, ip
 8002a36:	bf18      	it	ne
 8002a38:	428b      	cmpne	r3, r1
 8002a3a:	f10c 0c18 	add.w	ip, ip, #24
 8002a3e:	bf0c      	ite	eq
 8002a40:	2101      	moveq	r1, #1
 8002a42:	2100      	movne	r1, #0
 8002a44:	4563      	cmp	r3, ip
 8002a46:	bf08      	it	eq
 8002a48:	f041 0101 	orreq.w	r1, r1, #1
 8002a4c:	f10c 0c18 	add.w	ip, ip, #24
 8002a50:	4563      	cmp	r3, ip
 8002a52:	bf08      	it	eq
 8002a54:	f041 0101 	orreq.w	r1, r1, #1
 8002a58:	f10c 0c18 	add.w	ip, ip, #24
 8002a5c:	4563      	cmp	r3, ip
 8002a5e:	bf08      	it	eq
 8002a60:	f041 0101 	orreq.w	r1, r1, #1
 8002a64:	f10c 0c18 	add.w	ip, ip, #24
 8002a68:	4563      	cmp	r3, ip
 8002a6a:	bf08      	it	eq
 8002a6c:	f041 0101 	orreq.w	r1, r1, #1
 8002a70:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8002a74:	4563      	cmp	r3, ip
 8002a76:	bf08      	it	eq
 8002a78:	f041 0101 	orreq.w	r1, r1, #1
 8002a7c:	f10c 0c18 	add.w	ip, ip, #24
 8002a80:	4563      	cmp	r3, ip
 8002a82:	bf08      	it	eq
 8002a84:	f041 0101 	orreq.w	r1, r1, #1
 8002a88:	f10c 0c18 	add.w	ip, ip, #24
 8002a8c:	4563      	cmp	r3, ip
 8002a8e:	bf08      	it	eq
 8002a90:	f041 0101 	orreq.w	r1, r1, #1
 8002a94:	f10c 0c18 	add.w	ip, ip, #24
 8002a98:	4563      	cmp	r3, ip
 8002a9a:	bf08      	it	eq
 8002a9c:	f041 0101 	orreq.w	r1, r1, #1
 8002aa0:	f10c 0c18 	add.w	ip, ip, #24
 8002aa4:	4563      	cmp	r3, ip
 8002aa6:	bf08      	it	eq
 8002aa8:	f041 0101 	orreq.w	r1, r1, #1
 8002aac:	f10c 0c18 	add.w	ip, ip, #24
 8002ab0:	4563      	cmp	r3, ip
 8002ab2:	bf08      	it	eq
 8002ab4:	f041 0101 	orreq.w	r1, r1, #1
 8002ab8:	f10c 0c18 	add.w	ip, ip, #24
 8002abc:	4563      	cmp	r3, ip
 8002abe:	bf08      	it	eq
 8002ac0:	f041 0101 	orreq.w	r1, r1, #1
 8002ac4:	b919      	cbnz	r1, 8002ace <HAL_DMA_IRQHandler+0x21a>
 8002ac6:	497d      	ldr	r1, [pc, #500]	@ (8002cbc <HAL_DMA_IRQHandler+0x408>)
 8002ac8:	428b      	cmp	r3, r1
 8002aca:	f040 81e3 	bne.w	8002e94 <HAL_DMA_IRQHandler+0x5e0>
 8002ace:	6959      	ldr	r1, [r3, #20]
 8002ad0:	0609      	lsls	r1, r1, #24
 8002ad2:	d506      	bpl.n	8002ae2 <HAL_DMA_IRQHandler+0x22e>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	4091      	lsls	r1, r2
 8002ad8:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ada:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002adc:	f041 0102 	orr.w	r1, r1, #2
 8002ae0:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ae2:	2104      	movs	r1, #4
 8002ae4:	4091      	lsls	r1, r2
 8002ae6:	4239      	tst	r1, r7
 8002ae8:	d05f      	beq.n	8002baa <HAL_DMA_IRQHandler+0x2f6>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002aea:	f8df c1cc 	ldr.w	ip, [pc, #460]	@ 8002cb8 <HAL_DMA_IRQHandler+0x404>
 8002aee:	4563      	cmp	r3, ip
 8002af0:	d051      	beq.n	8002b96 <HAL_DMA_IRQHandler+0x2e2>
 8002af2:	2800      	cmp	r0, #0
 8002af4:	d14f      	bne.n	8002b96 <HAL_DMA_IRQHandler+0x2e2>
 8002af6:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8002afa:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8002ccc <HAL_DMA_IRQHandler+0x418>
 8002afe:	4543      	cmp	r3, r8
 8002b00:	bf18      	it	ne
 8002b02:	4563      	cmpne	r3, ip
 8002b04:	f108 0830 	add.w	r8, r8, #48	@ 0x30
 8002b08:	bf0c      	ite	eq
 8002b0a:	f04f 0c01 	moveq.w	ip, #1
 8002b0e:	f04f 0c00 	movne.w	ip, #0
 8002b12:	4543      	cmp	r3, r8
 8002b14:	bf08      	it	eq
 8002b16:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b1a:	f108 0818 	add.w	r8, r8, #24
 8002b1e:	4543      	cmp	r3, r8
 8002b20:	bf08      	it	eq
 8002b22:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b26:	f108 0818 	add.w	r8, r8, #24
 8002b2a:	4543      	cmp	r3, r8
 8002b2c:	bf08      	it	eq
 8002b2e:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b32:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 8002b36:	4543      	cmp	r3, r8
 8002b38:	bf08      	it	eq
 8002b3a:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b3e:	f108 0818 	add.w	r8, r8, #24
 8002b42:	4543      	cmp	r3, r8
 8002b44:	bf08      	it	eq
 8002b46:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b4a:	f108 0818 	add.w	r8, r8, #24
 8002b4e:	4543      	cmp	r3, r8
 8002b50:	bf08      	it	eq
 8002b52:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b56:	f108 0818 	add.w	r8, r8, #24
 8002b5a:	4543      	cmp	r3, r8
 8002b5c:	bf08      	it	eq
 8002b5e:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b62:	f108 0818 	add.w	r8, r8, #24
 8002b66:	4543      	cmp	r3, r8
 8002b68:	bf08      	it	eq
 8002b6a:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b6e:	f108 0818 	add.w	r8, r8, #24
 8002b72:	4543      	cmp	r3, r8
 8002b74:	bf08      	it	eq
 8002b76:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b7a:	f108 0818 	add.w	r8, r8, #24
 8002b7e:	4543      	cmp	r3, r8
 8002b80:	bf08      	it	eq
 8002b82:	f04c 0c01 	orreq.w	ip, ip, #1
 8002b86:	f1bc 0f00 	cmp.w	ip, #0
 8002b8a:	d104      	bne.n	8002b96 <HAL_DMA_IRQHandler+0x2e2>
 8002b8c:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8002cbc <HAL_DMA_IRQHandler+0x408>
 8002b90:	4563      	cmp	r3, ip
 8002b92:	f040 8185 	bne.w	8002ea0 <HAL_DMA_IRQHandler+0x5ec>
 8002b96:	f8d3 c000 	ldr.w	ip, [r3]
 8002b9a:	f01c 0f02 	tst.w	ip, #2
 8002b9e:	d004      	beq.n	8002baa <HAL_DMA_IRQHandler+0x2f6>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ba0:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ba2:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002ba4:	f041 0104 	orr.w	r1, r1, #4
 8002ba8:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002baa:	2110      	movs	r1, #16
 8002bac:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb0:	423a      	tst	r2, r7
 8002bb2:	d05b      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x3b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002bb4:	4940      	ldr	r1, [pc, #256]	@ (8002cb8 <HAL_DMA_IRQHandler+0x404>)
 8002bb6:	428b      	cmp	r3, r1
 8002bb8:	d042      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x38c>
 8002bba:	2800      	cmp	r0, #0
 8002bbc:	d140      	bne.n	8002c40 <HAL_DMA_IRQHandler+0x38c>
 8002bbe:	3118      	adds	r1, #24
 8002bc0:	483f      	ldr	r0, [pc, #252]	@ (8002cc0 <HAL_DMA_IRQHandler+0x40c>)
 8002bc2:	4283      	cmp	r3, r0
 8002bc4:	bf18      	it	ne
 8002bc6:	428b      	cmpne	r3, r1
 8002bc8:	f100 0018 	add.w	r0, r0, #24
 8002bcc:	bf0c      	ite	eq
 8002bce:	2101      	moveq	r1, #1
 8002bd0:	2100      	movne	r1, #0
 8002bd2:	4283      	cmp	r3, r0
 8002bd4:	bf08      	it	eq
 8002bd6:	f041 0101 	orreq.w	r1, r1, #1
 8002bda:	3018      	adds	r0, #24
 8002bdc:	4283      	cmp	r3, r0
 8002bde:	bf08      	it	eq
 8002be0:	f041 0101 	orreq.w	r1, r1, #1
 8002be4:	3018      	adds	r0, #24
 8002be6:	4283      	cmp	r3, r0
 8002be8:	bf08      	it	eq
 8002bea:	f041 0101 	orreq.w	r1, r1, #1
 8002bee:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8002bf2:	4283      	cmp	r3, r0
 8002bf4:	bf08      	it	eq
 8002bf6:	f041 0101 	orreq.w	r1, r1, #1
 8002bfa:	3018      	adds	r0, #24
 8002bfc:	4283      	cmp	r3, r0
 8002bfe:	bf08      	it	eq
 8002c00:	f041 0101 	orreq.w	r1, r1, #1
 8002c04:	3018      	adds	r0, #24
 8002c06:	4283      	cmp	r3, r0
 8002c08:	bf08      	it	eq
 8002c0a:	f041 0101 	orreq.w	r1, r1, #1
 8002c0e:	3018      	adds	r0, #24
 8002c10:	4283      	cmp	r3, r0
 8002c12:	bf08      	it	eq
 8002c14:	f041 0101 	orreq.w	r1, r1, #1
 8002c18:	3018      	adds	r0, #24
 8002c1a:	4283      	cmp	r3, r0
 8002c1c:	bf08      	it	eq
 8002c1e:	f041 0101 	orreq.w	r1, r1, #1
 8002c22:	3018      	adds	r0, #24
 8002c24:	4283      	cmp	r3, r0
 8002c26:	bf08      	it	eq
 8002c28:	f041 0101 	orreq.w	r1, r1, #1
 8002c2c:	3018      	adds	r0, #24
 8002c2e:	4283      	cmp	r3, r0
 8002c30:	bf08      	it	eq
 8002c32:	f041 0101 	orreq.w	r1, r1, #1
 8002c36:	b919      	cbnz	r1, 8002c40 <HAL_DMA_IRQHandler+0x38c>
 8002c38:	4920      	ldr	r1, [pc, #128]	@ (8002cbc <HAL_DMA_IRQHandler+0x408>)
 8002c3a:	428b      	cmp	r3, r1
 8002c3c:	f040 8137 	bne.w	8002eae <HAL_DMA_IRQHandler+0x5fa>
 8002c40:	6819      	ldr	r1, [r3, #0]
 8002c42:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8002c46:	b189      	cbz	r1, 8002c6c <HAL_DMA_IRQHandler+0x3b8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c48:	60a2      	str	r2, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	0350      	lsls	r0, r2, #13
 8002c4e:	f100 80e7 	bmi.w	8002e20 <HAL_DMA_IRQHandler+0x56c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	05d2      	lsls	r2, r2, #23
 8002c56:	d403      	bmi.n	8002c60 <HAL_DMA_IRQHandler+0x3ac>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	f022 0208 	bic.w	r2, r2, #8
 8002c5e:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8002c60:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002c62:	b11b      	cbz	r3, 8002c6c <HAL_DMA_IRQHandler+0x3b8>
            hdma->XferHalfCpltCallback(hdma);
 8002c64:	4630      	mov	r0, r6
 8002c66:	4798      	blx	r3
 8002c68:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c6c:	f00e 011f 	and.w	r1, lr, #31
 8002c70:	2020      	movs	r0, #32
 8002c72:	4088      	lsls	r0, r1
 8002c74:	4238      	tst	r0, r7
 8002c76:	d073      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x4ac>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002c78:	6832      	ldr	r2, [r6, #0]
 8002c7a:	4b12      	ldr	r3, [pc, #72]	@ (8002cc4 <HAL_DMA_IRQHandler+0x410>)
 8002c7c:	4f12      	ldr	r7, [pc, #72]	@ (8002cc8 <HAL_DMA_IRQHandler+0x414>)
 8002c7e:	42ba      	cmp	r2, r7
 8002c80:	bf18      	it	ne
 8002c82:	429a      	cmpne	r2, r3
 8002c84:	f107 0718 	add.w	r7, r7, #24
 8002c88:	bf0c      	ite	eq
 8002c8a:	2301      	moveq	r3, #1
 8002c8c:	2300      	movne	r3, #0
 8002c8e:	42ba      	cmp	r2, r7
 8002c90:	bf08      	it	eq
 8002c92:	f043 0301 	orreq.w	r3, r3, #1
 8002c96:	3718      	adds	r7, #24
 8002c98:	42ba      	cmp	r2, r7
 8002c9a:	bf08      	it	eq
 8002c9c:	f043 0301 	orreq.w	r3, r3, #1
 8002ca0:	3718      	adds	r7, #24
 8002ca2:	42ba      	cmp	r2, r7
 8002ca4:	bf08      	it	eq
 8002ca6:	f043 0301 	orreq.w	r3, r3, #1
 8002caa:	3718      	adds	r7, #24
 8002cac:	42ba      	cmp	r2, r7
 8002cae:	bf08      	it	eq
 8002cb0:	f043 0301 	orreq.w	r3, r3, #1
 8002cb4:	3718      	adds	r7, #24
 8002cb6:	e00b      	b.n	8002cd0 <HAL_DMA_IRQHandler+0x41c>
 8002cb8:	40020040 	.word	0x40020040
 8002cbc:	400204b8 	.word	0x400204b8
 8002cc0:	40020070 	.word	0x40020070
 8002cc4:	40020010 	.word	0x40020010
 8002cc8:	40020028 	.word	0x40020028
 8002ccc:	40020058 	.word	0x40020058
 8002cd0:	42ba      	cmp	r2, r7
 8002cd2:	bf08      	it	eq
 8002cd4:	f043 0301 	orreq.w	r3, r3, #1
 8002cd8:	3718      	adds	r7, #24
 8002cda:	42ba      	cmp	r2, r7
 8002cdc:	bf08      	it	eq
 8002cde:	f043 0301 	orreq.w	r3, r3, #1
 8002ce2:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8002ce6:	42ba      	cmp	r2, r7
 8002ce8:	bf08      	it	eq
 8002cea:	f043 0301 	orreq.w	r3, r3, #1
 8002cee:	3718      	adds	r7, #24
 8002cf0:	42ba      	cmp	r2, r7
 8002cf2:	bf08      	it	eq
 8002cf4:	f043 0301 	orreq.w	r3, r3, #1
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	42ba      	cmp	r2, r7
 8002cfc:	bf08      	it	eq
 8002cfe:	f043 0301 	orreq.w	r3, r3, #1
 8002d02:	3718      	adds	r7, #24
 8002d04:	42ba      	cmp	r2, r7
 8002d06:	bf08      	it	eq
 8002d08:	f043 0301 	orreq.w	r3, r3, #1
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	42ba      	cmp	r2, r7
 8002d10:	bf08      	it	eq
 8002d12:	f043 0301 	orreq.w	r3, r3, #1
 8002d16:	3718      	adds	r7, #24
 8002d18:	42ba      	cmp	r2, r7
 8002d1a:	bf08      	it	eq
 8002d1c:	f043 0301 	orreq.w	r3, r3, #1
 8002d20:	3718      	adds	r7, #24
 8002d22:	42ba      	cmp	r2, r7
 8002d24:	bf08      	it	eq
 8002d26:	f043 0301 	orreq.w	r3, r3, #1
 8002d2a:	b91b      	cbnz	r3, 8002d34 <HAL_DMA_IRQHandler+0x480>
 8002d2c:	4b89      	ldr	r3, [pc, #548]	@ (8002f54 <HAL_DMA_IRQHandler+0x6a0>)
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	f040 80d1 	bne.w	8002ed6 <HAL_DMA_IRQHandler+0x622>
 8002d34:	6813      	ldr	r3, [r2, #0]
 8002d36:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002d3a:	b18b      	cbz	r3, 8002d60 <HAL_DMA_IRQHandler+0x4ac>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d3c:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d3e:	f896 3035 	ldrb.w	r3, [r6, #53]	@ 0x35
 8002d42:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d44:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d46:	d074      	beq.n	8002e32 <HAL_DMA_IRQHandler+0x57e>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002d48:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002d4c:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002d4e:	f000 808a 	beq.w	8002e66 <HAL_DMA_IRQHandler+0x5b2>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002d52:	031f      	lsls	r7, r3, #12
 8002d54:	f140 8095 	bpl.w	8002e82 <HAL_DMA_IRQHandler+0x5ce>
          if(hdma->XferCpltCallback != NULL)
 8002d58:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8002d5a:	b10b      	cbz	r3, 8002d60 <HAL_DMA_IRQHandler+0x4ac>
            hdma->XferCpltCallback(hdma);
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d60:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f43f ae32 	beq.w	80029cc <HAL_DMA_IRQHandler+0x118>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002d68:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002d6a:	07dc      	lsls	r4, r3, #31
 8002d6c:	d51e      	bpl.n	8002dac <HAL_DMA_IRQHandler+0x4f8>
        __HAL_DMA_DISABLE(hdma);
 8002d6e:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8002d70:	2104      	movs	r1, #4
 8002d72:	f886 1035 	strb.w	r1, [r6, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d76:	4978      	ldr	r1, [pc, #480]	@ (8002f58 <HAL_DMA_IRQHandler+0x6a4>)
        __HAL_DMA_DISABLE(hdma);
 8002d78:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d7a:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8002d7e:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d82:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8002d84:	6013      	str	r3, [r2, #0]
 8002d86:	e002      	b.n	8002d8e <HAL_DMA_IRQHandler+0x4da>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002d88:	6813      	ldr	r3, [r2, #0]
 8002d8a:	07d8      	lsls	r0, r3, #31
 8002d8c:	d504      	bpl.n	8002d98 <HAL_DMA_IRQHandler+0x4e4>
          if (++count > timeout)
 8002d8e:	9b01      	ldr	r3, [sp, #4]
 8002d90:	3301      	adds	r3, #1
 8002d92:	428b      	cmp	r3, r1
 8002d94:	9301      	str	r3, [sp, #4]
 8002d96:	d9f7      	bls.n	8002d88 <HAL_DMA_IRQHandler+0x4d4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002d98:	6813      	ldr	r3, [r2, #0]
 8002d9a:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8002d9c:	bf4c      	ite	mi
 8002d9e:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8002da0:	2301      	movpl	r3, #1
 8002da2:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002da6:	2300      	movs	r3, #0
 8002da8:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8002dac:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f43f ae0c 	beq.w	80029cc <HAL_DMA_IRQHandler+0x118>
          hdma->XferCpltCallback(hdma);
 8002db4:	4630      	mov	r0, r6
}
 8002db6:	b002      	add	sp, #8
 8002db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 8002dbc:	4718      	bx	r3
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002dbe:	fa27 f102 	lsr.w	r1, r7, r2
 8002dc2:	07c9      	lsls	r1, r1, #31
 8002dc4:	f53f ae83 	bmi.w	8002ace <HAL_DMA_IRQHandler+0x21a>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002dc8:	2104      	movs	r1, #4
 8002dca:	4091      	lsls	r1, r2
 8002dcc:	420f      	tst	r7, r1
 8002dce:	f47f aee2 	bne.w	8002b96 <HAL_DMA_IRQHandler+0x2e2>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002dd2:	2110      	movs	r1, #16
 8002dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd8:	4217      	tst	r7, r2
 8002dda:	f47f af31 	bne.w	8002c40 <HAL_DMA_IRQHandler+0x38c>
 8002dde:	e745      	b.n	8002c6c <HAL_DMA_IRQHandler+0x3b8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002de0:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002de4:	f04f 0c08 	mov.w	ip, #8
 8002de8:	f00e 021f 	and.w	r2, lr, #31
 8002dec:	fa0c f102 	lsl.w	r1, ip, r2
 8002df0:	420f      	tst	r7, r1
 8002df2:	f47f ae06 	bne.w	8002a02 <HAL_DMA_IRQHandler+0x14e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002df6:	fa27 f102 	lsr.w	r1, r7, r2
 8002dfa:	07c9      	lsls	r1, r1, #31
 8002dfc:	f53f ae67 	bmi.w	8002ace <HAL_DMA_IRQHandler+0x21a>
 8002e00:	e66f      	b.n	8002ae2 <HAL_DMA_IRQHandler+0x22e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e02:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002e06:	2108      	movs	r1, #8
 8002e08:	f00e 021f 	and.w	r2, lr, #31
 8002e0c:	4091      	lsls	r1, r2
 8002e0e:	420f      	tst	r7, r1
 8002e10:	f47f adf7 	bne.w	8002a02 <HAL_DMA_IRQHandler+0x14e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e14:	fa27 f102 	lsr.w	r1, r7, r2
 8002e18:	07c9      	lsls	r1, r1, #31
 8002e1a:	f53f ae58 	bmi.w	8002ace <HAL_DMA_IRQHandler+0x21a>
 8002e1e:	e660      	b.n	8002ae2 <HAL_DMA_IRQHandler+0x22e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	0319      	lsls	r1, r3, #12
 8002e24:	f57f af1c 	bpl.w	8002c60 <HAL_DMA_IRQHandler+0x3ac>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002e28:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f47f af1a 	bne.w	8002c64 <HAL_DMA_IRQHandler+0x3b0>
 8002e30:	e71c      	b.n	8002c6c <HAL_DMA_IRQHandler+0x3b8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e32:	f023 0316 	bic.w	r3, r3, #22
 8002e36:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002e38:	6953      	ldr	r3, [r2, #20]
 8002e3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e3e:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e40:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002e42:	b31b      	cbz	r3, 8002e8c <HAL_DMA_IRQHandler+0x5d8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002e44:	6813      	ldr	r3, [r2, #0]
 8002e46:	f023 0308 	bic.w	r3, r3, #8
 8002e4a:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002e4c:	233f      	movs	r3, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8002e4e:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8002e50:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002e52:	408b      	lsls	r3, r1
 8002e54:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 8002e56:	6d33      	ldr	r3, [r6, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8002e58:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002e5c:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1a7      	bne.n	8002db4 <HAL_DMA_IRQHandler+0x500>
 8002e64:	e5b2      	b.n	80029cc <HAL_DMA_IRQHandler+0x118>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002e66:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8002e6a:	f47f af75 	bne.w	8002d58 <HAL_DMA_IRQHandler+0x4a4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002e6e:	6811      	ldr	r1, [r2, #0]
 8002e70:	f021 0110 	bic.w	r1, r1, #16
 8002e74:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8002e76:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8002e78:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8002e7c:	f886 2035 	strb.w	r2, [r6, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8002e80:	e76a      	b.n	8002d58 <HAL_DMA_IRQHandler+0x4a4>
            if(hdma->XferM1CpltCallback != NULL)
 8002e82:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f47f af69 	bne.w	8002d5c <HAL_DMA_IRQHandler+0x4a8>
 8002e8a:	e769      	b.n	8002d60 <HAL_DMA_IRQHandler+0x4ac>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e8c:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1d8      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x590>
 8002e92:	e7db      	b.n	8002e4c <HAL_DMA_IRQHandler+0x598>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002e94:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e96:	2104      	movs	r1, #4
 8002e98:	4091      	lsls	r1, r2
 8002e9a:	4239      	tst	r1, r7
 8002e9c:	f43f ae85 	beq.w	8002baa <HAL_DMA_IRQHandler+0x2f6>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002ea0:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ea2:	2110      	movs	r1, #16
 8002ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea8:	4217      	tst	r7, r2
 8002eaa:	f43f aedf 	beq.w	8002c6c <HAL_DMA_IRQHandler+0x3b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002eae:	6819      	ldr	r1, [r3, #0]
 8002eb0:	f3c1 0180 	ubfx	r1, r1, #2, #1
 8002eb4:	e6c7      	b.n	8002c46 <HAL_DMA_IRQHandler+0x392>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002eb6:	2502      	movs	r5, #2
 8002eb8:	4085      	lsls	r5, r0
 8002eba:	420d      	tst	r5, r1
 8002ebc:	d00f      	beq.n	8002ede <HAL_DMA_IRQHandler+0x62a>
 8002ebe:	0797      	lsls	r7, r2, #30
 8002ec0:	d50d      	bpl.n	8002ede <HAL_DMA_IRQHandler+0x62a>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec2:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002ec4:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec6:	d534      	bpl.n	8002f32 <HAL_DMA_IRQHandler+0x67e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002ec8:	03d7      	lsls	r7, r2, #15
 8002eca:	d43e      	bmi.n	8002f4a <HAL_DMA_IRQHandler+0x696>
          if(hdma->XferM1CpltCallback != NULL)
 8002ecc:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f47f af70 	bne.w	8002db4 <HAL_DMA_IRQHandler+0x500>
 8002ed4:	e57a      	b.n	80029cc <HAL_DMA_IRQHandler+0x118>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002ed6:	6813      	ldr	r3, [r2, #0]
 8002ed8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002edc:	e72d      	b.n	8002d3a <HAL_DMA_IRQHandler+0x486>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002ede:	2508      	movs	r5, #8
 8002ee0:	4085      	lsls	r5, r0
 8002ee2:	420d      	tst	r5, r1
 8002ee4:	f43f ad72 	beq.w	80029cc <HAL_DMA_IRQHandler+0x118>
 8002ee8:	0715      	lsls	r5, r2, #28
 8002eea:	f57f ad6f 	bpl.w	80029cc <HAL_DMA_IRQHandler+0x118>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eee:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8002ef0:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ef2:	f022 020e 	bic.w	r2, r2, #14
 8002ef6:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002ef8:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8002efa:	6cf2      	ldr	r2, [r6, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002efc:	fa03 f000 	lsl.w	r0, r3, r0
 8002f00:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f02:	6573      	str	r3, [r6, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8002f04:	f886 1034 	strb.w	r1, [r6, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002f08:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8002f0c:	2a00      	cmp	r2, #0
 8002f0e:	f43f ad5d 	beq.w	80029cc <HAL_DMA_IRQHandler+0x118>
        hdma->XferErrorCallback(hdma);
 8002f12:	4630      	mov	r0, r6
}
 8002f14:	b002      	add	sp, #8
 8002f16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8002f1a:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002f1c:	0692      	lsls	r2, r2, #26
 8002f1e:	d403      	bmi.n	8002f28 <HAL_DMA_IRQHandler+0x674>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	f022 0204 	bic.w	r2, r2, #4
 8002f26:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002f28:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f47f af42 	bne.w	8002db4 <HAL_DMA_IRQHandler+0x500>
 8002f30:	e54c      	b.n	80029cc <HAL_DMA_IRQHandler+0x118>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002f32:	f012 0220 	ands.w	r2, r2, #32
 8002f36:	d108      	bne.n	8002f4a <HAL_DMA_IRQHandler+0x696>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f38:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002f3a:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f3c:	f021 010a 	bic.w	r1, r1, #10
 8002f40:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002f42:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002f46:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8002f4a:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f47f af31 	bne.w	8002db4 <HAL_DMA_IRQHandler+0x500>
 8002f52:	e53b      	b.n	80029cc <HAL_DMA_IRQHandler+0x118>
 8002f54:	400204b8 	.word	0x400204b8
 8002f58:	1b4e81b5 	.word	0x1b4e81b5

08002f5c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002f5c:	b430      	push	{r4, r5}
               macconf->BackOffLimit |
               ((uint32_t)macconf->DeferralCheck << 4) |
               macconf->PreambleLength);

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f5e:	688b      	ldr	r3, [r1, #8]
 8002f60:	680d      	ldr	r5, [r1, #0]
 8002f62:	694c      	ldr	r4, [r1, #20]
 8002f64:	432b      	orrs	r3, r5
 8002f66:	6802      	ldr	r2, [r0, #0]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002f68:	f891 c011 	ldrb.w	ip, [r1, #17]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f6c:	4323      	orrs	r3, r4
 8002f6e:	698c      	ldr	r4, [r1, #24]
 8002f70:	6810      	ldr	r0, [r2, #0]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002f72:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f76:	4323      	orrs	r3, r4
 8002f78:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002f7a:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
               macconf->GiantPacketSizeLimit);

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002f7e:	4d52      	ldr	r5, [pc, #328]	@ (80030c8 <ETH_SetMACConfig+0x16c>)
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f80:	4323      	orrs	r3, r4
 8002f82:	6acc      	ldr	r4, [r1, #44]	@ 0x2c
 8002f84:	4323      	orrs	r3, r4
 8002f86:	4c51      	ldr	r4, [pc, #324]	@ (80030cc <ETH_SetMACConfig+0x170>)
 8002f88:	4020      	ands	r0, r4
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002f8a:	790c      	ldrb	r4, [r1, #4]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f8c:	4303      	orrs	r3, r0
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002f8e:	7b48      	ldrb	r0, [r1, #13]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f90:	ea43 63c4 	orr.w	r3, r3, r4, lsl #27
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002f94:	7b0c      	ldrb	r4, [r1, #12]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f96:	ea43 53c4 	orr.w	r3, r3, r4, lsl #23
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002f9a:	7b8c      	ldrb	r4, [r1, #14]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f9c:	ea43 5380 	orr.w	r3, r3, r0, lsl #22
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002fa0:	7bc8      	ldrb	r0, [r1, #15]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fa2:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
               ((uint32_t)macconf->JumboPacket << 16) |
 8002fa6:	7c8c      	ldrb	r4, [r1, #18]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fa8:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002fac:	7f08      	ldrb	r0, [r1, #28]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002fb2:	7f4c      	ldrb	r4, [r1, #29]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fb4:	ea43 3300 	orr.w	r3, r3, r0, lsl #12
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002fb8:	7fc8      	ldrb	r0, [r1, #31]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fba:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002fbe:	f891 4028 	ldrb.w	r4, [r1, #40]	@ 0x28
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fc2:	ea43 2340 	orr.w	r3, r3, r0, lsl #9
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002fc6:	7c08      	ldrb	r0, [r1, #16]
 8002fc8:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fcc:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002fd0:	6bcc      	ldr	r4, [r1, #60]	@ 0x3c
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002fd2:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fd4:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002fd8:	7f88      	ldrb	r0, [r1, #30]
 8002fda:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fde:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002fe2:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002fe4:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002fe8:	f891 0020 	ldrb.w	r0, [r1, #32]
 8002fec:	fab0 f080 	clz	r0, r0
 8002ff0:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002ff2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002ff6:	6b48      	ldr	r0, [r1, #52]	@ 0x34
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002ff8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002ffa:	6853      	ldr	r3, [r2, #4]
 8002ffc:	402b      	ands	r3, r5
               macconf->PauseLowThreshold |
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
               (macconf->PauseTime << 16));

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002ffe:	f64f 750d 	movw	r5, #65293	@ 0xff0d
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003002:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003006:	f891 4038 	ldrb.w	r4, [r1, #56]	@ 0x38
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800300a:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800300c:	f891 0030 	ldrb.w	r0, [r1, #48]	@ 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003010:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003014:	f891 4031 	ldrb.w	r4, [r1, #49]	@ 0x31
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003018:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800301c:	f891 0032 	ldrb.w	r0, [r1, #50]	@ 0x32
 8003020:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003024:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8003028:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800302a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800302e:	4828      	ldr	r0, [pc, #160]	@ (80030d0 <ETH_SetMACConfig+0x174>)
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003030:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003032:	68d3      	ldr	r3, [r2, #12]
               (macconf->PauseTime << 16));
 8003034:	6c8c      	ldr	r4, [r1, #72]	@ 0x48
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003036:	4018      	ands	r0, r3
 8003038:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
 800303a:	4318      	orrs	r0, r3
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800303c:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003040:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8003044:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003046:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003048:	6d08      	ldr	r0, [r1, #80]	@ 0x50
 800304a:	402b      	ands	r3, r5
 800304c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003050:	f891 4054 	ldrb.w	r4, [r1, #84]	@ 0x54
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003054:	4303      	orrs	r3, r0
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003056:	f891 004c 	ldrb.w	r0, [r1, #76]	@ 0x4c
 800305a:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800305e:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003062:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003064:	ea43 13c0 	orr.w	r3, r3, r0, lsl #7
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003068:	e9d1 5416 	ldrd	r5, r4, [r1, #88]	@ 0x58
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800306c:	6713      	str	r3, [r2, #112]	@ 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800306e:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003072:	f891 3056 	ldrb.w	r3, [r1, #86]	@ 0x56
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003076:	f020 0003 	bic.w	r0, r0, #3
 800307a:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800307c:	f891 0055 	ldrb.w	r0, [r1, #85]	@ 0x55
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003080:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8003084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003088:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	@ 0xd00
 800308c:	f023 0372 	bic.w	r3, r3, #114	@ 0x72
 8003090:	432b      	orrs	r3, r5
 8003092:	f8c2 3d00 	str.w	r3, [r2, #3328]	@ 0xd00
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003096:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	@ 0xd30
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800309a:	f891 0061 	ldrb.w	r0, [r1, #97]	@ 0x61
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800309e:	f023 037b 	bic.w	r3, r3, #123	@ 0x7b
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80030a2:	f891 c062 	ldrb.w	ip, [r1, #98]	@ 0x62
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80030a6:	4323      	orrs	r3, r4
 80030a8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80030ac:	f891 0060 	ldrb.w	r0, [r1, #96]	@ 0x60
 80030b0:	fab0 f180 	clz	r1, r0
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80030b4:	ea43 03cc 	orr.w	r3, r3, ip, lsl #3
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80030b8:	0949      	lsrs	r1, r1, #5
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80030ba:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
}
 80030be:	bc30      	pop	{r4, r5}
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80030c0:	f8c2 3d30 	str.w	r3, [r2, #3376]	@ 0xd30
}
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	c0f88000 	.word	0xc0f88000
 80030cc:	00048083 	.word	0x00048083
 80030d0:	fffffef0 	.word	0xfffffef0

080030d4 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80030d4:	6803      	ldr	r3, [r0, #0]
 80030d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003150 <ETH_SetDMAConfig+0x7c>)
 80030d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030dc:	6808      	ldr	r0, [r1, #0]
{
 80030de:	b410      	push	{r4}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80030e0:	681c      	ldr	r4, [r3, #0]
 80030e2:	4022      	ands	r2, r4
 80030e4:	4302      	orrs	r2, r0
 80030e6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
               dmaconf->BurstMode |
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80030e8:	7b0a      	ldrb	r2, [r1, #12]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80030ea:	790c      	ldrb	r4, [r1, #4]
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80030ec:	03d2      	lsls	r2, r2, #15

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80030ee:	6858      	ldr	r0, [r3, #4]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80030f0:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 80030f4:	688c      	ldr	r4, [r1, #8]
 80030f6:	4322      	orrs	r2, r4
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80030f8:	4c16      	ldr	r4, [pc, #88]	@ (8003154 <ETH_SetDMAConfig+0x80>)
 80030fa:	4004      	ands	r4, r0

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80030fc:	6a08      	ldr	r0, [r1, #32]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80030fe:	4322      	orrs	r2, r4
 8003100:	605a      	str	r2, [r3, #4]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003102:	7b4a      	ldrb	r2, [r1, #13]
               dmaconf->MaximumSegmentSize);
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8003104:	f8d3 4100 	ldr.w	r4, [r3, #256]	@ 0x100
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003108:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800310c:	4812      	ldr	r0, [pc, #72]	@ (8003158 <ETH_SetDMAConfig+0x84>)
 800310e:	4020      	ands	r0, r4
 8003110:	4302      	orrs	r2, r0
 8003112:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8003116:	7f4a      	ldrb	r2, [r1, #29]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8003118:	7d0c      	ldrb	r4, [r1, #20]
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800311a:	0312      	lsls	r2, r2, #12

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800311c:	f8d3 0104 	ldr.w	r0, [r3, #260]	@ 0x104
  dmaregval = (dmaconf->TxDMABurstLength |
 8003120:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8003124:	690c      	ldr	r4, [r1, #16]
 8003126:	4322      	orrs	r2, r4
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8003128:	4c0c      	ldr	r4, [pc, #48]	@ (800315c <ETH_SetDMAConfig+0x88>)
 800312a:	4004      	ands	r4, r0

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800312c:	6988      	ldr	r0, [r1, #24]
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800312e:	4322      	orrs	r2, r4
 8003130:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
               dmaconf->RxDMABurstLength);

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003134:	f8d3 4108 	ldr.w	r4, [r3, #264]	@ 0x108
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003138:	7f0a      	ldrb	r2, [r1, #28]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800313a:	4909      	ldr	r1, [pc, #36]	@ (8003160 <ETH_SetDMAConfig+0x8c>)
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800313c:	ea40 72c2 	orr.w	r2, r0, r2, lsl #31
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003140:	4021      	ands	r1, r4
}
 8003142:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003146:	430a      	orrs	r2, r1
 8003148:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
}
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	ffff87fd 	.word	0xffff87fd
 8003154:	ffff2ffe 	.word	0xffff2ffe
 8003158:	fffec000 	.word	0xfffec000
 800315c:	ffc0efef 	.word	0xffc0efef
 8003160:	7fc0ffff 	.word	0x7fc0ffff

08003164 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003168:	6a84      	ldr	r4, [r0, #40]	@ 0x28
{
 800316a:	4692      	mov	sl, r2
 800316c:	b085      	sub	sp, #20
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
  uint32_t idx;
  uint32_t descnbr = 0;
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800316e:	688e      	ldr	r6, [r1, #8]
 8003170:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003174:	f8de 3018 	ldr.w	r3, [lr, #24]
  uint32_t           bd_count = 0;
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8003178:	68da      	ldr	r2, [r3, #12]
 800317a:	2a00      	cmp	r2, #0
 800317c:	f2c0 8141 	blt.w	8003402 <ETH_Prepare_Tx_Descriptors+0x29e>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003180:	f8de 202c 	ldr.w	r2, [lr, #44]	@ 0x2c
 8003184:	2a00      	cmp	r2, #0
 8003186:	f040 813c 	bne.w	8003402 <ETH_Prepare_Tx_Descriptors+0x29e>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800318a:	680d      	ldr	r5, [r1, #0]
 800318c:	f015 0c04 	ands.w	ip, r5, #4
 8003190:	d02a      	beq.n	80031e8 <ETH_Prepare_Tx_Descriptors+0x84>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	4fa9      	ldr	r7, [pc, #676]	@ (800343c <ETH_Prepare_Tx_Descriptors+0x2d8>)
 8003196:	4017      	ands	r7, r2
 8003198:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 800319a:	4317      	orrs	r7, r2
 800319c:	60df      	str	r7, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800319e:	68da      	ldr	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80031a0:	6807      	ldr	r7, [r0, #0]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80031a2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80031a6:	60da      	str	r2, [r3, #12]
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80031a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80031aa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80031ae:	663a      	str	r2, [r7, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 80031b0:	072a      	lsls	r2, r5, #28
 80031b2:	d519      	bpl.n	80031e8 <ETH_Prepare_Tx_Descriptors+0x84>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80031b4:	689a      	ldr	r2, [r3, #8]
 80031b6:	fa1f f882 	uxth.w	r8, r2
 80031ba:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80031bc:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 80031c0:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80031c8:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	f422 2840 	bic.w	r8, r2, #786432	@ 0xc0000
 80031d0:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80031d2:	ea48 0202 	orr.w	r2, r8, r2
 80031d6:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80031d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80031da:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80031de:	667a      	str	r2, [r7, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80031e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80031e2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031e6:	653a      	str	r2, [r7, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80031e8:	f015 0810 	ands.w	r8, r5, #16
 80031ec:	d009      	beq.n	8003202 <ETH_Prepare_Tx_Descriptors+0x9e>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	4f93      	ldr	r7, [pc, #588]	@ (8003440 <ETH_Prepare_Tx_Descriptors+0x2dc>)
 80031f2:	4017      	ands	r7, r2
 80031f4:	698a      	ldr	r2, [r1, #24]
 80031f6:	4317      	orrs	r7, r2
 80031f8:	609f      	str	r7, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003200:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8003202:	f015 0f14 	tst.w	r5, #20
 8003206:	f040 80c1 	bne.w	800338c <ETH_Prepare_Tx_Descriptors+0x228>
 800320a:	2701      	movs	r7, #1
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800320c:	4622      	mov	r2, r4
 800320e:	9701      	str	r7, [sp, #4]
  /***************************************************************************/

  descnbr += 1U;

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003210:	6837      	ldr	r7, [r6, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003212:	f8df 922c 	ldr.w	r9, [pc, #556]	@ 8003440 <ETH_Prepare_Tx_Descriptors+0x2dc>
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003216:	601f      	str	r7, [r3, #0]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003218:	689f      	ldr	r7, [r3, #8]
 800321a:	ea07 0909 	and.w	r9, r7, r9
 800321e:	6877      	ldr	r7, [r6, #4]
 8003220:	ea49 0707 	orr.w	r7, r9, r7
 8003224:	609f      	str	r7, [r3, #8]

  if (txbuffer->next != NULL)
 8003226:	68b7      	ldr	r7, [r6, #8]
 8003228:	2f00      	cmp	r7, #0
 800322a:	f000 8132 	beq.w	8003492 <ETH_Prepare_Tx_Descriptors+0x32e>
  {
    txbuffer = txbuffer->next;
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800322e:	683e      	ldr	r6, [r7, #0]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003230:	f8df 9214 	ldr.w	r9, [pc, #532]	@ 8003448 <ETH_Prepare_Tx_Descriptors+0x2e4>
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8003234:	605e      	str	r6, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003236:	689e      	ldr	r6, [r3, #8]
 8003238:	ea06 0909 	and.w	r9, r6, r9
 800323c:	687e      	ldr	r6, [r7, #4]
 800323e:	ea49 4606 	orr.w	r6, r9, r6, lsl #16
 8003242:	609e      	str	r6, [r3, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8003244:	68de      	ldr	r6, [r3, #12]
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003246:	f1b8 0f00 	cmp.w	r8, #0
 800324a:	f000 80dc 	beq.w	8003406 <ETH_Prepare_Tx_Descriptors+0x2a2>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800324e:	6a0d      	ldr	r5, [r1, #32]
 8003250:	f426 06f0 	bic.w	r6, r6, #7864320	@ 0x780000
 8003254:	ea46 45c5 	orr.w	r5, r6, r5, lsl #19
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003258:	4e7a      	ldr	r6, [pc, #488]	@ (8003444 <ETH_Prepare_Tx_Descriptors+0x2e0>)
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800325a:	60dd      	str	r5, [r3, #12]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800325c:	68dd      	ldr	r5, [r3, #12]
 800325e:	402e      	ands	r6, r5
 8003260:	69cd      	ldr	r5, [r1, #28]
 8003262:	432e      	orrs	r6, r5
 8003264:	60de      	str	r6, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003266:	68dd      	ldr	r5, [r3, #12]
 8003268:	f445 2580 	orr.w	r5, r5, #262144	@ 0x40000
 800326c:	60dd      	str	r5, [r3, #12]
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800326e:	f1bc 0f00 	cmp.w	ip, #0
 8003272:	d005      	beq.n	8003280 <ETH_Prepare_Tx_Descriptors+0x11c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8003274:	689e      	ldr	r6, [r3, #8]
 8003276:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 8003278:	f426 4640 	bic.w	r6, r6, #49152	@ 0xc000
 800327c:	4335      	orrs	r5, r6
 800327e:	609d      	str	r5, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8003280:	68dd      	ldr	r5, [r3, #12]
 8003282:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8003286:	60dd      	str	r5, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8003288:	68dd      	ldr	r5, [r3, #12]
 800328a:	f025 4580 	bic.w	r5, r5, #1073741824	@ 0x40000000
 800328e:	60dd      	str	r5, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8003290:	f3bf 8f5f 	dmb	sy
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003294:	68dd      	ldr	r5, [r3, #12]
 8003296:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 800329a:	60dd      	str	r5, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 800329c:	680d      	ldr	r5, [r1, #0]
 800329e:	07ad      	lsls	r5, r5, #30
 80032a0:	d505      	bpl.n	80032ae <ETH_Prepare_Tx_Descriptors+0x14a>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80032a2:	68de      	ldr	r6, [r3, #12]
 80032a4:	68cd      	ldr	r5, [r1, #12]
 80032a6:	f026 7660 	bic.w	r6, r6, #58720256	@ 0x3800000
 80032aa:	4335      	orrs	r5, r6
 80032ac:	60dd      	str	r5, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80032ae:	f8d7 9008 	ldr.w	r9, [r7, #8]
 80032b2:	f1b9 0f00 	cmp.w	r9, #0
 80032b6:	f000 8102 	beq.w	80034be <ETH_Prepare_Tx_Descriptors+0x35a>
 80032ba:	2500      	movs	r5, #0
    txbuffer = txbuffer->next;

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80032bc:	4f60      	ldr	r7, [pc, #384]	@ (8003440 <ETH_Prepare_Tx_Descriptors+0x2dc>)
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80032be:	f8df c188 	ldr.w	ip, [pc, #392]	@ 8003448 <ETH_Prepare_Tx_Descriptors+0x2e4>
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80032c2:	464e      	mov	r6, r9
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80032c4:	f8df 8184 	ldr.w	r8, [pc, #388]	@ 800344c <ETH_Prepare_Tx_Descriptors+0x2e8>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80032c8:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8003444 <ETH_Prepare_Tx_Descriptors+0x2e0>
 80032cc:	e9cd 4a02 	strd	r4, sl, [sp, #8]
 80032d0:	e018      	b.n	8003304 <ETH_Prepare_Tx_Descriptors+0x1a0>
 80032d2:	ea06 090b 	and.w	r9, r6, fp
 80032d6:	69ce      	ldr	r6, [r1, #28]
 80032d8:	ea49 0606 	orr.w	r6, r9, r6
 80032dc:	60de      	str	r6, [r3, #12]
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80032de:	68de      	ldr	r6, [r3, #12]
 80032e0:	f446 2680 	orr.w	r6, r6, #262144	@ 0x40000
 80032e4:	60de      	str	r6, [r3, #12]
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
      }
    }

    bd_count += 1U;
 80032e6:	3501      	adds	r5, #1
 80032e8:	f3bf 8f5f 	dmb	sy
  while (txbuffer->next != NULL)
 80032ec:	68a6      	ldr	r6, [r4, #8]

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80032ee:	68dc      	ldr	r4, [r3, #12]
 80032f0:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80032f4:	60dc      	str	r4, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80032f6:	68dc      	ldr	r4, [r3, #12]
 80032f8:	f024 4480 	bic.w	r4, r4, #1073741824	@ 0x40000000
 80032fc:	60dc      	str	r4, [r3, #12]
  while (txbuffer->next != NULL)
 80032fe:	2e00      	cmp	r6, #0
 8003300:	f000 80a6 	beq.w	8003450 <ETH_Prepare_Tx_Descriptors+0x2ec>
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8003304:	68dc      	ldr	r4, [r3, #12]
 8003306:	f024 5480 	bic.w	r4, r4, #268435456	@ 0x10000000
 800330a:	60dc      	str	r4, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 800330c:	1c53      	adds	r3, r2, #1
 800330e:	2b03      	cmp	r3, #3
 8003310:	bf94      	ite	ls
 8003312:	461a      	movls	r2, r3
 8003314:	3a03      	subhi	r2, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003316:	eb00 0982 	add.w	r9, r0, r2, lsl #2
 800331a:	f8d9 3018 	ldr.w	r3, [r9, #24]
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800331e:	68dc      	ldr	r4, [r3, #12]
 8003320:	f024 5400 	bic.w	r4, r4, #536870912	@ 0x20000000
 8003324:	60dc      	str	r4, [r3, #12]
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8003326:	68dc      	ldr	r4, [r3, #12]
 8003328:	2c00      	cmp	r4, #0
 800332a:	db52      	blt.n	80033d2 <ETH_Prepare_Tx_Descriptors+0x26e>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800332c:	f8d9 402c 	ldr.w	r4, [r9, #44]	@ 0x2c
 8003330:	2c00      	cmp	r4, #0
 8003332:	d14e      	bne.n	80033d2 <ETH_Prepare_Tx_Descriptors+0x26e>
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003334:	6834      	ldr	r4, [r6, #0]
 8003336:	601c      	str	r4, [r3, #0]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003338:	689c      	ldr	r4, [r3, #8]
 800333a:	ea04 0907 	and.w	r9, r4, r7
 800333e:	6874      	ldr	r4, [r6, #4]
 8003340:	ea49 0404 	orr.w	r4, r9, r4
 8003344:	609c      	str	r4, [r3, #8]
    if (txbuffer->next != NULL)
 8003346:	68b4      	ldr	r4, [r6, #8]
 8003348:	2c00      	cmp	r4, #0
 800334a:	d03b      	beq.n	80033c4 <ETH_Prepare_Tx_Descriptors+0x260>
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800334c:	6826      	ldr	r6, [r4, #0]
 800334e:	605e      	str	r6, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003350:	689e      	ldr	r6, [r3, #8]
 8003352:	ea06 090c 	and.w	r9, r6, ip
 8003356:	6866      	ldr	r6, [r4, #4]
 8003358:	ea49 4606 	orr.w	r6, r9, r6, lsl #16
 800335c:	609e      	str	r6, [r3, #8]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800335e:	f8d1 a000 	ldr.w	sl, [r1]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003362:	68de      	ldr	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003364:	f01a 0f10 	tst.w	sl, #16
 8003368:	d1b3      	bne.n	80032d2 <ETH_Prepare_Tx_Descriptors+0x16e>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800336a:	ea06 0908 	and.w	r9, r6, r8
 800336e:	684e      	ldr	r6, [r1, #4]
      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8003370:	f01a 0f01 	tst.w	sl, #1
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003374:	ea49 0606 	orr.w	r6, r9, r6
 8003378:	60de      	str	r6, [r3, #12]
      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800337a:	d0b4      	beq.n	80032e6 <ETH_Prepare_Tx_Descriptors+0x182>
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800337c:	68de      	ldr	r6, [r3, #12]
 800337e:	f426 3940 	bic.w	r9, r6, #196608	@ 0x30000
 8003382:	694e      	ldr	r6, [r1, #20]
 8003384:	ea49 0606 	orr.w	r6, r9, r6
 8003388:	60de      	str	r6, [r3, #12]
 800338a:	e7ac      	b.n	80032e6 <ETH_Prepare_Tx_Descriptors+0x182>
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003392:	60da      	str	r2, [r3, #12]
 8003394:	f3bf 8f5f 	dmb	sy
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800339e:	60da      	str	r2, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 80033a0:	1c62      	adds	r2, r4, #1
 80033a2:	2a03      	cmp	r2, #3
 80033a4:	bf88      	it	hi
 80033a6:	1ee2      	subhi	r2, r4, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80033a8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 80033ac:	699b      	ldr	r3, [r3, #24]
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80033ae:	68dd      	ldr	r5, [r3, #12]
 80033b0:	2d00      	cmp	r5, #0
 80033b2:	db7b      	blt.n	80034ac <ETH_Prepare_Tx_Descriptors+0x348>
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80033b4:	680d      	ldr	r5, [r1, #0]
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80033b6:	2702      	movs	r7, #2
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80033b8:	f005 0810 	and.w	r8, r5, #16
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80033bc:	f005 0c04 	and.w	ip, r5, #4
 80033c0:	9701      	str	r7, [sp, #4]
 80033c2:	e725      	b.n	8003210 <ETH_Prepare_Tx_Descriptors+0xac>
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80033c4:	605c      	str	r4, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80033c6:	4634      	mov	r4, r6
 80033c8:	689e      	ldr	r6, [r3, #8]
 80033ca:	ea06 060c 	and.w	r6, r6, ip
 80033ce:	609e      	str	r6, [r3, #8]
 80033d0:	e7c5      	b.n	800335e <ETH_Prepare_Tx_Descriptors+0x1fa>
      for (idx = 0; idx < descnbr; idx ++)
 80033d2:	9b01      	ldr	r3, [sp, #4]
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80033d4:	9c02      	ldr	r4, [sp, #8]
      for (idx = 0; idx < descnbr; idx ++)
 80033d6:	195e      	adds	r6, r3, r5
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80033d8:	f8de 2018 	ldr.w	r2, [lr, #24]
      for (idx = 0; idx < descnbr; idx ++)
 80033dc:	d011      	beq.n	8003402 <ETH_Prepare_Tx_Descriptors+0x29e>
 80033de:	2100      	movs	r1, #0
 80033e0:	f3bf 8f5f 	dmb	sy
        INCR_TX_DESC_INDEX(descidx, 1U);
 80033e4:	1c65      	adds	r5, r4, #1
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80033e6:	68d3      	ldr	r3, [r2, #12]
        INCR_TX_DESC_INDEX(descidx, 1U);
 80033e8:	3c03      	subs	r4, #3
      for (idx = 0; idx < descnbr; idx ++)
 80033ea:	3101      	adds	r1, #1
        INCR_TX_DESC_INDEX(descidx, 1U);
 80033ec:	2d03      	cmp	r5, #3
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80033ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033f2:	bf98      	it	ls
 80033f4:	462c      	movls	r4, r5
 80033f6:	60d3      	str	r3, [r2, #12]
      for (idx = 0; idx < descnbr; idx ++)
 80033f8:	42b1      	cmp	r1, r6
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80033fa:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 80033fe:	699a      	ldr	r2, [r3, #24]
      for (idx = 0; idx < descnbr; idx ++)
 8003400:	d1ee      	bne.n	80033e0 <ETH_Prepare_Tx_Descriptors+0x27c>
    return HAL_ETH_ERROR_BUSY;
 8003402:	2002      	movs	r0, #2
 8003404:	e042      	b.n	800348c <ETH_Prepare_Tx_Descriptors+0x328>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003406:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 800344c <ETH_Prepare_Tx_Descriptors+0x2e8>
 800340a:	ea06 0808 	and.w	r8, r6, r8
 800340e:	684e      	ldr	r6, [r1, #4]
 8003410:	ea48 0606 	orr.w	r6, r8, r6
 8003414:	60de      	str	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8003416:	07ee      	lsls	r6, r5, #31
 8003418:	d506      	bpl.n	8003428 <ETH_Prepare_Tx_Descriptors+0x2c4>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800341a:	68de      	ldr	r6, [r3, #12]
 800341c:	f426 3840 	bic.w	r8, r6, #196608	@ 0x30000
 8003420:	694e      	ldr	r6, [r1, #20]
 8003422:	ea48 0606 	orr.w	r6, r8, r6
 8003426:	60de      	str	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8003428:	06ae      	lsls	r6, r5, #26
 800342a:	f57f af20 	bpl.w	800326e <ETH_Prepare_Tx_Descriptors+0x10a>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800342e:	68de      	ldr	r6, [r3, #12]
 8003430:	690d      	ldr	r5, [r1, #16]
 8003432:	f026 6640 	bic.w	r6, r6, #201326592	@ 0xc000000
 8003436:	4335      	orrs	r5, r6
 8003438:	60dd      	str	r5, [r3, #12]
 800343a:	e718      	b.n	800326e <ETH_Prepare_Tx_Descriptors+0x10a>
 800343c:	ffff0000 	.word	0xffff0000
 8003440:	ffffc000 	.word	0xffffc000
 8003444:	fffc0000 	.word	0xfffc0000
 8003448:	c000ffff 	.word	0xc000ffff
 800344c:	ffff8000 	.word	0xffff8000
 8003450:	f8dd a00c 	ldr.w	sl, [sp, #12]
  }

  if (ItMode != ((uint32_t)RESET))
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003454:	6899      	ldr	r1, [r3, #8]
  if (ItMode != ((uint32_t)RESET))
 8003456:	f1ba 0f00 	cmp.w	sl, #0
 800345a:	d023      	beq.n	80034a4 <ETH_Prepare_Tx_Descriptors+0x340>
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800345c:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 8003460:	6099      	str	r1, [r3, #8]
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8003462:	68d9      	ldr	r1, [r3, #12]
 8003464:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003468:	60d9      	str	r1, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800346a:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 800346e:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003470:	62d9      	str	r1, [r3, #44]	@ 0x2c

  dmatxdesclist->CurTxDesc = descidx;
 8003472:	6282      	str	r2, [r0, #40]	@ 0x28
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003474:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003478:	2301      	movs	r3, #1
 800347a:	f383 8810 	msr	PRIMASK, r3

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800347e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003480:	3301      	adds	r3, #1
 8003482:	442b      	add	r3, r5
 8003484:	6403      	str	r3, [r0, #64]	@ 0x40
 8003486:	f382 8810 	msr	PRIMASK, r2

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800348a:	2000      	movs	r0, #0
}
 800348c:	b005      	add	sp, #20
 800348e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003492:	605f      	str	r7, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003494:	4637      	mov	r7, r6
 8003496:	f8d3 9008 	ldr.w	r9, [r3, #8]
 800349a:	4e0a      	ldr	r6, [pc, #40]	@ (80034c4 <ETH_Prepare_Tx_Descriptors+0x360>)
 800349c:	ea09 0606 	and.w	r6, r9, r6
 80034a0:	609e      	str	r6, [r3, #8]
 80034a2:	e6cf      	b.n	8003244 <ETH_Prepare_Tx_Descriptors+0xe0>
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80034a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80034a8:	6099      	str	r1, [r3, #8]
 80034aa:	e7da      	b.n	8003462 <ETH_Prepare_Tx_Descriptors+0x2fe>
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80034ac:	f8de 2018 	ldr.w	r2, [lr, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 80034b0:	f3bf 8f5f 	dmb	sy
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80034b4:	68d3      	ldr	r3, [r2, #12]
 80034b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034ba:	60d3      	str	r3, [r2, #12]
      return HAL_ETH_ERROR_BUSY;
 80034bc:	e7a1      	b.n	8003402 <ETH_Prepare_Tx_Descriptors+0x29e>
  while (txbuffer->next != NULL)
 80034be:	464d      	mov	r5, r9
 80034c0:	e7c8      	b.n	8003454 <ETH_Prepare_Tx_Descriptors+0x2f0>
 80034c2:	bf00      	nop
 80034c4:	c000ffff 	.word	0xc000ffff

080034c8 <ETH_UpdateDescriptor>:
{
 80034c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t *buff = NULL;
 80034ca:	2300      	movs	r3, #0
{
 80034cc:	b083      	sub	sp, #12
 80034ce:	4605      	mov	r5, r0
  uint8_t *buff = NULL;
 80034d0:	9301      	str	r3, [sp, #4]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80034d2:	e9d0 761a 	ldrd	r7, r6, [r0, #104]	@ 0x68
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80034d6:	f107 0312 	add.w	r3, r7, #18
 80034da:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  while ((desccount > 0U) && (allocStatus != 0U))
 80034de:	b31e      	cbz	r6, 8003528 <ETH_UpdateDescriptor+0x60>
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80034e0:	6923      	ldr	r3, [r4, #16]
 80034e2:	b18b      	cbz	r3, 8003508 <ETH_UpdateDescriptor+0x40>
      if (heth->RxDescList.ItMode != 0U)
 80034e4:	6dab      	ldr	r3, [r5, #88]	@ 0x58
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80034e6:	f04f 4141 	mov.w	r1, #3238002688	@ 0xc1000000
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80034ea:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
      if (heth->RxDescList.ItMode != 0U)
 80034ee:	b9cb      	cbnz	r3, 8003524 <ETH_UpdateDescriptor+0x5c>
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80034f0:	60e2      	str	r2, [r4, #12]
      INCR_RX_DESC_INDEX(descidx, 1U);
 80034f2:	1c7b      	adds	r3, r7, #1
      desccount--;
 80034f4:	3e01      	subs	r6, #1
      INCR_RX_DESC_INDEX(descidx, 1U);
 80034f6:	2b03      	cmp	r3, #3
 80034f8:	bf88      	it	hi
 80034fa:	1efb      	subhi	r3, r7, #3
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80034fc:	f103 0212 	add.w	r2, r3, #18
      desccount--;
 8003500:	461f      	mov	r7, r3
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003502:	f855 4022 	ldr.w	r4, [r5, r2, lsl #2]
      desccount--;
 8003506:	e7ea      	b.n	80034de <ETH_UpdateDescriptor+0x16>
      HAL_ETH_RxAllocateCallback(&buff);
 8003508:	a801      	add	r0, sp, #4
 800350a:	f004 fafd 	bl	8007b08 <HAL_ETH_RxAllocateCallback>
      if (buff == NULL)
 800350e:	9b01      	ldr	r3, [sp, #4]
 8003510:	b153      	cbz	r3, 8003528 <ETH_UpdateDescriptor+0x60>
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8003512:	6023      	str	r3, [r4, #0]
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8003514:	f04f 4141 	mov.w	r1, #3238002688	@ 0xc1000000
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003518:	6123      	str	r3, [r4, #16]
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 800351a:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
      if (heth->RxDescList.ItMode != 0U)
 800351e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0e5      	beq.n	80034f0 <ETH_UpdateDescriptor+0x28>
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8003524:	60e1      	str	r1, [r4, #12]
 8003526:	e7e4      	b.n	80034f2 <ETH_UpdateDescriptor+0x2a>
  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003528:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 800352a:	42b3      	cmp	r3, r6
 800352c:	d010      	beq.n	8003550 <ETH_UpdateDescriptor+0x88>
 800352e:	f3bf 8f5f 	dmb	sy
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 8003532:	1c7b      	adds	r3, r7, #1
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003534:	682a      	ldr	r2, [r5, #0]
 8003536:	6929      	ldr	r1, [r5, #16]
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 8003538:	f003 0303 	and.w	r3, r3, #3
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800353c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003540:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003544:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003548:	f8c2 1128 	str.w	r1, [r2, #296]	@ 0x128
    heth->RxDescList.RxBuildDescCnt = desccount;
 800354c:	e9c5 761a 	strd	r7, r6, [r5, #104]	@ 0x68
}
 8003550:	b003      	add	sp, #12
 8003552:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003554 <HAL_ETH_Start_IT>:
{
 8003554:	b538      	push	{r3, r4, r5, lr}
  if (heth->gState == HAL_ETH_STATE_READY)
 8003556:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 800355a:	2b10      	cmp	r3, #16
 800355c:	d001      	beq.n	8003562 <HAL_ETH_Start_IT+0xe>
    return HAL_ERROR;
 800355e:	2001      	movs	r0, #1
}
 8003560:	bd38      	pop	{r3, r4, r5, pc}
    heth->gState = HAL_ETH_STATE_BUSY;
 8003562:	2523      	movs	r5, #35	@ 0x23
    heth->RxDescList.ItMode = 1U;
 8003564:	2201      	movs	r2, #1
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003566:	2304      	movs	r3, #4
 8003568:	4604      	mov	r4, r0
    heth->gState = HAL_ETH_STATE_BUSY;
 800356a:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    heth->RxDescList.ItMode = 1U;
 800356e:	6582      	str	r2, [r0, #88]	@ 0x58
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003570:	66c3      	str	r3, [r0, #108]	@ 0x6c
    ETH_UpdateDescriptor(heth);
 8003572:	f7ff ffa9 	bl	80034c8 <ETH_UpdateDescriptor>
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003576:	6822      	ldr	r2, [r4, #0]
    return HAL_OK;
 8003578:	2000      	movs	r0, #0
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800357a:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 800357e:	f8d3 1104 	ldr.w	r1, [r3, #260]	@ 0x104
 8003582:	f041 0101 	orr.w	r1, r1, #1
 8003586:	f8c3 1104 	str.w	r1, [r3, #260]	@ 0x104
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800358a:	f8d3 1108 	ldr.w	r1, [r3, #264]	@ 0x108
 800358e:	f041 0101 	orr.w	r1, r1, #1
 8003592:	f8c3 1108 	str.w	r1, [r3, #264]	@ 0x108
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8003596:	f8d3 1160 	ldr.w	r1, [r3, #352]	@ 0x160
 800359a:	f441 7181 	orr.w	r1, r1, #258	@ 0x102
 800359e:	f8c3 1160 	str.w	r1, [r3, #352]	@ 0x160
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80035a2:	f8d2 1d00 	ldr.w	r1, [r2, #3328]	@ 0xd00
 80035a6:	f041 0101 	orr.w	r1, r1, #1
 80035aa:	f8c2 1d00 	str.w	r1, [r2, #3328]	@ 0xd00
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80035ae:	6811      	ldr	r1, [r2, #0]
 80035b0:	f041 0102 	orr.w	r1, r1, #2
 80035b4:	6011      	str	r1, [r2, #0]
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80035b6:	6811      	ldr	r1, [r2, #0]
 80035b8:	f041 0101 	orr.w	r1, r1, #1
 80035bc:	6011      	str	r1, [r2, #0]
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80035be:	f24d 02c1 	movw	r2, #53441	@ 0xd0c1
 80035c2:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80035c6:	430a      	orrs	r2, r1
 80035c8:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    heth->gState = HAL_ETH_STATE_STARTED;
 80035cc:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 80035d0:	bd38      	pop	{r3, r4, r5, pc}
 80035d2:	bf00      	nop

080035d4 <HAL_ETH_Stop_IT>:
  if (heth->gState == HAL_ETH_STATE_STARTED)
 80035d4:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 80035d8:	2a23      	cmp	r2, #35	@ 0x23
 80035da:	d001      	beq.n	80035e0 <HAL_ETH_Stop_IT+0xc>
    return HAL_ERROR;
 80035dc:	2001      	movs	r0, #1
}
 80035de:	4770      	bx	lr
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80035e0:	4601      	mov	r1, r0
 80035e2:	4603      	mov	r3, r0
{
 80035e4:	b430      	push	{r4, r5}
    heth->gState = HAL_ETH_STATE_BUSY;
 80035e6:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80035ea:	f103 0c54 	add.w	ip, r3, #84	@ 0x54
 80035ee:	f851 2b44 	ldr.w	r2, [r1], #68
 80035f2:	4c19      	ldr	r4, [pc, #100]	@ (8003658 <HAL_ETH_Stop_IT+0x84>)
 80035f4:	f502 5080 	add.w	r0, r2, #4096	@ 0x1000
 80035f8:	f8d0 5134 	ldr.w	r5, [r0, #308]	@ 0x134
 80035fc:	402c      	ands	r4, r5
 80035fe:	f8c0 4134 	str.w	r4, [r0, #308]	@ 0x134
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003602:	f8d0 4104 	ldr.w	r4, [r0, #260]	@ 0x104
 8003606:	f024 0401 	bic.w	r4, r4, #1
 800360a:	f8c0 4104 	str.w	r4, [r0, #260]	@ 0x104
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800360e:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
 8003612:	f024 0401 	bic.w	r4, r4, #1
 8003616:	f8c0 4108 	str.w	r4, [r0, #264]	@ 0x108
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800361a:	6810      	ldr	r0, [r2, #0]
 800361c:	f020 0001 	bic.w	r0, r0, #1
 8003620:	6010      	str	r0, [r2, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003622:	f8d2 0d00 	ldr.w	r0, [r2, #3328]	@ 0xd00
 8003626:	f040 0001 	orr.w	r0, r0, #1
 800362a:	f8c2 0d00 	str.w	r0, [r2, #3328]	@ 0xd00
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800362e:	6810      	ldr	r0, [r2, #0]
 8003630:	f020 0002 	bic.w	r0, r0, #2
 8003634:	6010      	str	r0, [r2, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003636:	f851 0f04 	ldr.w	r0, [r1, #4]!
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800363a:	68c2      	ldr	r2, [r0, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800363c:	4561      	cmp	r1, ip
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800363e:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8003642:	60c2      	str	r2, [r0, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003644:	d1f7      	bne.n	8003636 <HAL_ETH_Stop_IT+0x62>
    heth->RxDescList.ItMode = 0U;
 8003646:	2200      	movs	r2, #0
    heth->gState = HAL_ETH_STATE_READY;
 8003648:	2110      	movs	r1, #16
    return HAL_OK;
 800364a:	4610      	mov	r0, r2
    heth->RxDescList.ItMode = 0U;
 800364c:	659a      	str	r2, [r3, #88]	@ 0x58
    heth->gState = HAL_ETH_STATE_READY;
 800364e:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
}
 8003652:	bc30      	pop	{r4, r5}
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	ffff2f3e 	.word	0xffff2f3e

0800365c <HAL_ETH_Transmit_IT>:
{
 800365c:	b510      	push	{r4, lr}
 800365e:	4604      	mov	r4, r0
  if (pTxConfig == NULL)
 8003660:	b321      	cbz	r1, 80036ac <HAL_ETH_Transmit_IT+0x50>
  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003662:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8003666:	2a23      	cmp	r2, #35	@ 0x23
 8003668:	d001      	beq.n	800366e <HAL_ETH_Transmit_IT+0x12>
    return HAL_ERROR;
 800366a:	2001      	movs	r0, #1
}
 800366c:	bd10      	pop	{r4, pc}
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800366e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003670:	2201      	movs	r2, #1
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8003672:	63c3      	str	r3, [r0, #60]	@ 0x3c
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003674:	f7ff fd76 	bl	8003164 <ETH_Prepare_Tx_Descriptors>
 8003678:	b130      	cbz	r0, 8003688 <HAL_ETH_Transmit_IT+0x2c>
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800367a:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 800367e:	f043 0302 	orr.w	r3, r3, #2
 8003682:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_ERROR;
 8003686:	e7f0      	b.n	800366a <HAL_ETH_Transmit_IT+0xe>
  __ASM volatile ("dsb 0xF":::"memory");
 8003688:	f3bf 8f4f 	dsb	sy
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800368c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    return HAL_OK;
 800368e:	2000      	movs	r0, #0
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003690:	1c53      	adds	r3, r2, #1
 8003692:	2b03      	cmp	r3, #3
 8003694:	bf88      	it	hi
 8003696:	1ed3      	subhi	r3, r2, #3
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003698:	6822      	ldr	r2, [r4, #0]
 800369a:	1d99      	adds	r1, r3, #6
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800369c:	62a3      	str	r3, [r4, #40]	@ 0x28
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800369e:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
 80036a2:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80036a6:	f8c3 1120 	str.w	r1, [r3, #288]	@ 0x120
}
 80036aa:	bd10      	pop	{r4, pc}
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80036ac:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    return HAL_ERROR;
 80036b8:	e7d7      	b.n	800366a <HAL_ETH_Transmit_IT+0xe>
 80036ba:	bf00      	nop

080036bc <HAL_ETH_ReadData>:
{
 80036bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c0:	4604      	mov	r4, r0
 80036c2:	b083      	sub	sp, #12
  if (pAppBuff == NULL)
 80036c4:	2900      	cmp	r1, #0
 80036c6:	d070      	beq.n	80037aa <HAL_ETH_ReadData+0xee>
  if (heth->gState != HAL_ETH_STATE_STARTED)
 80036c8:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 80036cc:	2b23      	cmp	r3, #35	@ 0x23
 80036ce:	d162      	bne.n	8003796 <HAL_ETH_ReadData+0xda>
  descidx = heth->RxDescList.RxDescIdx;
 80036d0:	f8d0 805c 	ldr.w	r8, [r0, #92]	@ 0x5c
 80036d4:	460f      	mov	r7, r1
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80036d6:	f108 0312 	add.w	r3, r8, #18
 80036da:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80036de:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80036e0:	68e9      	ldr	r1, [r5, #12]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80036e2:	f1c3 0b04 	rsb	fp, r3, #4
         && (rxdataready == 0U))
 80036e6:	2900      	cmp	r1, #0
 80036e8:	db6a      	blt.n	80037c0 <HAL_ETH_ReadData+0x104>
 80036ea:	f1bb 0f00 	cmp.w	fp, #0
 80036ee:	d069      	beq.n	80037c4 <HAL_ETH_ReadData+0x108>
  uint32_t desccnt = 0U;
 80036f0:	f04f 0900 	mov.w	r9, #0
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80036f4:	f100 0380 	add.w	r3, r0, #128	@ 0x80
      dmarxdesc->BackupAddr0 = 0;
 80036f8:	9701      	str	r7, [sp, #4]
 80036fa:	46ca      	mov	sl, r9
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	e02e      	b.n	800375e <HAL_ETH_ReadData+0xa2>
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8003700:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003702:	68ef      	ldr	r7, [r5, #12]
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8003704:	68ee      	ldr	r6, [r5, #12]
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8003706:	f3c7 070e 	ubfx	r7, r7, #0, #15
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800370a:	f016 5680 	ands.w	r6, r6, #268435456	@ 0x10000000
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 800370e:	eba7 0703 	sub.w	r7, r7, r3
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8003712:	d002      	beq.n	800371a <HAL_ETH_ReadData+0x5e>
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8003714:	68eb      	ldr	r3, [r5, #12]
        rxdataready = 1;
 8003716:	2601      	movs	r6, #1
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8003718:	6723      	str	r3, [r4, #112]	@ 0x70
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800371a:	b2bb      	uxth	r3, r7
 800371c:	692a      	ldr	r2, [r5, #16]
 800371e:	9900      	ldr	r1, [sp, #0]
 8003720:	f104 007c 	add.w	r0, r4, #124	@ 0x7c
 8003724:	f004 fa14 	bl	8007b50 <HAL_ETH_RxLinkCallback>
      heth->RxDescList.RxDescCnt++;
 8003728:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800372a:	3301      	adds	r3, #1
 800372c:	6623      	str	r3, [r4, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 800372e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003730:	443b      	add	r3, r7
 8003732:	6663      	str	r3, [r4, #100]	@ 0x64
      dmarxdesc->BackupAddr0 = 0;
 8003734:	f8c5 a010 	str.w	sl, [r5, #16]
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003738:	f108 0301 	add.w	r3, r8, #1
    desccnt++;
 800373c:	f109 0901 	add.w	r9, r9, #1
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003740:	2b03      	cmp	r3, #3
 8003742:	bf8c      	ite	hi
 8003744:	f1a8 0803 	subhi.w	r8, r8, #3
 8003748:	4698      	movls	r8, r3
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800374a:	f108 0312 	add.w	r3, r8, #18
 800374e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003752:	68eb      	ldr	r3, [r5, #12]
         && (rxdataready == 0U))
 8003754:	2b00      	cmp	r3, #0
 8003756:	db16      	blt.n	8003786 <HAL_ETH_ReadData+0xca>
 8003758:	45cb      	cmp	fp, r9
 800375a:	d914      	bls.n	8003786 <HAL_ETH_ReadData+0xca>
 800375c:	b99e      	cbnz	r6, 8003786 <HAL_ETH_ReadData+0xca>
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800375e:	68eb      	ldr	r3, [r5, #12]
 8003760:	0059      	lsls	r1, r3, #1
 8003762:	d503      	bpl.n	800376c <HAL_ETH_ReadData+0xb0>
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8003764:	686b      	ldr	r3, [r5, #4]
 8003766:	67a3      	str	r3, [r4, #120]	@ 0x78
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 8003768:	682b      	ldr	r3, [r5, #0]
 800376a:	6763      	str	r3, [r4, #116]	@ 0x74
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 800376c:	68eb      	ldr	r3, [r5, #12]
 800376e:	009a      	lsls	r2, r3, #2
 8003770:	d402      	bmi.n	8003778 <HAL_ETH_ReadData+0xbc>
 8003772:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
 8003774:	2e00      	cmp	r6, #0
 8003776:	d0df      	beq.n	8003738 <HAL_ETH_ReadData+0x7c>
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8003778:	68eb      	ldr	r3, [r5, #12]
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	d5c0      	bpl.n	8003700 <HAL_ETH_ReadData+0x44>
        heth->RxDescList.RxDescCnt = 0;
 800377e:	2300      	movs	r3, #0
 8003780:	e9c4 aa18 	strd	sl, sl, [r4, #96]	@ 0x60
 8003784:	e7bd      	b.n	8003702 <HAL_ETH_ReadData+0x46>
  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003786:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003788:	9f01      	ldr	r7, [sp, #4]
 800378a:	444b      	add	r3, r9
 800378c:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800378e:	b99b      	cbnz	r3, 80037b8 <HAL_ETH_ReadData+0xfc>
  heth->RxDescList.RxDescIdx = descidx;
 8003790:	f8c4 805c 	str.w	r8, [r4, #92]	@ 0x5c
  if (rxdataready == 1U)
 8003794:	b91e      	cbnz	r6, 800379e <HAL_ETH_ReadData+0xe2>
    return HAL_ERROR;
 8003796:	2001      	movs	r0, #1
}
 8003798:	b003      	add	sp, #12
 800379a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *pAppBuff = heth->RxDescList.pRxStart;
 800379e:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
    heth->RxDescList.pRxStart = NULL;
 80037a0:	2300      	movs	r3, #0
    *pAppBuff = heth->RxDescList.pRxStart;
 80037a2:	603a      	str	r2, [r7, #0]
    return HAL_OK;
 80037a4:	4618      	mov	r0, r3
    heth->RxDescList.pRxStart = NULL;
 80037a6:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80037a8:	e7f6      	b.n	8003798 <HAL_ETH_ReadData+0xdc>
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80037aa:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    return HAL_ERROR;
 80037b6:	e7ee      	b.n	8003796 <HAL_ETH_ReadData+0xda>
    ETH_UpdateDescriptor(heth);
 80037b8:	4620      	mov	r0, r4
 80037ba:	f7ff fe85 	bl	80034c8 <ETH_UpdateDescriptor>
 80037be:	e7e7      	b.n	8003790 <HAL_ETH_ReadData+0xd4>
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0e8      	beq.n	8003796 <HAL_ETH_ReadData+0xda>
    ETH_UpdateDescriptor(heth);
 80037c4:	f7ff fe80 	bl	80034c8 <ETH_UpdateDescriptor>
  heth->RxDescList.RxDescIdx = descidx;
 80037c8:	f8c4 805c 	str.w	r8, [r4, #92]	@ 0x5c
  if (rxdataready == 1U)
 80037cc:	e7e3      	b.n	8003796 <HAL_ETH_ReadData+0xda>
 80037ce:	bf00      	nop

080037d0 <HAL_ETH_ReleaseTxPacket>:
{
 80037d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80037d4:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80037d8:	b17d      	cbz	r5, 80037fa <HAL_ETH_ReleaseTxPacket+0x2a>
 80037da:	4606      	mov	r6, r0
        dmatxdesclist->PacketAddress[idx] = NULL;
 80037dc:	f04f 0800 	mov.w	r8, #0
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80037e0:	eb06 0784 	add.w	r7, r6, r4, lsl #2
    numOfBuf--;
 80037e4:	3d01      	subs	r5, #1
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80037e6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80037ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80037ec:	b140      	cbz	r0, 8003800 <HAL_ETH_ReleaseTxPacket+0x30>
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80037ee:	68f3      	ldr	r3, [r6, #12]
 80037f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	da0c      	bge.n	8003814 <HAL_ETH_ReleaseTxPacket+0x44>
}
 80037fa:	2000      	movs	r0, #0
 80037fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      INCR_TX_DESC_INDEX(idx, 1U);
 8003800:	1c63      	adds	r3, r4, #1
 8003802:	3c03      	subs	r4, #3
 8003804:	2b03      	cmp	r3, #3
 8003806:	d800      	bhi.n	800380a <HAL_ETH_ReleaseTxPacket+0x3a>
 8003808:	461c      	mov	r4, r3
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800380a:	2d00      	cmp	r5, #0
 800380c:	d1e8      	bne.n	80037e0 <HAL_ETH_ReleaseTxPacket+0x10>
}
 800380e:	2000      	movs	r0, #0
 8003810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003814:	f004 f9cc 	bl	8007bb0 <HAL_ETH_TxFreeCallback>
        INCR_TX_DESC_INDEX(idx, 1U);
 8003818:	1c63      	adds	r3, r4, #1
 800381a:	3c03      	subs	r4, #3
        dmatxdesclist->PacketAddress[idx] = NULL;
 800381c:	f8c7 802c 	str.w	r8, [r7, #44]	@ 0x2c
        INCR_TX_DESC_INDEX(idx, 1U);
 8003820:	2b03      	cmp	r3, #3
 8003822:	bf98      	it	ls
 8003824:	461c      	movls	r4, r3
        dmatxdesclist->releaseIndex = idx;
 8003826:	e9c6 5410 	strd	r5, r4, [r6, #64]	@ 0x40
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800382a:	2d00      	cmp	r5, #0
 800382c:	d1d8      	bne.n	80037e0 <HAL_ETH_ReleaseTxPacket+0x10>
 800382e:	e7ee      	b.n	800380e <HAL_ETH_ReleaseTxPacket+0x3e>

08003830 <HAL_ETH_PMTCallback>:
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop

08003834 <HAL_ETH_EEECallback>:
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop

08003838 <HAL_ETH_WakeUpCallback>:
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop

0800383c <HAL_ETH_IRQHandler>:
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 800383c:	6802      	ldr	r2, [r0, #0]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800383e:	f502 5380 	add.w	r3, r2, #4096	@ 0x1000
{
 8003842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8003846:	f8d2 60b0 	ldr.w	r6, [r2, #176]	@ 0xb0
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 800384a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800384e:	f8d3 5160 	ldr.w	r5, [r3, #352]	@ 0x160
{
 8003852:	4604      	mov	r4, r0
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8003854:	f8d3 7134 	ldr.w	r7, [r3, #308]	@ 0x134
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8003858:	0669      	lsls	r1, r5, #25
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 800385a:	f8d2 80a8 	ldr.w	r8, [r2, #168]	@ 0xa8
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800385e:	d501      	bpl.n	8003864 <HAL_ETH_IRQHandler+0x28>
 8003860:	067a      	lsls	r2, r7, #25
 8003862:	d479      	bmi.n	8003958 <HAL_ETH_IRQHandler+0x11c>
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8003864:	07e9      	lsls	r1, r5, #31
 8003866:	d501      	bpl.n	800386c <HAL_ETH_IRQHandler+0x30>
 8003868:	07fa      	lsls	r2, r7, #31
 800386a:	d46a      	bmi.n	8003942 <HAL_ETH_IRQHandler+0x106>
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 800386c:	046b      	lsls	r3, r5, #17
 800386e:	d501      	bpl.n	8003874 <HAL_ETH_IRQHandler+0x38>
 8003870:	0478      	lsls	r0, r7, #17
 8003872:	d40b      	bmi.n	800388c <HAL_ETH_IRQHandler+0x50>
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003874:	f416 4fc0 	tst.w	r6, #24576	@ 0x6000
 8003878:	d123      	bne.n	80038c2 <HAL_ETH_IRQHandler+0x86>
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800387a:	06f2      	lsls	r2, r6, #27
 800387c:	d437      	bmi.n	80038ee <HAL_ETH_IRQHandler+0xb2>
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 800387e:	06b3      	lsls	r3, r6, #26
 8003880:	d444      	bmi.n	800390c <HAL_ETH_IRQHandler+0xd0>
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003882:	f418 0f80 	tst.w	r8, #4194304	@ 0x400000
 8003886:	d151      	bne.n	800392c <HAL_ETH_IRQHandler+0xf0>
}
 8003888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800388c:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8003890:	04e9      	lsls	r1, r5, #19
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003892:	f043 0308 	orr.w	r3, r3, #8
 8003896:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038a0:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 80038a4:	d45f      	bmi.n	8003966 <HAL_ETH_IRQHandler+0x12a>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80038a6:	f402 42cd 	and.w	r2, r2, #26240	@ 0x6680
 80038aa:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80038ae:	f44f 42cd 	mov.w	r2, #26240	@ 0x6680
 80038b2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_ErrorCallback(heth);
 80038b6:	4620      	mov	r0, r4
 80038b8:	f003 ff7e 	bl	80077b8 <HAL_ETH_ErrorCallback>
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80038bc:	f416 4fc0 	tst.w	r6, #24576	@ 0x6000
 80038c0:	d0db      	beq.n	800387a <HAL_ETH_IRQHandler+0x3e>
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80038c2:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
    HAL_ETH_ErrorCallback(heth);
 80038c6:	4620      	mov	r0, r4
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80038c8:	6822      	ldr	r2, [r4, #0]
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80038ca:	f043 0310 	orr.w	r3, r3, #16
 80038ce:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80038d2:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 80038d6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    heth->gState = HAL_ETH_STATE_ERROR;
 80038da:	23e0      	movs	r3, #224	@ 0xe0
 80038dc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    HAL_ETH_ErrorCallback(heth);
 80038e0:	f003 ff6a 	bl	80077b8 <HAL_ETH_ErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 80038e4:	2300      	movs	r3, #0
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80038e6:	06f2      	lsls	r2, r6, #27
    heth->MACErrorCode = (uint32_t)(0x0U);
 80038e8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80038ec:	d5c7      	bpl.n	800387e <HAL_ETH_IRQHandler+0x42>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80038ee:	6823      	ldr	r3, [r4, #0]
    HAL_ETH_PMTCallback(heth);
 80038f0:	4620      	mov	r0, r4
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80038f2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80038f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80038fa:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    HAL_ETH_PMTCallback(heth);
 80038fe:	f7ff ff97 	bl	8003830 <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003902:	2300      	movs	r3, #0
 8003904:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8003908:	06b3      	lsls	r3, r6, #26
 800390a:	d5ba      	bpl.n	8003882 <HAL_ETH_IRQHandler+0x46>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 800390c:	6823      	ldr	r3, [r4, #0]
    HAL_ETH_EEECallback(heth);
 800390e:	4620      	mov	r0, r4
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8003910:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
    HAL_ETH_EEECallback(heth);
 800391c:	f7ff ff8a 	bl	8003834 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 8003920:	2300      	movs	r3, #0
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003922:	f418 0f80 	tst.w	r8, #4194304	@ 0x400000
    heth->MACLPIEvent = (uint32_t)(0x0U);
 8003926:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800392a:	d0ad      	beq.n	8003888 <HAL_ETH_IRQHandler+0x4c>
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800392c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003930:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
    HAL_ETH_WakeUpCallback(heth);
 8003934:	4620      	mov	r0, r4
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003936:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    HAL_ETH_WakeUpCallback(heth);
 800393a:	f7ff ff7d 	bl	8003838 <HAL_ETH_WakeUpCallback>
}
 800393e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8003942:	6823      	ldr	r3, [r4, #0]
 8003944:	f248 0201 	movw	r2, #32769	@ 0x8001
    HAL_ETH_TxCpltCallback(heth);
 8003948:	4620      	mov	r0, r4
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800394a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800394e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_TxCpltCallback(heth);
 8003952:	f003 ff2b 	bl	80077ac <HAL_ETH_TxCpltCallback>
 8003956:	e789      	b.n	800386c <HAL_ETH_IRQHandler+0x30>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8003958:	f248 0240 	movw	r2, #32832	@ 0x8040
 800395c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_RxCpltCallback(heth);
 8003960:	f003 ff1e 	bl	80077a0 <HAL_ETH_RxCpltCallback>
 8003964:	e77e      	b.n	8003864 <HAL_ETH_IRQHandler+0x28>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003966:	f241 1102 	movw	r1, #4354	@ 0x1102
 800396a:	400a      	ands	r2, r1
 800396c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8003970:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8003974:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003978:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
      heth->gState = HAL_ETH_STATE_ERROR;
 800397c:	23e0      	movs	r3, #224	@ 0xe0
 800397e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8003982:	e798      	b.n	80038b6 <HAL_ETH_IRQHandler+0x7a>

08003984 <HAL_ETH_ReadPHYRegister>:
{
 8003984:	b570      	push	{r4, r5, r6, lr}
 8003986:	4604      	mov	r4, r0
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003988:	6800      	ldr	r0, [r0, #0]
{
 800398a:	461d      	mov	r5, r3
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800398c:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
 8003990:	07db      	lsls	r3, r3, #31
 8003992:	d501      	bpl.n	8003998 <HAL_ETH_ReadPHYRegister+0x14>
    return HAL_ERROR;
 8003994:	2001      	movs	r0, #1
}
 8003996:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003998:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800399c:	f023 7378 	bic.w	r3, r3, #65011712	@ 0x3e00000
 80039a0:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80039a4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80039a8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80039ac:	f042 020d 	orr.w	r2, r2, #13
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80039b0:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
  tickstart = HAL_GetTick();
 80039b4:	f7fe f91c 	bl	8001bf0 <HAL_GetTick>
 80039b8:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80039ba:	e005      	b.n	80039c8 <HAL_ETH_ReadPHYRegister+0x44>
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80039bc:	f7fe f918 	bl	8001bf0 <HAL_GetTick>
 80039c0:	1b82      	subs	r2, r0, r6
 80039c2:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80039c6:	d8e5      	bhi.n	8003994 <HAL_ETH_ReadPHYRegister+0x10>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80039c8:	6821      	ldr	r1, [r4, #0]
 80039ca:	f8d1 2200 	ldr.w	r2, [r1, #512]	@ 0x200
 80039ce:	f012 0201 	ands.w	r2, r2, #1
 80039d2:	d1f3      	bne.n	80039bc <HAL_ETH_ReadPHYRegister+0x38>
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80039d4:	f8d1 3204 	ldr.w	r3, [r1, #516]	@ 0x204
  return HAL_OK;
 80039d8:	4610      	mov	r0, r2
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80039da:	b29b      	uxth	r3, r3
 80039dc:	602b      	str	r3, [r5, #0]
}
 80039de:	bd70      	pop	{r4, r5, r6, pc}

080039e0 <HAL_ETH_WritePHYRegister>:
{
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	4604      	mov	r4, r0
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80039e4:	6800      	ldr	r0, [r0, #0]
 80039e6:	f8d0 5200 	ldr.w	r5, [r0, #512]	@ 0x200
 80039ea:	07ed      	lsls	r5, r5, #31
 80039ec:	d501      	bpl.n	80039f2 <HAL_ETH_WritePHYRegister+0x12>
    return HAL_ERROR;
 80039ee:	2001      	movs	r0, #1
}
 80039f0:	bd38      	pop	{r3, r4, r5, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80039f2:	f8d0 0200 	ldr.w	r0, [r0, #512]	@ 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80039f6:	b29d      	uxth	r5, r3
 80039f8:	f020 7378 	bic.w	r3, r0, #65011712	@ 0x3e00000
 80039fc:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8003a00:	490f      	ldr	r1, [pc, #60]	@ (8003a40 <HAL_ETH_WritePHYRegister+0x60>)
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003a02:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8003a06:	f8c1 5204 	str.w	r5, [r1, #516]	@ 0x204
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003a0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8003a0e:	f023 030c 	bic.w	r3, r3, #12
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003a12:	f043 0305 	orr.w	r3, r3, #5
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8003a16:	f8c1 3200 	str.w	r3, [r1, #512]	@ 0x200
  tickstart = HAL_GetTick();
 8003a1a:	f7fe f8e9 	bl	8001bf0 <HAL_GetTick>
 8003a1e:	4605      	mov	r5, r0
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003a20:	e005      	b.n	8003a2e <HAL_ETH_WritePHYRegister+0x4e>
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003a22:	f7fe f8e5 	bl	8001bf0 <HAL_GetTick>
 8003a26:	1b43      	subs	r3, r0, r5
 8003a28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a2c:	d8df      	bhi.n	80039ee <HAL_ETH_WritePHYRegister+0xe>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a34:	f013 0301 	ands.w	r3, r3, #1
 8003a38:	d1f3      	bne.n	8003a22 <HAL_ETH_WritePHYRegister+0x42>
  return HAL_OK;
 8003a3a:	4618      	mov	r0, r3
}
 8003a3c:	bd38      	pop	{r3, r4, r5, pc}
 8003a3e:	bf00      	nop
 8003a40:	40028000 	.word	0x40028000

08003a44 <HAL_ETH_GetMACConfig>:
  if (macconf == NULL)
 8003a44:	2900      	cmp	r1, #0
 8003a46:	f000 80c4 	beq.w	8003bd2 <HAL_ETH_GetMACConfig+0x18e>
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003a4a:	6803      	ldr	r3, [r0, #0]
  return HAL_OK;
 8003a4c:	2000      	movs	r0, #0
{
 8003a4e:	b410      	push	{r4}
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003a50:	681c      	ldr	r4, [r3, #0]
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003a52:	681a      	ldr	r2, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003a54:	f004 040c 	and.w	r4, r4, #12
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003a58:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8003a5c:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003a60:	681a      	ldr	r2, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003a62:	62cc      	str	r4, [r1, #44]	@ 0x2c
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003a64:	f002 0260 	and.w	r2, r2, #96	@ 0x60
 8003a68:	624a      	str	r2, [r1, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	f482 7280 	eor.w	r2, r2, #256	@ 0x100
 8003a70:	f3c2 2200 	ubfx	r2, r2, #8, #1
 8003a74:	f881 2020 	strb.w	r2, [r1, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003a78:	681a      	ldr	r2, [r3, #0]
                                        ? ENABLE : DISABLE;
 8003a7a:	f3c2 2240 	ubfx	r2, r2, #9, #1
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003a7e:	77ca      	strb	r2, [r1, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	f482 6280 	eor.w	r2, r2, #1024	@ 0x400
 8003a86:	f3c2 2280 	ubfx	r2, r2, #10, #1
 8003a8a:	778a      	strb	r2, [r1, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003a8c:	681a      	ldr	r2, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8003a8e:	f3c2 22c0 	ubfx	r2, r2, #11, #1
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003a92:	774a      	strb	r2, [r1, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8003a9a:	770a      	strb	r2, [r1, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003a9c:	681c      	ldr	r4, [r3, #0]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003a9e:	681a      	ldr	r2, [r3, #0]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003aa0:	f404 5400 	and.w	r4, r4, #8192	@ 0x2000
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003aa4:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003aa8:	e9c1 2405 	strd	r2, r4, [r1, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	f3c2 4200 	ubfx	r2, r2, #16, #1
 8003ab2:	748a      	strb	r2, [r1, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	f482 3200 	eor.w	r2, r2, #131072	@ 0x20000
 8003aba:	f3c2 4240 	ubfx	r2, r2, #17, #1
 8003abe:	744a      	strb	r2, [r1, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8003ac6:	f3c2 42c0 	ubfx	r2, r2, #19, #1
 8003aca:	740a      	strb	r2, [r1, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	f3c2 5200 	ubfx	r2, r2, #20, #1
 8003ad2:	73ca      	strb	r2, [r1, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8003ada:	738a      	strb	r2, [r1, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	f3c2 5280 	ubfx	r2, r2, #22, #1
 8003ae2:	734a      	strb	r2, [r1, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003ae4:	681a      	ldr	r2, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8003ae6:	f3c2 52c0 	ubfx	r2, r2, #23, #1
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003aea:	730a      	strb	r2, [r1, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003aec:	681c      	ldr	r4, [r3, #0]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003aee:	681a      	ldr	r2, [r3, #0]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003af0:	f004 64e0 	and.w	r4, r4, #117440512	@ 0x7000000
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003af4:	f3c2 62c0 	ubfx	r2, r2, #27, #1
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003af8:	608c      	str	r4, [r1, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003afa:	710a      	strb	r2, [r1, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003afc:	681c      	ldr	r4, [r3, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003afe:	685a      	ldr	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003b00:	f004 44e0 	and.w	r4, r4, #1879048192	@ 0x70000000
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003b04:	f3c2 020d 	ubfx	r2, r2, #0, #14
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003b08:	600c      	str	r4, [r1, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003b0a:	634a      	str	r2, [r1, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	f482 3280 	eor.w	r2, r2, #65536	@ 0x10000
 8003b12:	f3c2 4200 	ubfx	r2, r2, #16, #1
 8003b16:	f881 2032 	strb.w	r2, [r1, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	f3c2 4240 	ubfx	r2, r2, #17, #1
 8003b20:	f881 2031 	strb.w	r2, [r1, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003b24:	685a      	ldr	r2, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003b26:	f3c2 4280 	ubfx	r2, r2, #18, #1
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003b2a:	f881 2030 	strb.w	r2, [r1, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003b2e:	685a      	ldr	r2, [r3, #4]
                                    ? ENABLE : DISABLE;
 8003b30:	f3c2 6200 	ubfx	r2, r2, #24, #1
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003b34:	f881 2038 	strb.w	r2, [r1, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003b38:	685c      	ldr	r4, [r3, #4]
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003b3a:	68da      	ldr	r2, [r3, #12]
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003b3c:	f3c4 6444 	ubfx	r4, r4, #25, #5
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003b40:	f3c2 2200 	ubfx	r2, r2, #8, #1
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003b44:	63cc      	str	r4, [r1, #60]	@ 0x3c
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003b46:	f881 2040 	strb.w	r2, [r1, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003b4a:	68dc      	ldr	r4, [r3, #12]
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003b4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003b4e:	f004 040f 	and.w	r4, r4, #15
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003b52:	f3c2 0240 	ubfx	r2, r2, #1, #1
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003b56:	644c      	str	r4, [r1, #68]	@ 0x44
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003b58:	f881 2054 	strb.w	r2, [r1, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003b5c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b5e:	f082 0280 	eor.w	r2, r2, #128	@ 0x80
 8003b62:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8003b66:	f881 204c 	strb.w	r2, [r1, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003b6a:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003b6c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003b6e:	f004 0470 	and.w	r4, r4, #112	@ 0x70
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003b72:	0c12      	lsrs	r2, r2, #16
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003b74:	650c      	str	r4, [r1, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003b76:	648a      	str	r2, [r1, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003b78:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003b7c:	f002 0201 	and.w	r2, r2, #1
 8003b80:	f881 2056 	strb.w	r2, [r1, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003b84:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
                                      ? ENABLE : DISABLE;
 8003b88:	f3c2 0240 	ubfx	r2, r2, #1, #1
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003b8c:	f881 2055 	strb.w	r2, [r1, #85]	@ 0x55
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003b90:	f8d3 4d00 	ldr.w	r4, [r3, #3328]	@ 0xd00
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003b94:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	@ 0xd30
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003b98:	f004 0472 	and.w	r4, r4, #114	@ 0x72
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003b9c:	f002 0223 	and.w	r2, r2, #35	@ 0x23
 8003ba0:	e9c1 4216 	strd	r4, r2, [r1, #88]	@ 0x58
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003ba4:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	@ 0xd30
}
 8003ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8003bac:	f3c2 02c0 	ubfx	r2, r2, #3, #1
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003bb0:	f881 2062 	strb.w	r2, [r1, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8003bb4:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	@ 0xd30
 8003bb8:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8003bbc:	f881 2061 	strb.w	r2, [r1, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003bc0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8003bc4:	f083 0340 	eor.w	r3, r3, #64	@ 0x40
 8003bc8:	f3c3 1380 	ubfx	r3, r3, #6, #1
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003bcc:	f881 3060 	strb.w	r3, [r1, #96]	@ 0x60
}
 8003bd0:	4770      	bx	lr
    return HAL_ERROR;
 8003bd2:	2001      	movs	r0, #1
}
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop

08003bd8 <HAL_ETH_SetMACConfig>:
  if (macconf == NULL)
 8003bd8:	b131      	cbz	r1, 8003be8 <HAL_ETH_SetMACConfig+0x10>
{
 8003bda:	b508      	push	{r3, lr}
  if (heth->gState == HAL_ETH_STATE_READY)
 8003bdc:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8003be0:	2b10      	cmp	r3, #16
 8003be2:	d003      	beq.n	8003bec <HAL_ETH_SetMACConfig+0x14>
    return HAL_ERROR;
 8003be4:	2001      	movs	r0, #1
}
 8003be6:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 8003be8:	2001      	movs	r0, #1
}
 8003bea:	4770      	bx	lr
    ETH_SetMACConfig(heth, macconf);
 8003bec:	f7ff f9b6 	bl	8002f5c <ETH_SetMACConfig>
    return HAL_OK;
 8003bf0:	2000      	movs	r0, #0
}
 8003bf2:	bd08      	pop	{r3, pc}

08003bf4 <HAL_ETH_SetMDIOClockRange>:
{
 8003bf4:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003bf6:	6803      	ldr	r3, [r0, #0]
{
 8003bf8:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003bfa:	f8d3 4200 	ldr.w	r4, [r3, #512]	@ 0x200
  hclk = HAL_RCC_GetHCLKFreq();
 8003bfe:	f000 ff7b 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
  if (hclk < 35000000U)
 8003c02:	4b12      	ldr	r3, [pc, #72]	@ (8003c4c <HAL_ETH_SetMDIOClockRange+0x58>)
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003c04:	f424 6470 	bic.w	r4, r4, #3840	@ 0xf00
  if (hclk < 35000000U)
 8003c08:	4298      	cmp	r0, r3
 8003c0a:	d805      	bhi.n	8003c18 <HAL_ETH_SetMDIOClockRange+0x24>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003c0c:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003c10:	682b      	ldr	r3, [r5, #0]
 8003c12:	f8c3 4200 	str.w	r4, [r3, #512]	@ 0x200
}
 8003c16:	bd38      	pop	{r3, r4, r5, pc}
  else if (hclk < 60000000U)
 8003c18:	4b0d      	ldr	r3, [pc, #52]	@ (8003c50 <HAL_ETH_SetMDIOClockRange+0x5c>)
 8003c1a:	4298      	cmp	r0, r3
 8003c1c:	d205      	bcs.n	8003c2a <HAL_ETH_SetMDIOClockRange+0x36>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003c1e:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003c22:	682b      	ldr	r3, [r5, #0]
 8003c24:	f8c3 4200 	str.w	r4, [r3, #512]	@ 0x200
}
 8003c28:	bd38      	pop	{r3, r4, r5, pc}
  else if (hclk < 100000000U)
 8003c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c54 <HAL_ETH_SetMDIOClockRange+0x60>)
 8003c2c:	4298      	cmp	r0, r3
 8003c2e:	d9ef      	bls.n	8003c10 <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 150000000U)
 8003c30:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <HAL_ETH_SetMDIOClockRange+0x64>)
 8003c32:	4298      	cmp	r0, r3
 8003c34:	d802      	bhi.n	8003c3c <HAL_ETH_SetMDIOClockRange+0x48>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003c36:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
 8003c3a:	e7e9      	b.n	8003c10 <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 250000000U)
 8003c3c:	4b07      	ldr	r3, [pc, #28]	@ (8003c5c <HAL_ETH_SetMDIOClockRange+0x68>)
 8003c3e:	4298      	cmp	r0, r3
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003c40:	bf94      	ite	ls
 8003c42:	f444 6480 	orrls.w	r4, r4, #1024	@ 0x400
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003c46:	f444 64a0 	orrhi.w	r4, r4, #1280	@ 0x500
 8003c4a:	e7e1      	b.n	8003c10 <HAL_ETH_SetMDIOClockRange+0x1c>
 8003c4c:	02160ebf 	.word	0x02160ebf
 8003c50:	03938700 	.word	0x03938700
 8003c54:	05f5e0ff 	.word	0x05f5e0ff
 8003c58:	08f0d17f 	.word	0x08f0d17f
 8003c5c:	0ee6b27f 	.word	0x0ee6b27f

08003c60 <HAL_ETH_Init>:
  if (heth == NULL)
 8003c60:	2800      	cmp	r0, #0
 8003c62:	f000 8117 	beq.w	8003e94 <HAL_ETH_Init+0x234>
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003c66:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 8003c6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c6c:	4605      	mov	r5, r0
 8003c6e:	b0a5      	sub	sp, #148	@ 0x94
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80af 	beq.w	8003dd4 <HAL_ETH_Init+0x174>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c76:	4b88      	ldr	r3, [pc, #544]	@ (8003e98 <HAL_ETH_Init+0x238>)
 8003c78:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8003c7c:	f042 0202 	orr.w	r2, r2, #2
 8003c80:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8003c84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003c88:	7a28      	ldrb	r0, [r5, #8]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	9301      	str	r3, [sp, #4]
 8003c90:	9b01      	ldr	r3, [sp, #4]
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003c92:	2800      	cmp	r0, #0
 8003c94:	f040 8094 	bne.w	8003dc0 <HAL_ETH_Init+0x160>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003c98:	f7fd ffb6 	bl	8001c08 <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003c9c:	682b      	ldr	r3, [r5, #0]
  (void)SYSCFG->PMCR;
 8003c9e:	4a7f      	ldr	r2, [pc, #508]	@ (8003e9c <HAL_ETH_Init+0x23c>)
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003ca0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  (void)SYSCFG->PMCR;
 8003ca4:	6852      	ldr	r2, [r2, #4]
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	f042 0201 	orr.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003cae:	f7fd ff9f 	bl	8001bf0 <HAL_GetTick>
 8003cb2:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003cb4:	e006      	b.n	8003cc4 <HAL_ETH_Init+0x64>
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003cb6:	f7fd ff9b 	bl	8001bf0 <HAL_GetTick>
 8003cba:	1b80      	subs	r0, r0, r6
 8003cbc:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8003cc0:	f200 8081 	bhi.w	8003dc6 <HAL_ETH_Init+0x166>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003cc4:	682b      	ldr	r3, [r5, #0]
 8003cc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cca:	681c      	ldr	r4, [r3, #0]
 8003ccc:	f014 0401 	ands.w	r4, r4, #1
 8003cd0:	d1f1      	bne.n	8003cb6 <HAL_ETH_Init+0x56>
  HAL_ETH_SetMDIOClockRange(heth);
 8003cd2:	4628      	mov	r0, r5
  macDefaultConf.ChecksumOffload = ENABLE;
 8003cd4:	2701      	movs	r7, #1
  HAL_ETH_SetMDIOClockRange(heth);
 8003cd6:	f7ff ff8d 	bl	8003bf4 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003cda:	f000 ff0d 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
 8003cde:	4b70      	ldr	r3, [pc, #448]	@ (8003ea0 <HAL_ETH_Init+0x240>)
 8003ce0:	682e      	ldr	r6, [r5, #0]
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003ce2:	a90b      	add	r1, sp, #44	@ 0x2c
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003ce4:	fba3 2300 	umull	r2, r3, r3, r0
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003ce8:	4628      	mov	r0, r5
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003cea:	9414      	str	r4, [sp, #80]	@ 0x50
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003cec:	0c9b      	lsrs	r3, r3, #18
  macDefaultConf.DeferralCheck = DISABLE;
 8003cee:	f88d 4054 	strb.w	r4, [sp, #84]	@ 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8003cf2:	f88d 4064 	strb.w	r4, [sp, #100]	@ 0x64
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003cf6:	3b01      	subs	r3, #1
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8003cf8:	941a      	str	r4, [sp, #104]	@ 0x68
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8003cfa:	f88d 408e 	strb.w	r4, [sp, #142]	@ 0x8e
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003cfe:	f8c6 30dc 	str.w	r3, [r6, #220]	@ 0xdc
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003d02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8003d06:	940d      	str	r4, [sp, #52]	@ 0x34
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003d08:	9311      	str	r3, [sp, #68]	@ 0x44
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8003d0a:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
  macDefaultConf.ChecksumOffload = ENABLE;
 8003d0e:	f88d 7030 	strb.w	r7, [sp, #48]	@ 0x30
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8003d12:	9318      	str	r3, [sp, #96]	@ 0x60
  macDefaultConf.LoopbackMode = DISABLE;
 8003d14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003d18:	f88d 705e 	strb.w	r7, [sp, #94]	@ 0x5e
  macDefaultConf.LoopbackMode = DISABLE;
 8003d1c:	9312      	str	r3, [sp, #72]	@ 0x48
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003d1e:	2320      	movs	r3, #32
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8003d20:	f8ad 708c 	strh.w	r7, [sp, #140]	@ 0x8c
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003d24:	9322      	str	r3, [sp, #136]	@ 0x88
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003d26:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
  macDefaultConf.JumboPacket = DISABLE;
 8003d2a:	f88d 403e 	strb.w	r4, [sp, #62]	@ 0x3e
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003d2e:	930b      	str	r3, [sp, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003d30:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003d34:	941f      	str	r4, [sp, #124]	@ 0x7c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003d36:	9310      	str	r3, [sp, #64]	@ 0x40
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003d38:	4b5a      	ldr	r3, [pc, #360]	@ (8003ea4 <HAL_ETH_Init+0x244>)
  macDefaultConf.PauseTime = 0x0U;
 8003d3a:	941d      	str	r4, [sp, #116]	@ 0x74
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003d3c:	930e      	str	r3, [sp, #56]	@ 0x38
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003d3e:	2302      	movs	r3, #2
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8003d40:	9416      	str	r4, [sp, #88]	@ 0x58
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003d42:	9321      	str	r3, [sp, #132]	@ 0x84
  macDefaultConf.Watchdog = ENABLE;
 8003d44:	f240 1301 	movw	r3, #257	@ 0x101
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003d48:	f88d 406c 	strb.w	r4, [sp, #108]	@ 0x6c
  macDefaultConf.Watchdog = ENABLE;
 8003d4c:	f8ad 303c 	strh.w	r3, [sp, #60]	@ 0x3c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003d50:	f88d 4082 	strb.w	r4, [sp, #130]	@ 0x82
  macDefaultConf.RetryTransmission = ENABLE;
 8003d54:	f88d 704c 	strb.w	r7, [sp, #76]	@ 0x4c
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003d58:	f8ad 4080 	strh.w	r4, [sp, #128]	@ 0x80
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003d5c:	f8ad 405c 	strh.w	r4, [sp, #92]	@ 0x5c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003d60:	941c      	str	r4, [sp, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003d62:	f88d 7078 	strb.w	r7, [sp, #120]	@ 0x78
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003d66:	f7ff f8f9 	bl	8002f5c <ETH_SetMACConfig>
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003d6a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003d6e:	a902      	add	r1, sp, #8
 8003d70:	4628      	mov	r0, r5
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003d72:	f88d 700c 	strb.w	r7, [sp, #12]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003d76:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003d78:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003d7a:	f44f 7306 	mov.w	r3, #536	@ 0x218
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003d7e:	9704      	str	r7, [sp, #16]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003d80:	930a      	str	r3, [sp, #40]	@ 0x28
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003d82:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003d84:	f8ad 4014 	strh.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003d88:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003d8c:	f8ad 4024 	strh.w	r4, [sp, #36]	@ 0x24
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003d90:	f7ff f9a0 	bl	80030d4 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003d94:	f506 5180 	add.w	r1, r6, #4096	@ 0x1000
 8003d98:	f8d1 3100 	ldr.w	r3, [r1, #256]	@ 0x100
 8003d9c:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003da0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003da4:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003da8:	696b      	ldr	r3, [r5, #20]
 8003daa:	f013 0203 	ands.w	r2, r3, #3
 8003dae:	d017      	beq.n	8003de0 <HAL_ETH_Init+0x180>
    heth->gState = HAL_ETH_STATE_ERROR;
 8003db0:	23e0      	movs	r3, #224	@ 0xe0
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003db2:	f8c5 7088 	str.w	r7, [r5, #136]	@ 0x88
    heth->gState = HAL_ETH_STATE_ERROR;
 8003db6:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
    return HAL_ERROR;
 8003dba:	2001      	movs	r0, #1
}
 8003dbc:	b025      	add	sp, #148	@ 0x94
 8003dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003dc0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003dc4:	e768      	b.n	8003c98 <HAL_ETH_Init+0x38>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003dc6:	2204      	movs	r2, #4
      heth->gState = HAL_ETH_STATE_ERROR;
 8003dc8:	23e0      	movs	r3, #224	@ 0xe0
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003dca:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
      heth->gState = HAL_ETH_STATE_ERROR;
 8003dce:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
      return HAL_ERROR;
 8003dd2:	e7f2      	b.n	8003dba <HAL_ETH_Init+0x15a>
    heth->gState = HAL_ETH_STATE_BUSY;
 8003dd4:	2323      	movs	r3, #35	@ 0x23
 8003dd6:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    HAL_ETH_MspInit(heth);
 8003dda:	f003 fded 	bl	80079b8 <HAL_ETH_MspInit>
 8003dde:	e74a      	b.n	8003c76 <HAL_ETH_Init+0x16>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003de0:	f8d1 4108 	ldr.w	r4, [r1, #264]	@ 0x108
 8003de4:	4830      	ldr	r0, [pc, #192]	@ (8003ea8 <HAL_ETH_Init+0x248>)
 8003de6:	68ef      	ldr	r7, [r5, #12]
 8003de8:	4020      	ands	r0, r4
 8003dea:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8003dee:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    dmatxdesc = heth->Init.TxDesc + i;
 8003df2:	463b      	mov	r3, r7
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003df4:	f8c1 0108 	str.w	r0, [r1, #264]	@ 0x108
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003df8:	f105 0014 	add.w	r0, r5, #20
    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003dfc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003dfe:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003e00:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003e02:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003e04:	f840 3f04 	str.w	r3, [r0, #4]!
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003e08:	3318      	adds	r3, #24
 8003e0a:	429c      	cmp	r4, r3
 8003e0c:	d1f6      	bne.n	8003dfc <HAL_ETH_Init+0x19c>
    dmarxdesc =  heth->Init.RxDesc + i;
 8003e0e:	692c      	ldr	r4, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8003e10:	2303      	movs	r3, #3
  heth->TxDescList.CurTxDesc = 0;
 8003e12:	62aa      	str	r2, [r5, #40]	@ 0x28
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8003e14:	f105 0044 	add.w	r0, r5, #68	@ 0x44
 8003e18:	f8c1 312c 	str.w	r3, [r1, #300]	@ 0x12c
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003e1c:	2200      	movs	r2, #0
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003e1e:	f8c1 7114 	str.w	r7, [r1, #276]	@ 0x114
    dmarxdesc =  heth->Init.RxDesc + i;
 8003e22:	4623      	mov	r3, r4
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003e24:	f8c1 7120 	str.w	r7, [r1, #288]	@ 0x120
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e28:	f105 0754 	add.w	r7, r5, #84	@ 0x54
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003e2c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003e2e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003e30:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003e32:	615a      	str	r2, [r3, #20]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003e34:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003e36:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003e38:	f840 3f04 	str.w	r3, [r0, #4]!
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e3c:	4287      	cmp	r7, r0
 8003e3e:	f103 0318 	add.w	r3, r3, #24
 8003e42:	d1f3      	bne.n	8003e2c <HAL_ETH_Init+0x1cc>
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8003e44:	2003      	movs	r0, #3
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003e46:	686b      	ldr	r3, [r5, #4]
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003e48:	65aa      	str	r2, [r5, #88]	@ 0x58
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003e4a:	e9c5 2217 	strd	r2, r2, [r5, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003e4e:	e9c5 221a 	strd	r2, r2, [r5, #104]	@ 0x68
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8003e52:	f8c1 0130 	str.w	r0, [r1, #304]	@ 0x130
  return HAL_OK;
 8003e56:	2000      	movs	r0, #0
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003e58:	f8c1 411c 	str.w	r4, [r1, #284]	@ 0x11c
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8003e5c:	3448      	adds	r4, #72	@ 0x48
 8003e5e:	f8c1 4128 	str.w	r4, [r1, #296]	@ 0x128
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003e62:	8899      	ldrh	r1, [r3, #4]
 8003e64:	f8c6 1300 	str.w	r1, [r6, #768]	@ 0x300
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003e68:	681b      	ldr	r3, [r3, #0]
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003e6a:	4910      	ldr	r1, [pc, #64]	@ (8003eac <HAL_ETH_Init+0x24c>)
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003e6c:	f8c6 3304 	str.w	r3, [r6, #772]	@ 0x304
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003e70:	f8d6 370c 	ldr.w	r3, [r6, #1804]	@ 0x70c
 8003e74:	4319      	orrs	r1, r3
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003e76:	4b0e      	ldr	r3, [pc, #56]	@ (8003eb0 <HAL_ETH_Init+0x250>)
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003e78:	f8c6 170c 	str.w	r1, [r6, #1804]	@ 0x70c
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003e7c:	f8d6 1710 	ldr.w	r1, [r6, #1808]	@ 0x710
 8003e80:	430b      	orrs	r3, r1
  heth->gState = HAL_ETH_STATE_READY;
 8003e82:	2110      	movs	r1, #16
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003e84:	f8c6 3710 	str.w	r3, [r6, #1808]	@ 0x710
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003e88:	f8c5 2088 	str.w	r2, [r5, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003e8c:	f8c5 1084 	str.w	r1, [r5, #132]	@ 0x84
}
 8003e90:	b025      	add	sp, #148	@ 0x94
 8003e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003e94:	2001      	movs	r0, #1
}
 8003e96:	4770      	bx	lr
 8003e98:	58024400 	.word	0x58024400
 8003e9c:	58000400 	.word	0x58000400
 8003ea0:	431bde83 	.word	0x431bde83
 8003ea4:	01010000 	.word	0x01010000
 8003ea8:	ffff8001 	.word	0xffff8001
 8003eac:	0c020060 	.word	0x0c020060
 8003eb0:	0c20c000 	.word	0x0c20c000

08003eb4 <HAL_ETH_GetError>:
  return heth->ErrorCode;
 8003eb4:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
}
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop

08003ebc <HAL_ETH_GetDMAError>:
  return heth->DMAErrorCode;
 8003ebc:	f8d0 008c 	ldr.w	r0, [r0, #140]	@ 0x8c
}
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop

08003ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ec8:	680c      	ldr	r4, [r1, #0]
{
 8003eca:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ecc:	2c00      	cmp	r4, #0
 8003ece:	f000 80a5 	beq.w	800401c <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 8003ed2:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ed4:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ed8:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003edc:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ede:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 8003ee2:	ea1c 0a04 	ands.w	sl, ip, r4
 8003ee6:	f000 8094 	beq.w	8004012 <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003eea:	9900      	ldr	r1, [sp, #0]
 8003eec:	005f      	lsls	r7, r3, #1
 8003eee:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ef0:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ef2:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ef6:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003efa:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003efe:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f00:	f1b8 0f01 	cmp.w	r8, #1
 8003f04:	f240 808d 	bls.w	8004022 <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f08:	2a03      	cmp	r2, #3
 8003f0a:	f040 80cb 	bne.w	80040a4 <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f0e:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8003f10:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f12:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f16:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f1a:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8003f1e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f20:	d077      	beq.n	8004012 <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f22:	4e7f      	ldr	r6, [pc, #508]	@ (8004120 <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f24:	f003 0703 	and.w	r7, r3, #3
 8003f28:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2a:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f2e:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f30:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f34:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f38:	497a      	ldr	r1, [pc, #488]	@ (8004124 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f3a:	f8c6 20f4 	str.w	r2, [r6, #244]	@ 0xf4
 8003f3e:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
 8003f42:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f46:	4288      	cmp	r0, r1
 8003f48:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f4c:	f002 0202 	and.w	r2, r2, #2
 8003f50:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003f54:	9203      	str	r2, [sp, #12]
 8003f56:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003f58:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f5a:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f5e:	d031      	beq.n	8003fc4 <HAL_GPIO_Init+0x100>
 8003f60:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003f64:	4288      	cmp	r0, r1
 8003f66:	f000 80b0 	beq.w	80040ca <HAL_GPIO_Init+0x206>
 8003f6a:	496f      	ldr	r1, [pc, #444]	@ (8004128 <HAL_GPIO_Init+0x264>)
 8003f6c:	4288      	cmp	r0, r1
 8003f6e:	f000 80b2 	beq.w	80040d6 <HAL_GPIO_Init+0x212>
 8003f72:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 800412c <HAL_GPIO_Init+0x268>
 8003f76:	4560      	cmp	r0, ip
 8003f78:	f000 80a1 	beq.w	80040be <HAL_GPIO_Init+0x1fa>
 8003f7c:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 8004130 <HAL_GPIO_Init+0x26c>
 8003f80:	4560      	cmp	r0, ip
 8003f82:	f000 80b4 	beq.w	80040ee <HAL_GPIO_Init+0x22a>
 8003f86:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8004134 <HAL_GPIO_Init+0x270>
 8003f8a:	4560      	cmp	r0, ip
 8003f8c:	f000 80b5 	beq.w	80040fa <HAL_GPIO_Init+0x236>
 8003f90:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 8004138 <HAL_GPIO_Init+0x274>
 8003f94:	4560      	cmp	r0, ip
 8003f96:	f000 80a4 	beq.w	80040e2 <HAL_GPIO_Init+0x21e>
 8003f9a:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 800413c <HAL_GPIO_Init+0x278>
 8003f9e:	4560      	cmp	r0, ip
 8003fa0:	f000 80b1 	beq.w	8004106 <HAL_GPIO_Init+0x242>
 8003fa4:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8004140 <HAL_GPIO_Init+0x27c>
 8003fa8:	4560      	cmp	r0, ip
 8003faa:	f000 80b2 	beq.w	8004112 <HAL_GPIO_Init+0x24e>
 8003fae:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8004144 <HAL_GPIO_Init+0x280>
 8003fb2:	4560      	cmp	r0, ip
 8003fb4:	bf0c      	ite	eq
 8003fb6:	f04f 0c09 	moveq.w	ip, #9
 8003fba:	f04f 0c0a 	movne.w	ip, #10
 8003fbe:	fa0c f707 	lsl.w	r7, ip, r7
 8003fc2:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc4:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fc6:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8003fc8:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 8003fcc:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 8003fd0:	bf4c      	ite	mi
 8003fd2:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 8003fd6:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fd8:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 8003fda:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 8003fde:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 8003fe2:	bf54      	ite	pl
 8003fe4:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8003fe6:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fea:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8003fec:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8003ff0:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8003ff4:	bf54      	ite	pl
 8003ff6:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8003ff8:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ffc:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8003ffe:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8004002:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8004006:	bf54      	ite	pl
 8004008:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800400a:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800400e:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 8004012:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004014:	fa34 f203 	lsrs.w	r2, r4, r3
 8004018:	f47f af61 	bne.w	8003ede <HAL_GPIO_Init+0x1a>
  }
}
 800401c:	b005      	add	sp, #20
 800401e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004022:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004024:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 8004026:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800402a:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800402c:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004030:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004034:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004036:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800403a:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 800403c:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004040:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004044:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004048:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800404c:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004050:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8004054:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004058:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 800405c:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004060:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004064:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004068:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800406c:	f47f af4f 	bne.w	8003f0e <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004070:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004074:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 8004076:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800407a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800407e:	6909      	ldr	r1, [r1, #16]
 8004080:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004084:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 8004088:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800408c:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800408e:	210f      	movs	r1, #15
 8004090:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004094:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004096:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800409a:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 800409e:	f8c8 c020 	str.w	ip, [r8, #32]
 80040a2:	e734      	b.n	8003f0e <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040a4:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 80040a6:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040aa:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040ac:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b0:	fa01 fc07 	lsl.w	ip, r1, r7
 80040b4:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 80040b8:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040bc:	e727      	b.n	8003f0e <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040be:	f04f 0c03 	mov.w	ip, #3
 80040c2:	fa0c f707 	lsl.w	r7, ip, r7
 80040c6:	433a      	orrs	r2, r7
 80040c8:	e77c      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 80040ca:	f04f 0c01 	mov.w	ip, #1
 80040ce:	fa0c f707 	lsl.w	r7, ip, r7
 80040d2:	433a      	orrs	r2, r7
 80040d4:	e776      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 80040d6:	f04f 0c02 	mov.w	ip, #2
 80040da:	fa0c f707 	lsl.w	r7, ip, r7
 80040de:	433a      	orrs	r2, r7
 80040e0:	e770      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 80040e2:	f04f 0c06 	mov.w	ip, #6
 80040e6:	fa0c f707 	lsl.w	r7, ip, r7
 80040ea:	433a      	orrs	r2, r7
 80040ec:	e76a      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 80040ee:	f04f 0c04 	mov.w	ip, #4
 80040f2:	fa0c f707 	lsl.w	r7, ip, r7
 80040f6:	433a      	orrs	r2, r7
 80040f8:	e764      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 80040fa:	f04f 0c05 	mov.w	ip, #5
 80040fe:	fa0c f707 	lsl.w	r7, ip, r7
 8004102:	433a      	orrs	r2, r7
 8004104:	e75e      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 8004106:	f04f 0c07 	mov.w	ip, #7
 800410a:	fa0c f707 	lsl.w	r7, ip, r7
 800410e:	433a      	orrs	r2, r7
 8004110:	e758      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 8004112:	f04f 0c08 	mov.w	ip, #8
 8004116:	fa0c f707 	lsl.w	r7, ip, r7
 800411a:	433a      	orrs	r2, r7
 800411c:	e752      	b.n	8003fc4 <HAL_GPIO_Init+0x100>
 800411e:	bf00      	nop
 8004120:	58024400 	.word	0x58024400
 8004124:	58020000 	.word	0x58020000
 8004128:	58020800 	.word	0x58020800
 800412c:	58020c00 	.word	0x58020c00
 8004130:	58021000 	.word	0x58021000
 8004134:	58021400 	.word	0x58021400
 8004138:	58021800 	.word	0x58021800
 800413c:	58021c00 	.word	0x58021c00
 8004140:	58022000 	.word	0x58022000
 8004144:	58022400 	.word	0x58022400

08004148 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004148:	b902      	cbnz	r2, 800414c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800414a:	0409      	lsls	r1, r1, #16
 800414c:	6181      	str	r1, [r0, #24]
  }
}
 800414e:	4770      	bx	lr

08004150 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004150:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004152:	4c10      	ldr	r4, [pc, #64]	@ (8004194 <HAL_PWREx_ConfigSupply+0x44>)
 8004154:	68e3      	ldr	r3, [r4, #12]
 8004156:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800415a:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800415c:	d105      	bne.n	800416a <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800415e:	f003 0307 	and.w	r3, r3, #7
 8004162:	1a18      	subs	r0, r3, r0
 8004164:	bf18      	it	ne
 8004166:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004168:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800416a:	f023 0307 	bic.w	r3, r3, #7
 800416e:	4303      	orrs	r3, r0
 8004170:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8004172:	f7fd fd3d 	bl	8001bf0 <HAL_GetTick>
 8004176:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004178:	e005      	b.n	8004186 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800417a:	f7fd fd39 	bl	8001bf0 <HAL_GetTick>
 800417e:	1b40      	subs	r0, r0, r5
 8004180:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004184:	d804      	bhi.n	8004190 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004186:	6863      	ldr	r3, [r4, #4]
 8004188:	049b      	lsls	r3, r3, #18
 800418a:	d5f6      	bpl.n	800417a <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 800418c:	2000      	movs	r0, #0
}
 800418e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004190:	2001      	movs	r0, #1
}
 8004192:	bd38      	pop	{r3, r4, r5, pc}
 8004194:	58024800 	.word	0x58024800

08004198 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004198:	4b33      	ldr	r3, [pc, #204]	@ (8004268 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800419a:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800419c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800419e:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80041a0:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 80041a2:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80041a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80041a8:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80041ac:	d036      	beq.n	800421c <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80041ae:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80041b2:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041b6:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041ba:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80041be:	fb05 f202 	mul.w	r2, r5, r2
 80041c2:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041c8:	ee06 2a90 	vmov	s13, r2
 80041cc:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80041d0:	d002      	beq.n	80041d8 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 80041d2:	2902      	cmp	r1, #2
 80041d4:	d042      	beq.n	800425c <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 80041d6:	b319      	cbz	r1, 8004220 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041d8:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800426c <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80041dc:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80041e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e6:	ee07 3a90 	vmov	s15, r3
 80041ea:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80041ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041f6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80041fa:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80041fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004268 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8004200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004202:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004206:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004208:	ee07 3a10 	vmov	s14, r3
 800420c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8004210:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004214:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004218:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800421c:	bc30      	pop	{r4, r5}
 800421e:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	0692      	lsls	r2, r2, #26
 8004224:	d51d      	bpl.n	8004262 <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004226:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004228:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800422c:	4a10      	ldr	r2, [pc, #64]	@ (8004270 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800422e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004230:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004234:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004238:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800423a:	ee07 3a90 	vmov	s15, r3
 800423e:	ee06 2a10 	vmov	s12, r2
 8004242:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004246:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800424a:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800424e:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8004252:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8004256:	ee67 7a87 	vmul.f32	s15, s15, s14
 800425a:	e7d0      	b.n	80041fe <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800425c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004274 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8004260:	e7bc      	b.n	80041dc <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004262:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004278 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004266:	e7b9      	b.n	80041dc <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004268:	58024400 	.word	0x58024400
 800426c:	4a742400 	.word	0x4a742400
 8004270:	03d09000 	.word	0x03d09000
 8004274:	4bbebc20 	.word	0x4bbebc20
 8004278:	4c742400 	.word	0x4c742400

0800427c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800427c:	2800      	cmp	r0, #0
 800427e:	f000 82e9 	beq.w	8004854 <HAL_RCC_OscConfig+0x5d8>
{
 8004282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004284:	6803      	ldr	r3, [r0, #0]
 8004286:	4604      	mov	r4, r0
 8004288:	07d9      	lsls	r1, r3, #31
 800428a:	d52e      	bpl.n	80042ea <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800428c:	4997      	ldr	r1, [pc, #604]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 800428e:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004290:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004292:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004296:	2a10      	cmp	r2, #16
 8004298:	f000 80ee 	beq.w	8004478 <HAL_RCC_OscConfig+0x1fc>
 800429c:	2a18      	cmp	r2, #24
 800429e:	f000 80e6 	beq.w	800446e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a2:	6863      	ldr	r3, [r4, #4]
 80042a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042a8:	f000 8111 	beq.w	80044ce <HAL_RCC_OscConfig+0x252>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8167 	beq.w	8004580 <HAL_RCC_OscConfig+0x304>
 80042b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042b6:	4b8d      	ldr	r3, [pc, #564]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	f000 828a 	beq.w	80047d2 <HAL_RCC_OscConfig+0x556>
 80042be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80042c2:	601a      	str	r2, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80042cc:	f7fd fc90 	bl	8001bf0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042d0:	4e86      	ldr	r6, [pc, #536]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 80042d2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042d4:	e005      	b.n	80042e2 <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d6:	f7fd fc8b 	bl	8001bf0 <HAL_GetTick>
 80042da:	1b40      	subs	r0, r0, r5
 80042dc:	2864      	cmp	r0, #100	@ 0x64
 80042de:	f200 814d 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042e2:	6833      	ldr	r3, [r6, #0]
 80042e4:	039b      	lsls	r3, r3, #14
 80042e6:	d5f6      	bpl.n	80042d6 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042e8:	6823      	ldr	r3, [r4, #0]
 80042ea:	079d      	lsls	r5, r3, #30
 80042ec:	d470      	bmi.n	80043d0 <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80042ee:	06d9      	lsls	r1, r3, #27
 80042f0:	d533      	bpl.n	800435a <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042f2:	4a7e      	ldr	r2, [pc, #504]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 80042f4:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042f6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	f000 80cb 	beq.w	8004498 <HAL_RCC_OscConfig+0x21c>
 8004302:	2b18      	cmp	r3, #24
 8004304:	f000 80c3 	beq.w	800448e <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004308:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800430a:	4d78      	ldr	r5, [pc, #480]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 816f 	beq.w	80045f0 <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 8004312:	682b      	ldr	r3, [r5, #0]
 8004314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004318:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800431a:	f7fd fc69 	bl	8001bf0 <HAL_GetTick>
 800431e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004320:	e005      	b.n	800432e <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004322:	f7fd fc65 	bl	8001bf0 <HAL_GetTick>
 8004326:	1b80      	subs	r0, r0, r6
 8004328:	2802      	cmp	r0, #2
 800432a:	f200 8127 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800432e:	682b      	ldr	r3, [r5, #0]
 8004330:	05db      	lsls	r3, r3, #23
 8004332:	d5f6      	bpl.n	8004322 <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004334:	f7fd fc62 	bl	8001bfc <HAL_GetREVID>
 8004338:	f241 0303 	movw	r3, #4099	@ 0x1003
 800433c:	4298      	cmp	r0, r3
 800433e:	f200 8269 	bhi.w	8004814 <HAL_RCC_OscConfig+0x598>
 8004342:	6a22      	ldr	r2, [r4, #32]
 8004344:	686b      	ldr	r3, [r5, #4]
 8004346:	2a20      	cmp	r2, #32
 8004348:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800434c:	bf0c      	ite	eq
 800434e:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8004352:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004356:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	071d      	lsls	r5, r3, #28
 800435c:	d516      	bpl.n	800438c <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800435e:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004360:	4d62      	ldr	r5, [pc, #392]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004362:	2b00      	cmp	r3, #0
 8004364:	f000 8122 	beq.w	80045ac <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 8004368:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800436a:	f043 0301 	orr.w	r3, r3, #1
 800436e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8004370:	f7fd fc3e 	bl	8001bf0 <HAL_GetTick>
 8004374:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004376:	e005      	b.n	8004384 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004378:	f7fd fc3a 	bl	8001bf0 <HAL_GetTick>
 800437c:	1b80      	subs	r0, r0, r6
 800437e:	2802      	cmp	r0, #2
 8004380:	f200 80fc 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004384:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004386:	0798      	lsls	r0, r3, #30
 8004388:	d5f6      	bpl.n	8004378 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800438a:	6823      	ldr	r3, [r4, #0]
 800438c:	069a      	lsls	r2, r3, #26
 800438e:	d516      	bpl.n	80043be <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004390:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8004392:	4d56      	ldr	r5, [pc, #344]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 811a 	beq.w	80045ce <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 800439a:	682b      	ldr	r3, [r5, #0]
 800439c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80043a0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80043a2:	f7fd fc25 	bl	8001bf0 <HAL_GetTick>
 80043a6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80043a8:	e005      	b.n	80043b6 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043aa:	f7fd fc21 	bl	8001bf0 <HAL_GetTick>
 80043ae:	1b80      	subs	r0, r0, r6
 80043b0:	2802      	cmp	r0, #2
 80043b2:	f200 80e3 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80043b6:	682b      	ldr	r3, [r5, #0]
 80043b8:	049f      	lsls	r7, r3, #18
 80043ba:	d5f6      	bpl.n	80043aa <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	0759      	lsls	r1, r3, #29
 80043c0:	f100 808b 	bmi.w	80044da <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043c4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f040 80bf 	bne.w	800454a <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 80043cc:	2000      	movs	r0, #0
}
 80043ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043d0:	4a46      	ldr	r2, [pc, #280]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 80043d2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80043d6:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80043da:	d12d      	bne.n	8004438 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043dc:	4b43      	ldr	r3, [pc, #268]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043de:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	0759      	lsls	r1, r3, #29
 80043e4:	d501      	bpl.n	80043ea <HAL_RCC_OscConfig+0x16e>
 80043e6:	2a00      	cmp	r2, #0
 80043e8:	d04f      	beq.n	800448a <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80043ea:	4d40      	ldr	r5, [pc, #256]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 80043ec:	682b      	ldr	r3, [r5, #0]
 80043ee:	f023 0319 	bic.w	r3, r3, #25
 80043f2:	4313      	orrs	r3, r2
 80043f4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80043f6:	f7fd fbfb 	bl	8001bf0 <HAL_GetTick>
 80043fa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043fc:	e005      	b.n	800440a <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043fe:	f7fd fbf7 	bl	8001bf0 <HAL_GetTick>
 8004402:	1b80      	subs	r0, r0, r6
 8004404:	2802      	cmp	r0, #2
 8004406:	f200 80b9 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800440a:	682b      	ldr	r3, [r5, #0]
 800440c:	075b      	lsls	r3, r3, #29
 800440e:	d5f6      	bpl.n	80043fe <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004410:	f7fd fbf4 	bl	8001bfc <HAL_GetREVID>
 8004414:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004418:	4298      	cmp	r0, r3
 800441a:	f200 8110 	bhi.w	800463e <HAL_RCC_OscConfig+0x3c2>
 800441e:	6922      	ldr	r2, [r4, #16]
 8004420:	686b      	ldr	r3, [r5, #4]
 8004422:	2a40      	cmp	r2, #64	@ 0x40
 8004424:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004428:	bf0c      	ite	eq
 800442a:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 800442e:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8004432:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	e75a      	b.n	80042ee <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004438:	2b18      	cmp	r3, #24
 800443a:	f000 80fc 	beq.w	8004636 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800443e:	4d2b      	ldr	r5, [pc, #172]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004440:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004442:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004444:	2a00      	cmp	r2, #0
 8004446:	f000 80e5 	beq.w	8004614 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800444a:	f023 0319 	bic.w	r3, r3, #25
 800444e:	4313      	orrs	r3, r2
 8004450:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004452:	f7fd fbcd 	bl	8001bf0 <HAL_GetTick>
 8004456:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004458:	e005      	b.n	8004466 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800445a:	f7fd fbc9 	bl	8001bf0 <HAL_GetTick>
 800445e:	1b80      	subs	r0, r0, r6
 8004460:	2802      	cmp	r0, #2
 8004462:	f200 808b 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004466:	682b      	ldr	r3, [r5, #0]
 8004468:	075f      	lsls	r7, r3, #29
 800446a:	d5f6      	bpl.n	800445a <HAL_RCC_OscConfig+0x1de>
 800446c:	e7d0      	b.n	8004410 <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800446e:	f001 0103 	and.w	r1, r1, #3
 8004472:	2902      	cmp	r1, #2
 8004474:	f47f af15 	bne.w	80042a2 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004478:	4a1c      	ldr	r2, [pc, #112]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	0392      	lsls	r2, r2, #14
 800447e:	f57f af34 	bpl.w	80042ea <HAL_RCC_OscConfig+0x6e>
 8004482:	6862      	ldr	r2, [r4, #4]
 8004484:	2a00      	cmp	r2, #0
 8004486:	f47f af30 	bne.w	80042ea <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 800448a:	2001      	movs	r0, #1
}
 800448c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800448e:	f002 0203 	and.w	r2, r2, #3
 8004492:	2a01      	cmp	r2, #1
 8004494:	f47f af38 	bne.w	8004308 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004498:	4b14      	ldr	r3, [pc, #80]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	05da      	lsls	r2, r3, #23
 800449e:	d502      	bpl.n	80044a6 <HAL_RCC_OscConfig+0x22a>
 80044a0:	69e3      	ldr	r3, [r4, #28]
 80044a2:	2b80      	cmp	r3, #128	@ 0x80
 80044a4:	d1f1      	bne.n	800448a <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044a6:	f7fd fba9 	bl	8001bfc <HAL_GetREVID>
 80044aa:	f241 0303 	movw	r3, #4099	@ 0x1003
 80044ae:	4298      	cmp	r0, r3
 80044b0:	f200 80ce 	bhi.w	8004650 <HAL_RCC_OscConfig+0x3d4>
 80044b4:	6a22      	ldr	r2, [r4, #32]
 80044b6:	2a20      	cmp	r2, #32
 80044b8:	f000 81bb 	beq.w	8004832 <HAL_RCC_OscConfig+0x5b6>
 80044bc:	490b      	ldr	r1, [pc, #44]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 80044be:	684b      	ldr	r3, [r1, #4]
 80044c0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80044c4:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80044c8:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	e745      	b.n	800435a <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044ce:	4a07      	ldr	r2, [pc, #28]	@ (80044ec <HAL_RCC_OscConfig+0x270>)
 80044d0:	6813      	ldr	r3, [r2, #0]
 80044d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d6:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044d8:	e6f8      	b.n	80042cc <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80044da:	4d05      	ldr	r5, [pc, #20]	@ (80044f0 <HAL_RCC_OscConfig+0x274>)
 80044dc:	682b      	ldr	r3, [r5, #0]
 80044de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044e2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80044e4:	f7fd fb84 	bl	8001bf0 <HAL_GetTick>
 80044e8:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0x282>
 80044ec:	58024400 	.word	0x58024400
 80044f0:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044f4:	f7fd fb7c 	bl	8001bf0 <HAL_GetTick>
 80044f8:	1b80      	subs	r0, r0, r6
 80044fa:	2864      	cmp	r0, #100	@ 0x64
 80044fc:	d83e      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044fe:	682b      	ldr	r3, [r5, #0]
 8004500:	05da      	lsls	r2, r3, #23
 8004502:	d5f7      	bpl.n	80044f4 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004504:	68a3      	ldr	r3, [r4, #8]
 8004506:	2b01      	cmp	r3, #1
 8004508:	f000 818d 	beq.w	8004826 <HAL_RCC_OscConfig+0x5aa>
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 8168 	beq.w	80047e2 <HAL_RCC_OscConfig+0x566>
 8004512:	2b05      	cmp	r3, #5
 8004514:	4b85      	ldr	r3, [pc, #532]	@ (800472c <HAL_RCC_OscConfig+0x4b0>)
 8004516:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004518:	f000 8194 	beq.w	8004844 <HAL_RCC_OscConfig+0x5c8>
 800451c:	f022 0201 	bic.w	r2, r2, #1
 8004520:	671a      	str	r2, [r3, #112]	@ 0x70
 8004522:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004524:	f022 0204 	bic.w	r2, r2, #4
 8004528:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800452a:	f7fd fb61 	bl	8001bf0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800452e:	4e7f      	ldr	r6, [pc, #508]	@ (800472c <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004530:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004534:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004536:	e004      	b.n	8004542 <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004538:	f7fd fb5a 	bl	8001bf0 <HAL_GetTick>
 800453c:	1b40      	subs	r0, r0, r5
 800453e:	42b8      	cmp	r0, r7
 8004540:	d81c      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004542:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8004544:	079b      	lsls	r3, r3, #30
 8004546:	d5f7      	bpl.n	8004538 <HAL_RCC_OscConfig+0x2bc>
 8004548:	e73c      	b.n	80043c4 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800454a:	4d78      	ldr	r5, [pc, #480]	@ (800472c <HAL_RCC_OscConfig+0x4b0>)
 800454c:	692a      	ldr	r2, [r5, #16]
 800454e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004552:	2a18      	cmp	r2, #24
 8004554:	f000 80f0 	beq.w	8004738 <HAL_RCC_OscConfig+0x4bc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004558:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800455a:	682b      	ldr	r3, [r5, #0]
 800455c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004560:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004562:	d07f      	beq.n	8004664 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8004564:	f7fd fb44 	bl	8001bf0 <HAL_GetTick>
 8004568:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800456a:	682b      	ldr	r3, [r5, #0]
 800456c:	019b      	lsls	r3, r3, #6
 800456e:	f57f af2d 	bpl.w	80043cc <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004572:	f7fd fb3d 	bl	8001bf0 <HAL_GetTick>
 8004576:	1b00      	subs	r0, r0, r4
 8004578:	2802      	cmp	r0, #2
 800457a:	d9f6      	bls.n	800456a <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 800457c:	2003      	movs	r0, #3
}
 800457e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004580:	4d6a      	ldr	r5, [pc, #424]	@ (800472c <HAL_RCC_OscConfig+0x4b0>)
 8004582:	682b      	ldr	r3, [r5, #0]
 8004584:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004588:	602b      	str	r3, [r5, #0]
 800458a:	682b      	ldr	r3, [r5, #0]
 800458c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004590:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004592:	f7fd fb2d 	bl	8001bf0 <HAL_GetTick>
 8004596:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004598:	e004      	b.n	80045a4 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800459a:	f7fd fb29 	bl	8001bf0 <HAL_GetTick>
 800459e:	1b80      	subs	r0, r0, r6
 80045a0:	2864      	cmp	r0, #100	@ 0x64
 80045a2:	d8eb      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80045a4:	682b      	ldr	r3, [r5, #0]
 80045a6:	039f      	lsls	r7, r3, #14
 80045a8:	d4f7      	bmi.n	800459a <HAL_RCC_OscConfig+0x31e>
 80045aa:	e69d      	b.n	80042e8 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 80045ac:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80045ae:	f023 0301 	bic.w	r3, r3, #1
 80045b2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80045b4:	f7fd fb1c 	bl	8001bf0 <HAL_GetTick>
 80045b8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045ba:	e004      	b.n	80045c6 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045bc:	f7fd fb18 	bl	8001bf0 <HAL_GetTick>
 80045c0:	1b80      	subs	r0, r0, r6
 80045c2:	2802      	cmp	r0, #2
 80045c4:	d8da      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045c6:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80045c8:	0799      	lsls	r1, r3, #30
 80045ca:	d4f7      	bmi.n	80045bc <HAL_RCC_OscConfig+0x340>
 80045cc:	e6dd      	b.n	800438a <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 80045ce:	682b      	ldr	r3, [r5, #0]
 80045d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045d4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80045d6:	f7fd fb0b 	bl	8001bf0 <HAL_GetTick>
 80045da:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045dc:	e004      	b.n	80045e8 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045de:	f7fd fb07 	bl	8001bf0 <HAL_GetTick>
 80045e2:	1b80      	subs	r0, r0, r6
 80045e4:	2802      	cmp	r0, #2
 80045e6:	d8c9      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045e8:	682b      	ldr	r3, [r5, #0]
 80045ea:	0498      	lsls	r0, r3, #18
 80045ec:	d4f7      	bmi.n	80045de <HAL_RCC_OscConfig+0x362>
 80045ee:	e6e5      	b.n	80043bc <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 80045f0:	682b      	ldr	r3, [r5, #0]
 80045f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80045f8:	f7fd fafa 	bl	8001bf0 <HAL_GetTick>
 80045fc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80045fe:	e004      	b.n	800460a <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004600:	f7fd faf6 	bl	8001bf0 <HAL_GetTick>
 8004604:	1b80      	subs	r0, r0, r6
 8004606:	2802      	cmp	r0, #2
 8004608:	d8b8      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800460a:	682b      	ldr	r3, [r5, #0]
 800460c:	05df      	lsls	r7, r3, #23
 800460e:	d4f7      	bmi.n	8004600 <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004610:	6823      	ldr	r3, [r4, #0]
 8004612:	e6a2      	b.n	800435a <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 8004614:	f023 0301 	bic.w	r3, r3, #1
 8004618:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800461a:	f7fd fae9 	bl	8001bf0 <HAL_GetTick>
 800461e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004620:	e004      	b.n	800462c <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004622:	f7fd fae5 	bl	8001bf0 <HAL_GetTick>
 8004626:	1b80      	subs	r0, r0, r6
 8004628:	2802      	cmp	r0, #2
 800462a:	d8a7      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800462c:	682b      	ldr	r3, [r5, #0]
 800462e:	0758      	lsls	r0, r3, #29
 8004630:	d4f7      	bmi.n	8004622 <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	e65b      	b.n	80042ee <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004636:	0790      	lsls	r0, r2, #30
 8004638:	f47f af01 	bne.w	800443e <HAL_RCC_OscConfig+0x1c2>
 800463c:	e6ce      	b.n	80043dc <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463e:	686b      	ldr	r3, [r5, #4]
 8004640:	6922      	ldr	r2, [r4, #16]
 8004642:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004646:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800464a:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	e64e      	b.n	80042ee <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004650:	4a36      	ldr	r2, [pc, #216]	@ (800472c <HAL_RCC_OscConfig+0x4b0>)
 8004652:	6a21      	ldr	r1, [r4, #32]
 8004654:	68d3      	ldr	r3, [r2, #12]
 8004656:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800465a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800465e:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	e67a      	b.n	800435a <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8004664:	f7fd fac4 	bl	8001bf0 <HAL_GetTick>
 8004668:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800466a:	e004      	b.n	8004676 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466c:	f7fd fac0 	bl	8001bf0 <HAL_GetTick>
 8004670:	1b80      	subs	r0, r0, r6
 8004672:	2802      	cmp	r0, #2
 8004674:	d882      	bhi.n	800457c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004676:	682b      	ldr	r3, [r5, #0]
 8004678:	0199      	lsls	r1, r3, #6
 800467a:	d4f7      	bmi.n	800466c <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800467c:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800467e:	4b2c      	ldr	r3, [pc, #176]	@ (8004730 <HAL_RCC_OscConfig+0x4b4>)
 8004680:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004682:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004684:	492b      	ldr	r1, [pc, #172]	@ (8004734 <HAL_RCC_OscConfig+0x4b8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004686:	4e29      	ldr	r6, [pc, #164]	@ (800472c <HAL_RCC_OscConfig+0x4b0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004688:	4313      	orrs	r3, r2
 800468a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800468c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004690:	62ab      	str	r3, [r5, #40]	@ 0x28
 8004692:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8004696:	3b01      	subs	r3, #1
 8004698:	3a01      	subs	r2, #1
 800469a:	025b      	lsls	r3, r3, #9
 800469c:	0412      	lsls	r2, r2, #16
 800469e:	b29b      	uxth	r3, r3
 80046a0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80046a4:	4313      	orrs	r3, r2
 80046a6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80046a8:	3a01      	subs	r2, #1
 80046aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046ae:	4313      	orrs	r3, r2
 80046b0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80046b2:	3a01      	subs	r2, #1
 80046b4:	0612      	lsls	r2, r2, #24
 80046b6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80046ba:	4313      	orrs	r3, r2
 80046bc:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80046be:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80046c0:	f023 0301 	bic.w	r3, r3, #1
 80046c4:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80046c6:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80046c8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80046ca:	4011      	ands	r1, r2
 80046cc:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80046d0:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80046d2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80046d4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80046d6:	f023 030c 	bic.w	r3, r3, #12
 80046da:	4313      	orrs	r3, r2
 80046dc:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80046de:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80046e0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80046e2:	f023 0302 	bic.w	r3, r3, #2
 80046e6:	4313      	orrs	r3, r2
 80046e8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80046ea:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80046ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046f2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80046f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046f8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80046fa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80046fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004700:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8004702:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004704:	f043 0301 	orr.w	r3, r3, #1
 8004708:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 800470a:	682b      	ldr	r3, [r5, #0]
 800470c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004710:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004712:	f7fd fa6d 	bl	8001bf0 <HAL_GetTick>
 8004716:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004718:	6833      	ldr	r3, [r6, #0]
 800471a:	019a      	lsls	r2, r3, #6
 800471c:	f53f ae56 	bmi.w	80043cc <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004720:	f7fd fa66 	bl	8001bf0 <HAL_GetTick>
 8004724:	1b00      	subs	r0, r0, r4
 8004726:	2802      	cmp	r0, #2
 8004728:	d9f6      	bls.n	8004718 <HAL_RCC_OscConfig+0x49c>
 800472a:	e727      	b.n	800457c <HAL_RCC_OscConfig+0x300>
 800472c:	58024400 	.word	0x58024400
 8004730:	fffffc0c 	.word	0xfffffc0c
 8004734:	ffff0007 	.word	0xffff0007
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004738:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800473a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800473c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800473e:	f43f aea4 	beq.w	800448a <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004742:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004746:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004748:	428b      	cmp	r3, r1
 800474a:	f47f ae9e 	bne.w	800448a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800474e:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004752:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004754:	429a      	cmp	r2, r3
 8004756:	f47f ae98 	bne.w	800448a <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800475a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800475c:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8004760:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004762:	429a      	cmp	r2, r3
 8004764:	f47f ae91 	bne.w	800448a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004768:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800476a:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800476e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004770:	429a      	cmp	r2, r3
 8004772:	f47f ae8a 	bne.w	800448a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004776:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004778:	f3c0 4206 	ubfx	r2, r0, #16, #7
 800477c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800477e:	429a      	cmp	r2, r3
 8004780:	f47f ae83 	bne.w	800448a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004784:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004786:	f3c0 6006 	ubfx	r0, r0, #24, #7
 800478a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800478c:	4298      	cmp	r0, r3
 800478e:	f47f ae7c 	bne.w	800448a <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004792:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004794:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004796:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800479a:	429a      	cmp	r2, r3
 800479c:	f43f ae16 	beq.w	80043cc <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 80047a0:	4a2d      	ldr	r2, [pc, #180]	@ (8004858 <HAL_RCC_OscConfig+0x5dc>)
 80047a2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80047a4:	f023 0301 	bic.w	r3, r3, #1
 80047a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80047aa:	f7fd fa21 	bl	8001bf0 <HAL_GetTick>
 80047ae:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80047b0:	f7fd fa1e 	bl	8001bf0 <HAL_GetTick>
 80047b4:	42a8      	cmp	r0, r5
 80047b6:	d0fb      	beq.n	80047b0 <HAL_RCC_OscConfig+0x534>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80047b8:	4a27      	ldr	r2, [pc, #156]	@ (8004858 <HAL_RCC_OscConfig+0x5dc>)
 80047ba:	4b28      	ldr	r3, [pc, #160]	@ (800485c <HAL_RCC_OscConfig+0x5e0>)
 80047bc:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 80047be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80047c0:	4003      	ands	r3, r0
 80047c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80047c6:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80047c8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80047d0:	e5fc      	b.n	80043cc <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047d2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80047de:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047e0:	e574      	b.n	80042cc <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e2:	4d1d      	ldr	r5, [pc, #116]	@ (8004858 <HAL_RCC_OscConfig+0x5dc>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e4:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80047ea:	f023 0301 	bic.w	r3, r3, #1
 80047ee:	672b      	str	r3, [r5, #112]	@ 0x70
 80047f0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80047f2:	f023 0304 	bic.w	r3, r3, #4
 80047f6:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80047f8:	f7fd f9fa 	bl	8001bf0 <HAL_GetTick>
 80047fc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047fe:	e005      	b.n	800480c <HAL_RCC_OscConfig+0x590>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004800:	f7fd f9f6 	bl	8001bf0 <HAL_GetTick>
 8004804:	1b80      	subs	r0, r0, r6
 8004806:	42b8      	cmp	r0, r7
 8004808:	f63f aeb8 	bhi.w	800457c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800480c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800480e:	0798      	lsls	r0, r3, #30
 8004810:	d4f6      	bmi.n	8004800 <HAL_RCC_OscConfig+0x584>
 8004812:	e5d7      	b.n	80043c4 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004814:	68eb      	ldr	r3, [r5, #12]
 8004816:	6a22      	ldr	r2, [r4, #32]
 8004818:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800481c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004820:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	e599      	b.n	800435a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004826:	4a0c      	ldr	r2, [pc, #48]	@ (8004858 <HAL_RCC_OscConfig+0x5dc>)
 8004828:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800482a:	f043 0301 	orr.w	r3, r3, #1
 800482e:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004830:	e67b      	b.n	800452a <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004832:	4a09      	ldr	r2, [pc, #36]	@ (8004858 <HAL_RCC_OscConfig+0x5dc>)
 8004834:	6853      	ldr	r3, [r2, #4]
 8004836:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800483a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800483e:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	e58a      	b.n	800435a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004844:	f042 0204 	orr.w	r2, r2, #4
 8004848:	671a      	str	r2, [r3, #112]	@ 0x70
 800484a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800484c:	f042 0201 	orr.w	r2, r2, #1
 8004850:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004852:	e66a      	b.n	800452a <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8004854:	2001      	movs	r0, #1
}
 8004856:	4770      	bx	lr
 8004858:	58024400 	.word	0x58024400
 800485c:	ffff0007 	.word	0xffff0007

08004860 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004860:	4a0c      	ldr	r2, [pc, #48]	@ (8004894 <HAL_RCC_GetSysClockFreq+0x34>)
 8004862:	6913      	ldr	r3, [r2, #16]
 8004864:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004868:	2b10      	cmp	r3, #16
 800486a:	d004      	beq.n	8004876 <HAL_RCC_GetSysClockFreq+0x16>
 800486c:	2b18      	cmp	r3, #24
 800486e:	d00d      	beq.n	800488c <HAL_RCC_GetSysClockFreq+0x2c>
 8004870:	b11b      	cbz	r3, 800487a <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 8004872:	4809      	ldr	r0, [pc, #36]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x38>)
 8004874:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004876:	4809      	ldr	r0, [pc, #36]	@ (800489c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004878:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800487a:	6813      	ldr	r3, [r2, #0]
 800487c:	069b      	lsls	r3, r3, #26
 800487e:	d507      	bpl.n	8004890 <HAL_RCC_GetSysClockFreq+0x30>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004880:	6813      	ldr	r3, [r2, #0]
 8004882:	4807      	ldr	r0, [pc, #28]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x40>)
 8004884:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004888:	40d8      	lsrs	r0, r3
 800488a:	4770      	bx	lr
 800488c:	f7ff bc84 	b.w	8004198 <HAL_RCC_GetSysClockFreq.part.0>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004890:	4803      	ldr	r0, [pc, #12]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x40>)
}
 8004892:	4770      	bx	lr
 8004894:	58024400 	.word	0x58024400
 8004898:	003d0900 	.word	0x003d0900
 800489c:	017d7840 	.word	0x017d7840
 80048a0:	03d09000 	.word	0x03d09000

080048a4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80048a4:	2800      	cmp	r0, #0
 80048a6:	f000 810e 	beq.w	8004ac6 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048aa:	4a8d      	ldr	r2, [pc, #564]	@ (8004ae0 <HAL_RCC_ClockConfig+0x23c>)
 80048ac:	6813      	ldr	r3, [r2, #0]
 80048ae:	f003 030f 	and.w	r3, r3, #15
 80048b2:	428b      	cmp	r3, r1
{
 80048b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b8:	4604      	mov	r4, r0
 80048ba:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048bc:	d20c      	bcs.n	80048d8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048be:	6813      	ldr	r3, [r2, #0]
 80048c0:	f023 030f 	bic.w	r3, r3, #15
 80048c4:	430b      	orrs	r3, r1
 80048c6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c8:	6813      	ldr	r3, [r2, #0]
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	428b      	cmp	r3, r1
 80048d0:	d002      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80048d2:	2001      	movs	r0, #1
}
 80048d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80048d8:	6823      	ldr	r3, [r4, #0]
 80048da:	0758      	lsls	r0, r3, #29
 80048dc:	d50b      	bpl.n	80048f6 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80048de:	4981      	ldr	r1, [pc, #516]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 80048e0:	6920      	ldr	r0, [r4, #16]
 80048e2:	698a      	ldr	r2, [r1, #24]
 80048e4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80048e8:	4290      	cmp	r0, r2
 80048ea:	d904      	bls.n	80048f6 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80048ec:	698a      	ldr	r2, [r1, #24]
 80048ee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80048f2:	4302      	orrs	r2, r0
 80048f4:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f6:	0719      	lsls	r1, r3, #28
 80048f8:	d50b      	bpl.n	8004912 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80048fa:	497a      	ldr	r1, [pc, #488]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 80048fc:	6960      	ldr	r0, [r4, #20]
 80048fe:	69ca      	ldr	r2, [r1, #28]
 8004900:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004904:	4290      	cmp	r0, r2
 8004906:	d904      	bls.n	8004912 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004908:	69ca      	ldr	r2, [r1, #28]
 800490a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800490e:	4302      	orrs	r2, r0
 8004910:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004912:	06da      	lsls	r2, r3, #27
 8004914:	d50b      	bpl.n	800492e <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004916:	4973      	ldr	r1, [pc, #460]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004918:	69a0      	ldr	r0, [r4, #24]
 800491a:	69ca      	ldr	r2, [r1, #28]
 800491c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004920:	4290      	cmp	r0, r2
 8004922:	d904      	bls.n	800492e <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004924:	69ca      	ldr	r2, [r1, #28]
 8004926:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800492a:	4302      	orrs	r2, r0
 800492c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800492e:	069f      	lsls	r7, r3, #26
 8004930:	d50b      	bpl.n	800494a <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004932:	496c      	ldr	r1, [pc, #432]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004934:	69e0      	ldr	r0, [r4, #28]
 8004936:	6a0a      	ldr	r2, [r1, #32]
 8004938:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800493c:	4290      	cmp	r0, r2
 800493e:	d904      	bls.n	800494a <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004940:	6a0a      	ldr	r2, [r1, #32]
 8004942:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004946:	4302      	orrs	r2, r0
 8004948:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800494a:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800494c:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004950:	f140 80ab 	bpl.w	8004aaa <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004954:	4e63      	ldr	r6, [pc, #396]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004956:	68e0      	ldr	r0, [r4, #12]
 8004958:	69b1      	ldr	r1, [r6, #24]
 800495a:	f001 010f 	and.w	r1, r1, #15
 800495e:	4288      	cmp	r0, r1
 8004960:	d904      	bls.n	800496c <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004962:	69b1      	ldr	r1, [r6, #24]
 8004964:	f021 010f 	bic.w	r1, r1, #15
 8004968:	4301      	orrs	r1, r0
 800496a:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800496c:	2a00      	cmp	r2, #0
 800496e:	d030      	beq.n	80049d2 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004970:	4a5c      	ldr	r2, [pc, #368]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004972:	68a1      	ldr	r1, [r4, #8]
 8004974:	6993      	ldr	r3, [r2, #24]
 8004976:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800497a:	430b      	orrs	r3, r1
 800497c:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800497e:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004980:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004982:	2902      	cmp	r1, #2
 8004984:	f000 80a1 	beq.w	8004aca <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004988:	2903      	cmp	r1, #3
 800498a:	f000 8098 	beq.w	8004abe <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800498e:	2901      	cmp	r1, #1
 8004990:	f000 80a1 	beq.w	8004ad6 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004994:	075f      	lsls	r7, r3, #29
 8004996:	d59c      	bpl.n	80048d2 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004998:	4e52      	ldr	r6, [pc, #328]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800499a:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800499e:	6933      	ldr	r3, [r6, #16]
 80049a0:	f023 0307 	bic.w	r3, r3, #7
 80049a4:	430b      	orrs	r3, r1
 80049a6:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 80049a8:	f7fd f922 	bl	8001bf0 <HAL_GetTick>
 80049ac:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ae:	e005      	b.n	80049bc <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b0:	f7fd f91e 	bl	8001bf0 <HAL_GetTick>
 80049b4:	1bc0      	subs	r0, r0, r7
 80049b6:	4540      	cmp	r0, r8
 80049b8:	f200 808b 	bhi.w	8004ad2 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049bc:	6933      	ldr	r3, [r6, #16]
 80049be:	6862      	ldr	r2, [r4, #4]
 80049c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049c4:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80049c8:	d1f2      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	079e      	lsls	r6, r3, #30
 80049ce:	d506      	bpl.n	80049de <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80049d0:	68e0      	ldr	r0, [r4, #12]
 80049d2:	4944      	ldr	r1, [pc, #272]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 80049d4:	698a      	ldr	r2, [r1, #24]
 80049d6:	f002 020f 	and.w	r2, r2, #15
 80049da:	4282      	cmp	r2, r0
 80049dc:	d869      	bhi.n	8004ab2 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049de:	4940      	ldr	r1, [pc, #256]	@ (8004ae0 <HAL_RCC_ClockConfig+0x23c>)
 80049e0:	680a      	ldr	r2, [r1, #0]
 80049e2:	f002 020f 	and.w	r2, r2, #15
 80049e6:	42aa      	cmp	r2, r5
 80049e8:	d90a      	bls.n	8004a00 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ea:	680a      	ldr	r2, [r1, #0]
 80049ec:	f022 020f 	bic.w	r2, r2, #15
 80049f0:	432a      	orrs	r2, r5
 80049f2:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049f4:	680a      	ldr	r2, [r1, #0]
 80049f6:	f002 020f 	and.w	r2, r2, #15
 80049fa:	42aa      	cmp	r2, r5
 80049fc:	f47f af69 	bne.w	80048d2 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004a00:	0758      	lsls	r0, r3, #29
 8004a02:	d50b      	bpl.n	8004a1c <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004a04:	4937      	ldr	r1, [pc, #220]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004a06:	6920      	ldr	r0, [r4, #16]
 8004a08:	698a      	ldr	r2, [r1, #24]
 8004a0a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004a0e:	4290      	cmp	r0, r2
 8004a10:	d204      	bcs.n	8004a1c <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004a12:	698a      	ldr	r2, [r1, #24]
 8004a14:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004a18:	4302      	orrs	r2, r0
 8004a1a:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a1c:	0719      	lsls	r1, r3, #28
 8004a1e:	d50b      	bpl.n	8004a38 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004a20:	4930      	ldr	r1, [pc, #192]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004a22:	6960      	ldr	r0, [r4, #20]
 8004a24:	69ca      	ldr	r2, [r1, #28]
 8004a26:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004a2a:	4290      	cmp	r0, r2
 8004a2c:	d204      	bcs.n	8004a38 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004a2e:	69ca      	ldr	r2, [r1, #28]
 8004a30:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004a34:	4302      	orrs	r2, r0
 8004a36:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a38:	06da      	lsls	r2, r3, #27
 8004a3a:	d50b      	bpl.n	8004a54 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a3c:	4929      	ldr	r1, [pc, #164]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004a3e:	69a0      	ldr	r0, [r4, #24]
 8004a40:	69ca      	ldr	r2, [r1, #28]
 8004a42:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004a46:	4290      	cmp	r0, r2
 8004a48:	d204      	bcs.n	8004a54 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a4a:	69ca      	ldr	r2, [r1, #28]
 8004a4c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a50:	4302      	orrs	r2, r0
 8004a52:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a54:	069b      	lsls	r3, r3, #26
 8004a56:	d50b      	bpl.n	8004a70 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a58:	4a22      	ldr	r2, [pc, #136]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004a5a:	69e1      	ldr	r1, [r4, #28]
 8004a5c:	6a13      	ldr	r3, [r2, #32]
 8004a5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a62:	4299      	cmp	r1, r3
 8004a64:	d204      	bcs.n	8004a70 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a66:	6a13      	ldr	r3, [r2, #32]
 8004a68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a6c:	430b      	orrs	r3, r1
 8004a6e:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a70:	f7ff fef6 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 8004a74:	4a1b      	ldr	r2, [pc, #108]	@ (8004ae4 <HAL_RCC_ClockConfig+0x240>)
 8004a76:	4603      	mov	r3, r0
 8004a78:	481b      	ldr	r0, [pc, #108]	@ (8004ae8 <HAL_RCC_ClockConfig+0x244>)
 8004a7a:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a7c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a7e:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8004a82:	4d1a      	ldr	r5, [pc, #104]	@ (8004aec <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a84:	f002 020f 	and.w	r2, r2, #15
 8004a88:	4c19      	ldr	r4, [pc, #100]	@ (8004af0 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a8a:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a8c:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a8e:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8004a92:	4818      	ldr	r0, [pc, #96]	@ (8004af4 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a94:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a98:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8004a9a:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8004a9c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a9e:	40d3      	lsrs	r3, r2
 8004aa0:	6023      	str	r3, [r4, #0]
}
 8004aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8004aa6:	f7fc bdf5 	b.w	8001694 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aaa:	2a00      	cmp	r2, #0
 8004aac:	f47f af60 	bne.w	8004970 <HAL_RCC_ClockConfig+0xcc>
 8004ab0:	e795      	b.n	80049de <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab2:	698a      	ldr	r2, [r1, #24]
 8004ab4:	f022 020f 	bic.w	r2, r2, #15
 8004ab8:	4302      	orrs	r2, r0
 8004aba:	618a      	str	r2, [r1, #24]
 8004abc:	e78f      	b.n	80049de <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004abe:	019a      	lsls	r2, r3, #6
 8004ac0:	f53f af6a 	bmi.w	8004998 <HAL_RCC_ClockConfig+0xf4>
 8004ac4:	e705      	b.n	80048d2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004ac6:	2001      	movs	r0, #1
}
 8004ac8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004aca:	0398      	lsls	r0, r3, #14
 8004acc:	f53f af64 	bmi.w	8004998 <HAL_RCC_ClockConfig+0xf4>
 8004ad0:	e6ff      	b.n	80048d2 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004ad2:	2003      	movs	r0, #3
 8004ad4:	e6fe      	b.n	80048d4 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ad6:	05db      	lsls	r3, r3, #23
 8004ad8:	f53f af5e 	bmi.w	8004998 <HAL_RCC_ClockConfig+0xf4>
 8004adc:	e6f9      	b.n	80048d2 <HAL_RCC_ClockConfig+0x2e>
 8004ade:	bf00      	nop
 8004ae0:	52002000 	.word	0x52002000
 8004ae4:	58024400 	.word	0x58024400
 8004ae8:	08013698 	.word	0x08013698
 8004aec:	24000008 	.word	0x24000008
 8004af0:	24000004 	.word	0x24000004
 8004af4:	24000010 	.word	0x24000010

08004af8 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af8:	4a18      	ldr	r2, [pc, #96]	@ (8004b5c <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004afa:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004afc:	6913      	ldr	r3, [r2, #16]
 8004afe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b02:	2b10      	cmp	r3, #16
 8004b04:	d019      	beq.n	8004b3a <HAL_RCC_GetHCLKFreq+0x42>
 8004b06:	2b18      	cmp	r3, #24
 8004b08:	d022      	beq.n	8004b50 <HAL_RCC_GetHCLKFreq+0x58>
 8004b0a:	b1c3      	cbz	r3, 8004b3e <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8004b0c:	4b14      	ldr	r3, [pc, #80]	@ (8004b60 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b0e:	4913      	ldr	r1, [pc, #76]	@ (8004b5c <HAL_RCC_GetHCLKFreq+0x64>)
 8004b10:	4814      	ldr	r0, [pc, #80]	@ (8004b64 <HAL_RCC_GetHCLKFreq+0x6c>)
 8004b12:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b14:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b16:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b1a:	4c13      	ldr	r4, [pc, #76]	@ (8004b68 <HAL_RCC_GetHCLKFreq+0x70>)
 8004b1c:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004b20:	4d12      	ldr	r5, [pc, #72]	@ (8004b6c <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b22:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b24:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b26:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b2a:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b2e:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b30:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8004b34:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b36:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004b38:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <HAL_RCC_GetHCLKFreq+0x78>)
 8004b3c:	e7e7      	b.n	8004b0e <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b3e:	6813      	ldr	r3, [r2, #0]
 8004b40:	069b      	lsls	r3, r3, #26
 8004b42:	d509      	bpl.n	8004b58 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b44:	6812      	ldr	r2, [r2, #0]
 8004b46:	4b0b      	ldr	r3, [pc, #44]	@ (8004b74 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004b48:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004b4c:	40d3      	lsrs	r3, r2
 8004b4e:	e7de      	b.n	8004b0e <HAL_RCC_GetHCLKFreq+0x16>
 8004b50:	f7ff fb22 	bl	8004198 <HAL_RCC_GetSysClockFreq.part.0>
 8004b54:	4603      	mov	r3, r0
 8004b56:	e7da      	b.n	8004b0e <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004b58:	4b06      	ldr	r3, [pc, #24]	@ (8004b74 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004b5a:	e7d8      	b.n	8004b0e <HAL_RCC_GetHCLKFreq+0x16>
 8004b5c:	58024400 	.word	0x58024400
 8004b60:	003d0900 	.word	0x003d0900
 8004b64:	08013698 	.word	0x08013698
 8004b68:	24000004 	.word	0x24000004
 8004b6c:	24000008 	.word	0x24000008
 8004b70:	017d7840 	.word	0x017d7840
 8004b74:	03d09000 	.word	0x03d09000

08004b78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b78:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004b7a:	f7ff ffbd 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
 8004b7e:	4b05      	ldr	r3, [pc, #20]	@ (8004b94 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004b80:	4a05      	ldr	r2, [pc, #20]	@ (8004b98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b82:	69db      	ldr	r3, [r3, #28]
 8004b84:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004b88:	5cd3      	ldrb	r3, [r2, r3]
 8004b8a:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004b8e:	40d8      	lsrs	r0, r3
 8004b90:	bd08      	pop	{r3, pc}
 8004b92:	bf00      	nop
 8004b94:	58024400 	.word	0x58024400
 8004b98:	08013698 	.word	0x08013698

08004b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b9c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004b9e:	f7ff ffab 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
 8004ba2:	4b05      	ldr	r3, [pc, #20]	@ (8004bb8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004ba4:	4a05      	ldr	r2, [pc, #20]	@ (8004bbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ba6:	69db      	ldr	r3, [r3, #28]
 8004ba8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004bac:	5cd3      	ldrb	r3, [r2, r3]
 8004bae:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004bb2:	40d8      	lsrs	r0, r3
 8004bb4:	bd08      	pop	{r3, pc}
 8004bb6:	bf00      	nop
 8004bb8:	58024400 	.word	0x58024400
 8004bbc:	08013698 	.word	0x08013698

08004bc0 <HAL_RCC_GetClockConfig>:
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004bc0:	4b13      	ldr	r3, [pc, #76]	@ (8004c10 <HAL_RCC_GetClockConfig+0x50>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004bc2:	223f      	movs	r2, #63	@ 0x3f
 8004bc4:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004bc6:	691a      	ldr	r2, [r3, #16]
 8004bc8:	f002 0207 	and.w	r2, r2, #7
 8004bcc:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004bce:	699a      	ldr	r2, [r3, #24]
 8004bd0:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8004bd4:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004bd6:	699a      	ldr	r2, [r3, #24]
 8004bd8:	f002 020f 	and.w	r2, r2, #15
 8004bdc:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004bde:	699a      	ldr	r2, [r3, #24]
 8004be0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004be4:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004be6:	69da      	ldr	r2, [r3, #28]
 8004be8:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004bec:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004bee:	69da      	ldr	r2, [r3, #28]
 8004bf0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004bf4:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
{
 8004bf8:	b410      	push	{r4}
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004bfa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004bfe:	4c05      	ldr	r4, [pc, #20]	@ (8004c14 <HAL_RCC_GetClockConfig+0x54>)
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004c00:	61c3      	str	r3, [r0, #28]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c02:	6823      	ldr	r3, [r4, #0]
}
 8004c04:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c08:	f003 030f 	and.w	r3, r3, #15
 8004c0c:	600b      	str	r3, [r1, #0]
}
 8004c0e:	4770      	bx	lr
 8004c10:	58024400 	.word	0x58024400
 8004c14:	52002000 	.word	0x52002000

08004c18 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004c1a:	4c36      	ldr	r4, [pc, #216]	@ (8004cf4 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004c1c:	4606      	mov	r6, r0
 8004c1e:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8004c20:	6823      	ldr	r3, [r4, #0]
 8004c22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c26:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c28:	f7fc ffe2 	bl	8001bf0 <HAL_GetTick>
 8004c2c:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c2e:	e004      	b.n	8004c3a <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c30:	f7fc ffde 	bl	8001bf0 <HAL_GetTick>
 8004c34:	1b40      	subs	r0, r0, r5
 8004c36:	2802      	cmp	r0, #2
 8004c38:	d856      	bhi.n	8004ce8 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c3a:	6823      	ldr	r3, [r4, #0]
 8004c3c:	011a      	lsls	r2, r3, #4
 8004c3e:	d4f7      	bmi.n	8004c30 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004c40:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004c42:	6832      	ldr	r2, [r6, #0]
 8004c44:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004c48:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004c4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c4e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	3a01      	subs	r2, #1
 8004c56:	025b      	lsls	r3, r3, #9
 8004c58:	0412      	lsls	r2, r2, #16
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004c60:	4313      	orrs	r3, r2
 8004c62:	6872      	ldr	r2, [r6, #4]
 8004c64:	3a01      	subs	r2, #1
 8004c66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	6932      	ldr	r2, [r6, #16]
 8004c6e:	3a01      	subs	r2, #1
 8004c70:	0612      	lsls	r2, r2, #24
 8004c72:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004c76:	4313      	orrs	r3, r2
 8004c78:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c7a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004c7c:	6972      	ldr	r2, [r6, #20]
 8004c7e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c82:	4313      	orrs	r3, r2
 8004c84:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c86:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004c88:	69b3      	ldr	r3, [r6, #24]
 8004c8a:	f022 0220 	bic.w	r2, r2, #32
 8004c8e:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c90:	4b19      	ldr	r3, [pc, #100]	@ (8004cf8 <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c92:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c94:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004c96:	f022 0210 	bic.w	r2, r2, #16
 8004c9a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c9c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8004c9e:	69f2      	ldr	r2, [r6, #28]
 8004ca0:	400b      	ands	r3, r1
 8004ca2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004ca6:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004ca8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004caa:	f043 0310 	orr.w	r3, r3, #16
 8004cae:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004cb0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004cb2:	b1df      	cbz	r7, 8004cec <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004cb4:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004cb6:	bf0c      	ite	eq
 8004cb8:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004cbc:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8004cc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004cc2:	4c0c      	ldr	r4, [pc, #48]	@ (8004cf4 <RCCEx_PLL2_Config.part.0+0xdc>)
 8004cc4:	6823      	ldr	r3, [r4, #0]
 8004cc6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004cca:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ccc:	f7fc ff90 	bl	8001bf0 <HAL_GetTick>
 8004cd0:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004cd2:	e004      	b.n	8004cde <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cd4:	f7fc ff8c 	bl	8001bf0 <HAL_GetTick>
 8004cd8:	1b40      	subs	r0, r0, r5
 8004cda:	2802      	cmp	r0, #2
 8004cdc:	d804      	bhi.n	8004ce8 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	d5f7      	bpl.n	8004cd4 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8004ce4:	2000      	movs	r0, #0
}
 8004ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004ce8:	2003      	movs	r0, #3
}
 8004cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004cec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cf0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004cf2:	e7e6      	b.n	8004cc2 <RCCEx_PLL2_Config.part.0+0xaa>
 8004cf4:	58024400 	.word	0x58024400
 8004cf8:	ffff0007 	.word	0xffff0007

08004cfc <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004cfe:	4c36      	ldr	r4, [pc, #216]	@ (8004dd8 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004d00:	4606      	mov	r6, r0
 8004d02:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d0a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d0c:	f7fc ff70 	bl	8001bf0 <HAL_GetTick>
 8004d10:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d12:	e004      	b.n	8004d1e <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d14:	f7fc ff6c 	bl	8001bf0 <HAL_GetTick>
 8004d18:	1b40      	subs	r0, r0, r5
 8004d1a:	2802      	cmp	r0, #2
 8004d1c:	d856      	bhi.n	8004dcc <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d1e:	6823      	ldr	r3, [r4, #0]
 8004d20:	009a      	lsls	r2, r3, #2
 8004d22:	d4f7      	bmi.n	8004d14 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d24:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004d26:	6832      	ldr	r2, [r6, #0]
 8004d28:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004d2c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004d30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d32:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	3a01      	subs	r2, #1
 8004d3a:	025b      	lsls	r3, r3, #9
 8004d3c:	0412      	lsls	r2, r2, #16
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004d44:	4313      	orrs	r3, r2
 8004d46:	6872      	ldr	r2, [r6, #4]
 8004d48:	3a01      	subs	r2, #1
 8004d4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	6932      	ldr	r2, [r6, #16]
 8004d52:	3a01      	subs	r2, #1
 8004d54:	0612      	lsls	r2, r2, #24
 8004d56:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d5e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004d60:	6972      	ldr	r2, [r6, #20]
 8004d62:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004d66:	4313      	orrs	r3, r2
 8004d68:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d6a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004d6c:	69b3      	ldr	r3, [r6, #24]
 8004d6e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004d72:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d74:	4b19      	ldr	r3, [pc, #100]	@ (8004ddc <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d76:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d78:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004d7a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d7e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d80:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004d82:	69f2      	ldr	r2, [r6, #28]
 8004d84:	400b      	ands	r3, r1
 8004d86:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004d8a:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004d8c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d92:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d94:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004d96:	b1df      	cbz	r7, 8004dd0 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d98:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004d9a:	bf0c      	ite	eq
 8004d9c:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004da0:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8004da4:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004da6:	4c0c      	ldr	r4, [pc, #48]	@ (8004dd8 <RCCEx_PLL3_Config.part.0+0xdc>)
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dae:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004db0:	f7fc ff1e 	bl	8001bf0 <HAL_GetTick>
 8004db4:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004db6:	e004      	b.n	8004dc2 <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004db8:	f7fc ff1a 	bl	8001bf0 <HAL_GetTick>
 8004dbc:	1b40      	subs	r0, r0, r5
 8004dbe:	2802      	cmp	r0, #2
 8004dc0:	d804      	bhi.n	8004dcc <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	d5f7      	bpl.n	8004db8 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8004dc8:	2000      	movs	r0, #0
}
 8004dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004dcc:	2003      	movs	r0, #3
}
 8004dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004dd0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004dd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004dd6:	e7e6      	b.n	8004da6 <RCCEx_PLL3_Config.part.0+0xaa>
 8004dd8:	58024400 	.word	0x58024400
 8004ddc:	ffff0007 	.word	0xffff0007

08004de0 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004de4:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8004de8:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dea:	011d      	lsls	r5, r3, #4
 8004dec:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8004df0:	d525      	bpl.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004df2:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004df4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004df8:	f000 8683 	beq.w	8005b02 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8004dfc:	d814      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8004dfe:	2900      	cmp	r1, #0
 8004e00:	f000 86f9 	beq.w	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe16>
 8004e04:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004e08:	f040 841b 	bne.w	8005642 <HAL_RCCEx_PeriphCLKConfig+0x862>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e0c:	49ad      	ldr	r1, [pc, #692]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e0e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004e10:	f001 0103 	and.w	r1, r1, #3
 8004e14:	2903      	cmp	r1, #3
 8004e16:	f000 8414 	beq.w	8005642 <HAL_RCCEx_PeriphCLKConfig+0x862>
 8004e1a:	2102      	movs	r1, #2
 8004e1c:	3008      	adds	r0, #8
 8004e1e:	f7ff fefb 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8004e22:	4606      	mov	r6, r0
 8004e24:	f000 be79 	b.w	8005b1a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004e28:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8004e2c:	f040 8409 	bne.w	8005642 <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e30:	4da4      	ldr	r5, [pc, #656]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e32:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e34:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004e36:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8004e3a:	4301      	orrs	r1, r0
 8004e3c:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e3e:	05d8      	lsls	r0, r3, #23
 8004e40:	d50a      	bpl.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004e42:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004e44:	2904      	cmp	r1, #4
 8004e46:	d806      	bhi.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e48:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004e4c:	062504ce 	.word	0x062504ce
 8004e50:	04d3063a 	.word	0x04d3063a
 8004e54:	04d3      	.short	0x04d3
        ret = HAL_ERROR;
 8004e56:	2601      	movs	r6, #1
 8004e58:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004e5a:	0599      	lsls	r1, r3, #22
 8004e5c:	d524      	bpl.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch (PeriphClkInit->Sai23ClockSelection)
 8004e5e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004e60:	2980      	cmp	r1, #128	@ 0x80
 8004e62:	f000 863d 	beq.w	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e66:	f200 8122 	bhi.w	80050ae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8004e6a:	2900      	cmp	r1, #0
 8004e6c:	f000 84a6 	beq.w	80057bc <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 8004e70:	2940      	cmp	r1, #64	@ 0x40
 8004e72:	f040 8123 	bne.w	80050bc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e76:	4993      	ldr	r1, [pc, #588]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e78:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004e7a:	f001 0103 	and.w	r1, r1, #3
 8004e7e:	2903      	cmp	r1, #3
 8004e80:	f000 811c 	beq.w	80050bc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8004e84:	2100      	movs	r1, #0
 8004e86:	f104 0008 	add.w	r0, r4, #8
 8004e8a:	f7ff fec5 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8004e8e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004e90:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004e94:	2d00      	cmp	r5, #0
 8004e96:	f040 8499 	bne.w	80057cc <HAL_RCCEx_PeriphCLKConfig+0x9ec>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004e9a:	4f8a      	ldr	r7, [pc, #552]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e9c:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004e9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004ea0:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8004ea4:	4301      	orrs	r1, r0
 8004ea6:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004ea8:	055f      	lsls	r7, r3, #21
 8004eaa:	d528      	bpl.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 8004eac:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8004eb0:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8004eb4:	f000 85de 	beq.w	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xc94>
 8004eb8:	f200 8106 	bhi.w	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8004ebc:	2900      	cmp	r1, #0
 8004ebe:	f000 8472 	beq.w	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x9c6>
 8004ec2:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004ec6:	f040 8107 	bne.w	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004eca:	497e      	ldr	r1, [pc, #504]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ecc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004ece:	f001 0103 	and.w	r1, r1, #3
 8004ed2:	2903      	cmp	r1, #3
 8004ed4:	f000 8100 	beq.w	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8004ed8:	2100      	movs	r1, #0
 8004eda:	f104 0008 	add.w	r0, r4, #8
 8004ede:	f7ff fe9b 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8004ee2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004ee4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ee8:	2d00      	cmp	r5, #0
 8004eea:	f040 8464 	bne.w	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004eee:	4f75      	ldr	r7, [pc, #468]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ef0:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8004ef4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004ef6:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 8004efa:	4301      	orrs	r1, r0
 8004efc:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004efe:	0518      	lsls	r0, r3, #20
 8004f00:	d528      	bpl.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004f02:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8004f06:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8004f0a:	f000 85a2 	beq.w	8005a52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8004f0e:	f200 80e6 	bhi.w	80050de <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004f12:	2900      	cmp	r1, #0
 8004f14:	f000 847a 	beq.w	800580c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004f18:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8004f1c:	f040 80e7 	bne.w	80050ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f20:	4968      	ldr	r1, [pc, #416]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f22:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004f24:	f001 0103 	and.w	r1, r1, #3
 8004f28:	2903      	cmp	r1, #3
 8004f2a:	f000 80e0 	beq.w	80050ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8004f2e:	2100      	movs	r1, #0
 8004f30:	f104 0008 	add.w	r0, r4, #8
 8004f34:	f7ff fe70 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8004f38:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f3a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004f3e:	2d00      	cmp	r5, #0
 8004f40:	f040 846c 	bne.w	800581c <HAL_RCCEx_PeriphCLKConfig+0xa3c>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004f44:	4f5f      	ldr	r7, [pc, #380]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f46:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8004f4a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004f4c:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8004f50:	4301      	orrs	r1, r0
 8004f52:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f54:	0199      	lsls	r1, r3, #6
 8004f56:	d518      	bpl.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->QspiClockSelection)
 8004f58:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8004f5a:	2920      	cmp	r1, #32
 8004f5c:	f000 84bb 	beq.w	80058d6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8004f60:	f200 80c8 	bhi.w	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004f64:	b139      	cbz	r1, 8004f76 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004f66:	2910      	cmp	r1, #16
 8004f68:	f040 80c7 	bne.w	80050fa <HAL_RCCEx_PeriphCLKConfig+0x31a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f6c:	4855      	ldr	r0, [pc, #340]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f6e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004f70:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8004f74:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004f76:	2d00      	cmp	r5, #0
 8004f78:	f040 8492 	bne.w	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xac0>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f7c:	4f51      	ldr	r7, [pc, #324]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004f7e:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8004f80:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004f82:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8004f86:	4301      	orrs	r1, r0
 8004f88:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004f8a:	04df      	lsls	r7, r3, #19
 8004f8c:	d526      	bpl.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004f8e:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8004f90:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8004f94:	f000 854c 	beq.w	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8004f98:	f200 80b2 	bhi.w	8005100 <HAL_RCCEx_PeriphCLKConfig+0x320>
 8004f9c:	2900      	cmp	r1, #0
 8004f9e:	f000 8418 	beq.w	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8004fa2:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8004fa6:	f040 80b3 	bne.w	8005110 <HAL_RCCEx_PeriphCLKConfig+0x330>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004faa:	4946      	ldr	r1, [pc, #280]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004fae:	f001 0103 	and.w	r1, r1, #3
 8004fb2:	2903      	cmp	r1, #3
 8004fb4:	f000 80ac 	beq.w	8005110 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8004fb8:	2100      	movs	r1, #0
 8004fba:	f104 0008 	add.w	r0, r4, #8
 8004fbe:	f7ff fe2b 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8004fc2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004fc4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fc8:	2d00      	cmp	r5, #0
 8004fca:	f040 840a 	bne.w	80057e2 <HAL_RCCEx_PeriphCLKConfig+0xa02>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004fce:	4f3d      	ldr	r7, [pc, #244]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004fd0:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8004fd2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004fd4:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004fd8:	4301      	orrs	r1, r0
 8004fda:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004fdc:	0498      	lsls	r0, r3, #18
 8004fde:	d524      	bpl.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi45ClockSelection)
 8004fe0:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8004fe2:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8004fe6:	f000 84e8 	beq.w	80059ba <HAL_RCCEx_PeriphCLKConfig+0xbda>
 8004fea:	f200 8094 	bhi.w	8005116 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004fee:	b191      	cbz	r1, 8005016 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8004ff0:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8004ff4:	f040 8099 	bne.w	800512a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ff8:	4932      	ldr	r1, [pc, #200]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ffa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004ffc:	f001 0103 	and.w	r1, r1, #3
 8005000:	2903      	cmp	r1, #3
 8005002:	f000 8092 	beq.w	800512a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005006:	2101      	movs	r1, #1
 8005008:	f104 0008 	add.w	r0, r4, #8
 800500c:	f7ff fe04 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005010:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005012:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005016:	2d00      	cmp	r5, #0
 8005018:	f040 8590 	bne.w	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xd5c>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800501c:	4f29      	ldr	r7, [pc, #164]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800501e:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005020:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005022:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8005026:	4301      	orrs	r1, r0
 8005028:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800502a:	0459      	lsls	r1, r3, #17
 800502c:	d523      	bpl.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x296>
    switch (PeriphClkInit->Spi6ClockSelection)
 800502e:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8005032:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005036:	f000 8474 	beq.w	8005922 <HAL_RCCEx_PeriphCLKConfig+0xb42>
 800503a:	d879      	bhi.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x350>
 800503c:	b181      	cbz	r1, 8005060 <HAL_RCCEx_PeriphCLKConfig+0x280>
 800503e:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005042:	d17d      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x360>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005044:	491f      	ldr	r1, [pc, #124]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005046:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005048:	f001 0103 	and.w	r1, r1, #3
 800504c:	2903      	cmp	r1, #3
 800504e:	d077      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005050:	2101      	movs	r1, #1
 8005052:	f104 0008 	add.w	r0, r4, #8
 8005056:	f7ff fddf 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 800505a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800505c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005060:	2d00      	cmp	r5, #0
 8005062:	f040 8565 	bne.w	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005066:	4f17      	ldr	r7, [pc, #92]	@ (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005068:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 800506c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800506e:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005072:	4301      	orrs	r1, r0
 8005074:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005076:	041f      	lsls	r7, r3, #16
 8005078:	d50d      	bpl.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    switch (PeriphClkInit->FdcanClockSelection)
 800507a:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800507c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005080:	f000 829a 	beq.w	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8005084:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005088:	f000 83f5 	beq.w	8005876 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 800508c:	2900      	cmp	r1, #0
 800508e:	f000 8298 	beq.w	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
        ret = HAL_ERROR;
 8005092:	2601      	movs	r6, #1
 8005094:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005096:	01d8      	lsls	r0, r3, #7
 8005098:	d564      	bpl.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x384>
    switch (PeriphClkInit->FmcClockSelection)
 800509a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800509c:	2903      	cmp	r1, #3
 800509e:	f200 85b9 	bhi.w	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xe34>
 80050a2:	e8df f011 	tbh	[pc, r1, lsl #1]
 80050a6:	0055      	.short	0x0055
 80050a8:	04050050 	.word	0x04050050
 80050ac:	0055      	.short	0x0055
    switch (PeriphClkInit->Sai23ClockSelection)
 80050ae:	29c0      	cmp	r1, #192	@ 0xc0
 80050b0:	f43f aef0 	beq.w	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 80050b4:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80050b8:	f43f aeec 	beq.w	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        ret = HAL_ERROR;
 80050bc:	2601      	movs	r6, #1
 80050be:	4635      	mov	r5, r6
 80050c0:	e6f2      	b.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 80050c2:	bf00      	nop
 80050c4:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Sai4AClockSelection)
 80050c8:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 80050cc:	f43f af0c 	beq.w	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x108>
 80050d0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80050d4:	f43f af08 	beq.w	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        ret = HAL_ERROR;
 80050d8:	2601      	movs	r6, #1
 80050da:	4635      	mov	r5, r6
 80050dc:	e70f      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4BClockSelection)
 80050de:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 80050e2:	f43f af2c 	beq.w	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80050e6:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80050ea:	f43f af28 	beq.w	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
        ret = HAL_ERROR;
 80050ee:	2601      	movs	r6, #1
 80050f0:	4635      	mov	r5, r6
 80050f2:	e72f      	b.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->QspiClockSelection)
 80050f4:	2930      	cmp	r1, #48	@ 0x30
 80050f6:	f43f af3e 	beq.w	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x196>
        ret = HAL_ERROR;
 80050fa:	2601      	movs	r6, #1
 80050fc:	4635      	mov	r5, r6
 80050fe:	e744      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005100:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8005104:	f43f af60 	beq.w	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005108:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800510c:	f43f af5c 	beq.w	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
        ret = HAL_ERROR;
 8005110:	2601      	movs	r6, #1
 8005112:	4635      	mov	r5, r6
 8005114:	e762      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005116:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 800511a:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 800511e:	f43f af7a 	beq.w	8005016 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005122:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8005126:	f43f af76 	beq.w	8005016 <HAL_RCCEx_PeriphCLKConfig+0x236>
        ret = HAL_ERROR;
 800512a:	2601      	movs	r6, #1
 800512c:	4635      	mov	r5, r6
 800512e:	e77c      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005130:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005134:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005138:	d092      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x280>
 800513a:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800513e:	d08f      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x280>
        ret = HAL_ERROR;
 8005140:	2601      	movs	r6, #1
 8005142:	4635      	mov	r5, r6
 8005144:	e797      	b.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x296>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005146:	483d      	ldr	r0, [pc, #244]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005148:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800514a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800514e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005150:	2d00      	cmp	r5, #0
 8005152:	f040 83a3 	bne.w	800589c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005156:	4f39      	ldr	r7, [pc, #228]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005158:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800515a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800515c:	f021 0103 	bic.w	r1, r1, #3
 8005160:	4301      	orrs	r1, r0
 8005162:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005164:	0259      	lsls	r1, r3, #9
 8005166:	f100 826f 	bmi.w	8005648 <HAL_RCCEx_PeriphCLKConfig+0x868>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800516a:	07d8      	lsls	r0, r3, #31
 800516c:	d52f      	bpl.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    switch (PeriphClkInit->Usart16ClockSelection)
 800516e:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8005170:	2928      	cmp	r1, #40	@ 0x28
 8005172:	d82a      	bhi.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005174:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005178:	0029025a 	.word	0x0029025a
 800517c:	00290029 	.word	0x00290029
 8005180:	00290029 	.word	0x00290029
 8005184:	00290029 	.word	0x00290029
 8005188:	0029024b 	.word	0x0029024b
 800518c:	00290029 	.word	0x00290029
 8005190:	00290029 	.word	0x00290029
 8005194:	00290029 	.word	0x00290029
 8005198:	00290518 	.word	0x00290518
 800519c:	00290029 	.word	0x00290029
 80051a0:	00290029 	.word	0x00290029
 80051a4:	00290029 	.word	0x00290029
 80051a8:	0029025a 	.word	0x0029025a
 80051ac:	00290029 	.word	0x00290029
 80051b0:	00290029 	.word	0x00290029
 80051b4:	00290029 	.word	0x00290029
 80051b8:	0029025a 	.word	0x0029025a
 80051bc:	00290029 	.word	0x00290029
 80051c0:	00290029 	.word	0x00290029
 80051c4:	00290029 	.word	0x00290029
 80051c8:	025a      	.short	0x025a
        ret = HAL_ERROR;
 80051ca:	2601      	movs	r6, #1
 80051cc:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80051ce:	0799      	lsls	r1, r3, #30
 80051d0:	d524      	bpl.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80051d2:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80051d4:	2905      	cmp	r1, #5
 80051d6:	f200 8515 	bhi.w	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xe24>
 80051da:	e8df f011 	tbh	[pc, r1, lsl #1]
 80051de:	0015      	.short	0x0015
 80051e0:	04c10006 	.word	0x04c10006
 80051e4:	00150015 	.word	0x00150015
 80051e8:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051ea:	4914      	ldr	r1, [pc, #80]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80051ec:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80051ee:	f001 0103 	and.w	r1, r1, #3
 80051f2:	2903      	cmp	r1, #3
 80051f4:	f000 8506 	beq.w	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xe24>
 80051f8:	2101      	movs	r1, #1
 80051fa:	f104 0008 	add.w	r0, r4, #8
 80051fe:	f7ff fd0b 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005202:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005204:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005208:	2d00      	cmp	r5, #0
 800520a:	f040 8494 	bne.w	8005b36 <HAL_RCCEx_PeriphCLKConfig+0xd56>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800520e:	4f0b      	ldr	r7, [pc, #44]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005210:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8005212:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005214:	f021 0107 	bic.w	r1, r1, #7
 8005218:	4301      	orrs	r1, r0
 800521a:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800521c:	075f      	lsls	r7, r3, #29
 800521e:	d529      	bpl.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x494>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005220:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8005224:	2905      	cmp	r1, #5
 8005226:	f200 84f1 	bhi.w	8005c0c <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 800522a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800522e:	0018      	.short	0x0018
 8005230:	04ab0009 	.word	0x04ab0009
 8005234:	00180018 	.word	0x00180018
 8005238:	0018      	.short	0x0018
 800523a:	bf00      	nop
 800523c:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005240:	49ae      	ldr	r1, [pc, #696]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005242:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005244:	f001 0103 	and.w	r1, r1, #3
 8005248:	2903      	cmp	r1, #3
 800524a:	f000 84df 	beq.w	8005c0c <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 800524e:	2101      	movs	r1, #1
 8005250:	f104 0008 	add.w	r0, r4, #8
 8005254:	f7ff fce0 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005258:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800525a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800525e:	2d00      	cmp	r5, #0
 8005260:	f040 8463 	bne.w	8005b2a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005264:	4fa5      	ldr	r7, [pc, #660]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005266:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 800526a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800526c:	f021 0107 	bic.w	r1, r1, #7
 8005270:	4301      	orrs	r1, r0
 8005272:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005274:	0698      	lsls	r0, r3, #26
 8005276:	d526      	bpl.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005278:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 800527c:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005280:	f000 833c 	beq.w	80058fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005284:	f200 813c 	bhi.w	8005500 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8005288:	b191      	cbz	r1, 80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800528a:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800528e:	f040 8141 	bne.w	8005514 <HAL_RCCEx_PeriphCLKConfig+0x734>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005292:	499a      	ldr	r1, [pc, #616]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005294:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005296:	f001 0103 	and.w	r1, r1, #3
 800529a:	2903      	cmp	r1, #3
 800529c:	f000 813a 	beq.w	8005514 <HAL_RCCEx_PeriphCLKConfig+0x734>
 80052a0:	2100      	movs	r1, #0
 80052a2:	f104 0008 	add.w	r0, r4, #8
 80052a6:	f7ff fcb7 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 80052aa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052ac:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052b0:	2d00      	cmp	r5, #0
 80052b2:	f040 8448 	bne.w	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xd66>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052b6:	4f91      	ldr	r7, [pc, #580]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80052b8:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80052bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052be:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 80052c2:	4301      	orrs	r1, r0
 80052c4:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052c6:	0659      	lsls	r1, r3, #25
 80052c8:	d526      	bpl.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x538>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80052ca:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 80052ce:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80052d2:	f000 834c 	beq.w	800596e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 80052d6:	f200 8120 	bhi.w	800551a <HAL_RCCEx_PeriphCLKConfig+0x73a>
 80052da:	b191      	cbz	r1, 8005302 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80052dc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80052e0:	f040 8125 	bne.w	800552e <HAL_RCCEx_PeriphCLKConfig+0x74e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80052e4:	4985      	ldr	r1, [pc, #532]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80052e6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80052e8:	f001 0103 	and.w	r1, r1, #3
 80052ec:	2903      	cmp	r1, #3
 80052ee:	f000 811e 	beq.w	800552e <HAL_RCCEx_PeriphCLKConfig+0x74e>
 80052f2:	2100      	movs	r1, #0
 80052f4:	f104 0008 	add.w	r0, r4, #8
 80052f8:	f7ff fc8e 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 80052fc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80052fe:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005302:	2d00      	cmp	r5, #0
 8005304:	f040 8422 	bne.w	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005308:	4f7c      	ldr	r7, [pc, #496]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800530a:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 800530e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005310:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8005314:	4301      	orrs	r1, r0
 8005316:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005318:	061f      	lsls	r7, r3, #24
 800531a:	d526      	bpl.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x58a>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800531c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8005320:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005324:	f000 8336 	beq.w	8005994 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8005328:	f200 8104 	bhi.w	8005534 <HAL_RCCEx_PeriphCLKConfig+0x754>
 800532c:	b191      	cbz	r1, 8005354 <HAL_RCCEx_PeriphCLKConfig+0x574>
 800532e:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005332:	f040 8109 	bne.w	8005548 <HAL_RCCEx_PeriphCLKConfig+0x768>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005336:	4971      	ldr	r1, [pc, #452]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005338:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800533a:	f001 0103 	and.w	r1, r1, #3
 800533e:	2903      	cmp	r1, #3
 8005340:	f000 8102 	beq.w	8005548 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8005344:	2100      	movs	r1, #0
 8005346:	f104 0008 	add.w	r0, r4, #8
 800534a:	f7ff fc65 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 800534e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005350:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005354:	2d00      	cmp	r5, #0
 8005356:	f040 83f4 	bne.w	8005b42 <HAL_RCCEx_PeriphCLKConfig+0xd62>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800535a:	4f68      	ldr	r7, [pc, #416]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800535c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8005360:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005362:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005366:	4301      	orrs	r1, r0
 8005368:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800536a:	0718      	lsls	r0, r3, #28
 800536c:	d50b      	bpl.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800536e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8005372:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005376:	f000 8347 	beq.w	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xc28>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800537a:	4f60      	ldr	r7, [pc, #384]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800537c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800537e:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005382:	4301      	orrs	r1, r0
 8005384:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005386:	06d9      	lsls	r1, r3, #27
 8005388:	d50b      	bpl.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800538a:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 800538e:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8005392:	f000 8325 	beq.w	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xc00>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005396:	4f59      	ldr	r7, [pc, #356]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005398:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800539a:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800539e:	4301      	orrs	r1, r0
 80053a0:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053a2:	031f      	lsls	r7, r3, #12
 80053a4:	d50e      	bpl.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    switch (PeriphClkInit->AdcClockSelection)
 80053a6:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 80053aa:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80053ae:	f000 8113 	beq.w	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 80053b2:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80053b6:	f000 811e 	beq.w	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 80053ba:	2900      	cmp	r1, #0
 80053bc:	f000 8249 	beq.w	8005852 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        ret = HAL_ERROR;
 80053c0:	2601      	movs	r6, #1
 80053c2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053c4:	0358      	lsls	r0, r3, #13
 80053c6:	d50f      	bpl.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    switch (PeriphClkInit->UsbClockSelection)
 80053c8:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 80053cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80053d0:	f000 82ba 	beq.w	8005948 <HAL_RCCEx_PeriphCLKConfig+0xb68>
 80053d4:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80053d8:	f000 80e2 	beq.w	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80053dc:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80053e0:	f000 80d9 	beq.w	8005596 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
        ret = HAL_ERROR;
 80053e4:	2601      	movs	r6, #1
 80053e6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80053e8:	03d9      	lsls	r1, r3, #15
 80053ea:	d520      	bpl.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x64e>
    switch (PeriphClkInit->SdmmcClockSelection)
 80053ec:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80053ee:	2900      	cmp	r1, #0
 80053f0:	f000 8217 	beq.w	8005822 <HAL_RCCEx_PeriphCLKConfig+0xa42>
 80053f4:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80053f8:	f040 80b6 	bne.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053fc:	493f      	ldr	r1, [pc, #252]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80053fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005400:	f001 0103 	and.w	r1, r1, #3
 8005404:	2903      	cmp	r1, #3
 8005406:	f000 80af 	beq.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x788>
 800540a:	2102      	movs	r1, #2
 800540c:	f104 0008 	add.w	r0, r4, #8
 8005410:	f7ff fc02 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005414:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005416:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800541a:	2d00      	cmp	r5, #0
 800541c:	f040 8209 	bne.w	8005832 <HAL_RCCEx_PeriphCLKConfig+0xa52>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005420:	4f36      	ldr	r7, [pc, #216]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005422:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005424:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005426:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800542a:	4301      	orrs	r1, r0
 800542c:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800542e:	009f      	lsls	r7, r3, #2
 8005430:	f100 809f 	bmi.w	8005572 <HAL_RCCEx_PeriphCLKConfig+0x792>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005434:	0398      	lsls	r0, r3, #14
 8005436:	f140 8095 	bpl.w	8005564 <HAL_RCCEx_PeriphCLKConfig+0x784>
    switch (PeriphClkInit->RngClockSelection)
 800543a:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 800543e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005442:	f000 81fd 	beq.w	8005840 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005446:	f240 8082 	bls.w	800554e <HAL_RCCEx_PeriphCLKConfig+0x76e>
 800544a:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 800544e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005452:	d07e      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x772>
 8005454:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005456:	02d9      	lsls	r1, r3, #11
 8005458:	d506      	bpl.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x688>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800545a:	4828      	ldr	r0, [pc, #160]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800545c:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 800545e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8005464:	4331      	orrs	r1, r6
 8005466:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005468:	00df      	lsls	r7, r3, #3
 800546a:	d507      	bpl.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x69c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800546c:	4823      	ldr	r0, [pc, #140]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800546e:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 8005472:	6901      	ldr	r1, [r0, #16]
 8005474:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8005478:	4331      	orrs	r1, r6
 800547a:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800547c:	029e      	lsls	r6, r3, #10
 800547e:	d506      	bpl.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x6ae>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005480:	481e      	ldr	r0, [pc, #120]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005482:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 8005484:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005486:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800548a:	4331      	orrs	r1, r6
 800548c:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800548e:	0058      	lsls	r0, r3, #1
 8005490:	d509      	bpl.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005492:	491a      	ldr	r1, [pc, #104]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005494:	6908      	ldr	r0, [r1, #16]
 8005496:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 800549a:	6108      	str	r0, [r1, #16]
 800549c:	6908      	ldr	r0, [r1, #16]
 800549e:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 80054a2:	4330      	orrs	r0, r6
 80054a4:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	da06      	bge.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80054aa:	4814      	ldr	r0, [pc, #80]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80054ac:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 80054ae:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80054b0:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80054b4:	4331      	orrs	r1, r6
 80054b6:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054b8:	0219      	lsls	r1, r3, #8
 80054ba:	d507      	bpl.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054bc:	490f      	ldr	r1, [pc, #60]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80054be:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80054c2:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80054c4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80054c8:	4303      	orrs	r3, r0
 80054ca:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80054cc:	07d3      	lsls	r3, r2, #31
 80054ce:	f100 810f 	bmi.w	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x910>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80054d2:	0797      	lsls	r7, r2, #30
 80054d4:	f100 80fa 	bmi.w	80056cc <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80054d8:	0756      	lsls	r6, r2, #29
 80054da:	f100 8140 	bmi.w	800575e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80054de:	0710      	lsls	r0, r2, #28
 80054e0:	f100 812b 	bmi.w	800573a <HAL_RCCEx_PeriphCLKConfig+0x95a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80054e4:	06d1      	lsls	r1, r2, #27
 80054e6:	f100 8115 	bmi.w	8005714 <HAL_RCCEx_PeriphCLKConfig+0x934>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80054ea:	0693      	lsls	r3, r2, #26
 80054ec:	f100 8149 	bmi.w	8005782 <HAL_RCCEx_PeriphCLKConfig+0x9a2>
  if (status == HAL_OK)
 80054f0:	1e28      	subs	r0, r5, #0
 80054f2:	bf18      	it	ne
 80054f4:	2001      	movne	r0, #1
}
 80054f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054fa:	bf00      	nop
 80054fc:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005500:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005504:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005508:	f43f aed2 	beq.w	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800550c:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005510:	f43f aece 	beq.w	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        ret = HAL_ERROR;
 8005514:	2601      	movs	r6, #1
 8005516:	4635      	mov	r5, r6
 8005518:	e6d5      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800551a:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 800551e:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005522:	f43f aeee 	beq.w	8005302 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8005526:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 800552a:	f43f aeea 	beq.w	8005302 <HAL_RCCEx_PeriphCLKConfig+0x522>
        ret = HAL_ERROR;
 800552e:	2601      	movs	r6, #1
 8005530:	4635      	mov	r5, r6
 8005532:	e6f1      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x538>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005534:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8005538:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800553c:	f43f af0a 	beq.w	8005354 <HAL_RCCEx_PeriphCLKConfig+0x574>
 8005540:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8005544:	f43f af06 	beq.w	8005354 <HAL_RCCEx_PeriphCLKConfig+0x574>
        ret = HAL_ERROR;
 8005548:	2601      	movs	r6, #1
 800554a:	4635      	mov	r5, r6
 800554c:	e70d      	b.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x58a>
    switch (PeriphClkInit->RngClockSelection)
 800554e:	2900      	cmp	r1, #0
 8005550:	d180      	bne.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x674>
    if (ret == HAL_OK)
 8005552:	2d00      	cmp	r5, #0
 8005554:	f47f af7f 	bne.w	8005456 <HAL_RCCEx_PeriphCLKConfig+0x676>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005558:	4db7      	ldr	r5, [pc, #732]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800555a:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 800555c:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8005560:	4301      	orrs	r1, r0
 8005562:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 8005564:	4635      	mov	r5, r6
 8005566:	e776      	b.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x676>
        ret = HAL_ERROR;
 8005568:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800556a:	009f      	lsls	r7, r3, #2
        ret = HAL_ERROR;
 800556c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800556e:	f57f af61 	bpl.w	8005434 <HAL_RCCEx_PeriphCLKConfig+0x654>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005572:	49b1      	ldr	r1, [pc, #708]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005574:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005576:	f001 0103 	and.w	r1, r1, #3
 800557a:	2903      	cmp	r1, #3
 800557c:	d009      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
 800557e:	2102      	movs	r1, #2
 8005580:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005584:	f7ff fbba 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005588:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800558c:	2800      	cmp	r0, #0
 800558e:	f43f af51 	beq.w	8005434 <HAL_RCCEx_PeriphCLKConfig+0x654>
      status = HAL_ERROR;
 8005592:	2601      	movs	r6, #1
 8005594:	e74e      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x654>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005596:	48a8      	ldr	r0, [pc, #672]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005598:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800559a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800559e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80055a0:	2d00      	cmp	r5, #0
 80055a2:	f040 8183 	bne.w	80058ac <HAL_RCCEx_PeriphCLKConfig+0xacc>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055a6:	4fa4      	ldr	r7, [pc, #656]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80055a8:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 80055ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ae:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 80055b2:	4301      	orrs	r1, r0
 80055b4:	6579      	str	r1, [r7, #84]	@ 0x54
 80055b6:	e717      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x608>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055b8:	489f      	ldr	r0, [pc, #636]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80055ba:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80055bc:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80055c0:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80055c2:	2d00      	cmp	r5, #0
 80055c4:	f040 816f 	bne.w	80058a6 <HAL_RCCEx_PeriphCLKConfig+0xac6>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80055c8:	4f9b      	ldr	r7, [pc, #620]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80055ca:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80055cc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055ce:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80055d2:	4301      	orrs	r1, r0
 80055d4:	6539      	str	r1, [r7, #80]	@ 0x50
 80055d6:	e55e      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055d8:	4997      	ldr	r1, [pc, #604]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80055da:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80055dc:	f001 0103 	and.w	r1, r1, #3
 80055e0:	2903      	cmp	r1, #3
 80055e2:	f43f aeed 	beq.w	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 80055e6:	2102      	movs	r1, #2
 80055e8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80055ec:	f7ff fb86 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 80055f0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055f2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80055f6:	2d00      	cmp	r5, #0
 80055f8:	f040 82ab 	bne.w	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xd72>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055fc:	4f8e      	ldr	r7, [pc, #568]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80055fe:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8005602:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005604:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8005608:	4301      	orrs	r1, r0
 800560a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800560c:	e6da      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800560e:	498a      	ldr	r1, [pc, #552]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005610:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005612:	f001 0103 	and.w	r1, r1, #3
 8005616:	2903      	cmp	r1, #3
 8005618:	f43f add7 	beq.w	80051ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800561c:	2101      	movs	r1, #1
 800561e:	f104 0008 	add.w	r0, r4, #8
 8005622:	f7ff faf9 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005626:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005628:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800562c:	2d00      	cmp	r5, #0
 800562e:	f040 8292 	bne.w	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xd76>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005632:	4f81      	ldr	r7, [pc, #516]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005634:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005636:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005638:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 800563c:	4301      	orrs	r1, r0
 800563e:	6579      	str	r1, [r7, #84]	@ 0x54
 8005640:	e5c5      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x3ee>
        ret = HAL_ERROR;
 8005642:	2601      	movs	r6, #1
 8005644:	f7ff bbfb 	b.w	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005648:	4f7c      	ldr	r7, [pc, #496]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0xa5c>)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005650:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8005652:	f7fc facd 	bl	8001bf0 <HAL_GetTick>
 8005656:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005658:	e006      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x888>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800565a:	f7fc fac9 	bl	8001bf0 <HAL_GetTick>
 800565e:	eba0 0008 	sub.w	r0, r0, r8
 8005662:	2864      	cmp	r0, #100	@ 0x64
 8005664:	f200 82b3 	bhi.w	8005bce <HAL_RCCEx_PeriphCLKConfig+0xdee>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	05da      	lsls	r2, r3, #23
 800566c:	d5f5      	bpl.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x87a>
    if (ret == HAL_OK)
 800566e:	2d00      	cmp	r5, #0
 8005670:	f040 82ae 	bne.w	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005674:	4a70      	ldr	r2, [pc, #448]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005676:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800567a:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800567c:	4059      	eors	r1, r3
 800567e:	f411 7f40 	tst.w	r1, #768	@ 0x300
 8005682:	d00b      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005684:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8005686:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005688:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800568c:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8005690:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005692:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8005694:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8005698:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800569a:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800569c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a0:	f000 82c2 	beq.w	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xe48>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056a4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80056a8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80056ac:	f000 82d0 	beq.w	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xe70>
 80056b0:	4961      	ldr	r1, [pc, #388]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056b2:	690a      	ldr	r2, [r1, #16]
 80056b4:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80056b8:	610a      	str	r2, [r1, #16]
 80056ba:	485f      	ldr	r0, [pc, #380]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056bc:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80056c0:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 80056c2:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80056c4:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056c8:	6701      	str	r1, [r0, #112]	@ 0x70
 80056ca:	e54e      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056cc:	4b5a      	ldr	r3, [pc, #360]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d0:	f003 0303 	and.w	r3, r3, #3
 80056d4:	2b03      	cmp	r3, #3
 80056d6:	f000 8280 	beq.w	8005bda <HAL_RCCEx_PeriphCLKConfig+0xdfa>
 80056da:	2101      	movs	r1, #1
 80056dc:	f104 0008 	add.w	r0, r4, #8
 80056e0:	f7ff fa9a 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80056e4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80056e6:	2800      	cmp	r0, #0
 80056e8:	f43f aef6 	beq.w	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80056ec:	4605      	mov	r5, r0
 80056ee:	e6f3      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056f0:	4b51      	ldr	r3, [pc, #324]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	f003 0303 	and.w	r3, r3, #3
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	f000 827a 	beq.w	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0xe12>
 80056fe:	2100      	movs	r1, #0
 8005700:	f104 0008 	add.w	r0, r4, #8
 8005704:	f7ff fa88 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005708:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800570a:	2800      	cmp	r0, #0
 800570c:	f43f aee1 	beq.w	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005710:	4605      	mov	r5, r0
 8005712:	e6de      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005714:	4b48      	ldr	r3, [pc, #288]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005716:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	f003 0303 	and.w	r3, r3, #3
 8005720:	2b03      	cmp	r3, #3
 8005722:	f000 8260 	beq.w	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xe06>
 8005726:	2101      	movs	r1, #1
 8005728:	4630      	mov	r0, r6
 800572a:	f7ff fae7 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800572e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005730:	2800      	cmp	r0, #0
 8005732:	f43f aeda 	beq.w	80054ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005736:	4605      	mov	r5, r0
 8005738:	e256      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800573a:	4b3f      	ldr	r3, [pc, #252]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800573c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	2b03      	cmp	r3, #3
 8005744:	f000 824d 	beq.w	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xe02>
 8005748:	2100      	movs	r1, #0
 800574a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800574e:	f7ff fad5 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005752:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005754:	2800      	cmp	r0, #0
 8005756:	f43f aec5 	beq.w	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x704>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800575a:	4605      	mov	r5, r0
 800575c:	e6c2      	b.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x704>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800575e:	4b36      	ldr	r3, [pc, #216]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	2b03      	cmp	r3, #3
 8005768:	f000 8239 	beq.w	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 800576c:	2102      	movs	r1, #2
 800576e:	f104 0008 	add.w	r0, r4, #8
 8005772:	f7ff fa51 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005776:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005778:	2800      	cmp	r0, #0
 800577a:	f43f aeb0 	beq.w	80054de <HAL_RCCEx_PeriphCLKConfig+0x6fe>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800577e:	4605      	mov	r5, r0
 8005780:	e6ad      	b.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x6fe>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005782:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005786:	4b2c      	ldr	r3, [pc, #176]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578a:	f003 0303 	and.w	r3, r3, #3
 800578e:	2b03      	cmp	r3, #3
 8005790:	d006      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x9c0>
 8005792:	2102      	movs	r1, #2
 8005794:	4630      	mov	r0, r6
 8005796:	f7ff fab1 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800579a:	2800      	cmp	r0, #0
 800579c:	f43f aea8 	beq.w	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x710>
  return HAL_ERROR;
 80057a0:	2001      	movs	r0, #1
}
 80057a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057a6:	4824      	ldr	r0, [pc, #144]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80057a8:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80057aa:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80057ae:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80057b0:	2d00      	cmp	r5, #0
 80057b2:	f43f ab9c 	beq.w	8004eee <HAL_RCCEx_PeriphCLKConfig+0x10e>
 80057b6:	462e      	mov	r6, r5
 80057b8:	f7ff bba1 	b.w	8004efe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057bc:	481e      	ldr	r0, [pc, #120]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80057be:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80057c0:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80057c4:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80057c6:	2d00      	cmp	r5, #0
 80057c8:	f43f ab67 	beq.w	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xba>
 80057cc:	462e      	mov	r6, r5
 80057ce:	f7ff bb6b 	b.w	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057d2:	4819      	ldr	r0, [pc, #100]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80057d4:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80057d6:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80057da:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80057dc:	2d00      	cmp	r5, #0
 80057de:	f43f abf6 	beq.w	8004fce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80057e2:	462e      	mov	r6, r5
 80057e4:	f7ff bbfa 	b.w	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e8:	4813      	ldr	r0, [pc, #76]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80057ea:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80057ec:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80057f0:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 80057f2:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 80057f4:	2d00      	cmp	r5, #0
 80057f6:	f040 8160 	bne.w	8005aba <HAL_RCCEx_PeriphCLKConfig+0xcda>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057fa:	4f0f      	ldr	r7, [pc, #60]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 80057fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005800:	f021 0107 	bic.w	r1, r1, #7
 8005804:	4301      	orrs	r1, r0
 8005806:	6539      	str	r1, [r7, #80]	@ 0x50
 8005808:	f7ff bb27 	b.w	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800580c:	480a      	ldr	r0, [pc, #40]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 800580e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005810:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005814:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005816:	2d00      	cmp	r5, #0
 8005818:	f43f ab94 	beq.w	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x164>
 800581c:	462e      	mov	r6, r5
 800581e:	f7ff bb99 	b.w	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x174>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005822:	4805      	ldr	r0, [pc, #20]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0xa58>)
 8005824:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005826:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800582a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800582c:	2d00      	cmp	r5, #0
 800582e:	f43f adf7 	beq.w	8005420 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8005832:	462e      	mov	r6, r5
 8005834:	e5fb      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005836:	bf00      	nop
 8005838:	58024400 	.word	0x58024400
 800583c:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005840:	4fc6      	ldr	r7, [pc, #792]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005842:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005844:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005848:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 800584a:	2d00      	cmp	r5, #0
 800584c:	f47f ae03 	bne.w	8005456 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005850:	e682      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x778>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005852:	48c2      	ldr	r0, [pc, #776]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005854:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8005856:	f000 0003 	and.w	r0, r0, #3
 800585a:	2803      	cmp	r0, #3
 800585c:	f43f adb0 	beq.w	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 8005860:	f104 0008 	add.w	r0, r4, #8
 8005864:	f7ff f9d8 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005868:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800586a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800586e:	2d00      	cmp	r5, #0
 8005870:	f43f aec4 	beq.w	80055fc <HAL_RCCEx_PeriphCLKConfig+0x81c>
 8005874:	e16d      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xd72>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005876:	49b9      	ldr	r1, [pc, #740]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005878:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800587a:	f001 0103 	and.w	r1, r1, #3
 800587e:	2903      	cmp	r1, #3
 8005880:	f43f ac07 	beq.w	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8005884:	2101      	movs	r1, #1
 8005886:	f104 0008 	add.w	r0, r4, #8
 800588a:	f7ff f9c5 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 800588e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005890:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005894:	2d00      	cmp	r5, #0
 8005896:	f43f ae97 	beq.w	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 800589a:	e004      	b.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0xac6>
 800589c:	462e      	mov	r6, r5
 800589e:	e461      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x384>
 80058a0:	462e      	mov	r6, r5
 80058a2:	f7ff bb72 	b.w	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80058a6:	462e      	mov	r6, r5
 80058a8:	f7ff bbf5 	b.w	8005096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80058ac:	462e      	mov	r6, r5
 80058ae:	e59b      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x608>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058b0:	49aa      	ldr	r1, [pc, #680]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80058b2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80058b4:	f001 0103 	and.w	r1, r1, #3
 80058b8:	2903      	cmp	r1, #3
 80058ba:	f000 81ab 	beq.w	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xe34>
 80058be:	2102      	movs	r1, #2
 80058c0:	f104 0008 	add.w	r0, r4, #8
 80058c4:	f7ff f9a8 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 80058c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80058ce:	2d00      	cmp	r5, #0
 80058d0:	f43f ac41 	beq.w	8005156 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80058d4:	e7e2      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xabc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058d6:	49a1      	ldr	r1, [pc, #644]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80058d8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80058da:	f001 0103 	and.w	r1, r1, #3
 80058de:	2903      	cmp	r1, #3
 80058e0:	f43f ac0b 	beq.w	80050fa <HAL_RCCEx_PeriphCLKConfig+0x31a>
 80058e4:	2102      	movs	r1, #2
 80058e6:	f104 0008 	add.w	r0, r4, #8
 80058ea:	f7ff f995 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 80058ee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80058f0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80058f4:	2d00      	cmp	r5, #0
 80058f6:	f43f ab41 	beq.w	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80058fa:	e7d1      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xac0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058fc:	4997      	ldr	r1, [pc, #604]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80058fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005900:	f001 0103 	and.w	r1, r1, #3
 8005904:	2903      	cmp	r1, #3
 8005906:	f43f ae05 	beq.w	8005514 <HAL_RCCEx_PeriphCLKConfig+0x734>
 800590a:	2102      	movs	r1, #2
 800590c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005910:	f7ff f9f4 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005914:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005916:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800591a:	2d00      	cmp	r5, #0
 800591c:	f43f accb 	beq.w	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
 8005920:	e111      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xd66>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005922:	498e      	ldr	r1, [pc, #568]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005924:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005926:	f001 0103 	and.w	r1, r1, #3
 800592a:	2903      	cmp	r1, #3
 800592c:	f43f ac08 	beq.w	8005140 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005930:	2101      	movs	r1, #1
 8005932:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005936:	f7ff f9e1 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 800593a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800593c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005940:	2d00      	cmp	r5, #0
 8005942:	f43f ab90 	beq.w	8005066 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005946:	e0f3      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005948:	4984      	ldr	r1, [pc, #528]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 800594a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800594c:	f001 0103 	and.w	r1, r1, #3
 8005950:	2903      	cmp	r1, #3
 8005952:	f43f ad47 	beq.w	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005956:	2101      	movs	r1, #1
 8005958:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800595c:	f7ff f9ce 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005960:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005962:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005966:	2d00      	cmp	r5, #0
 8005968:	f43f ae1d 	beq.w	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 800596c:	e79e      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0xacc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800596e:	497b      	ldr	r1, [pc, #492]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005970:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005972:	f001 0103 	and.w	r1, r1, #3
 8005976:	2903      	cmp	r1, #3
 8005978:	f43f add9 	beq.w	800552e <HAL_RCCEx_PeriphCLKConfig+0x74e>
 800597c:	2102      	movs	r1, #2
 800597e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005982:	f7ff f9bb 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005986:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005988:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800598c:	2d00      	cmp	r5, #0
 800598e:	f43f acbb 	beq.w	8005308 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8005992:	e0db      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005994:	4971      	ldr	r1, [pc, #452]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005996:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005998:	f001 0103 	and.w	r1, r1, #3
 800599c:	2903      	cmp	r1, #3
 800599e:	f43f add3 	beq.w	8005548 <HAL_RCCEx_PeriphCLKConfig+0x768>
 80059a2:	2102      	movs	r1, #2
 80059a4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059a8:	f7ff f9a8 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 80059ac:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80059ae:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059b2:	2d00      	cmp	r5, #0
 80059b4:	f43f acd1 	beq.w	800535a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80059b8:	e0c3      	b.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ba:	4968      	ldr	r1, [pc, #416]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80059bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059be:	f001 0103 	and.w	r1, r1, #3
 80059c2:	2903      	cmp	r1, #3
 80059c4:	f43f abb1 	beq.w	800512a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80059c8:	2101      	movs	r1, #1
 80059ca:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059ce:	f7ff f995 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 80059d2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80059d4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059d8:	2d00      	cmp	r5, #0
 80059da:	f43f ab1f 	beq.w	800501c <HAL_RCCEx_PeriphCLKConfig+0x23c>
 80059de:	e0ad      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xd5c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059e0:	495e      	ldr	r1, [pc, #376]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 80059e2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059e4:	f001 0103 	and.w	r1, r1, #3
 80059e8:	2903      	cmp	r1, #3
 80059ea:	f000 811a 	beq.w	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xe42>
 80059ee:	2102      	movs	r1, #2
 80059f0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059f4:	f7ff f982 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80059f8:	2800      	cmp	r0, #0
 80059fa:	f040 8139 	bne.w	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xe90>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059fe:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a02:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005a06:	e4c6      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a08:	4954      	ldr	r1, [pc, #336]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a0a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a0c:	f001 0103 	and.w	r1, r1, #3
 8005a10:	2903      	cmp	r1, #3
 8005a12:	f000 8103 	beq.w	8005c1c <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 8005a16:	2102      	movs	r1, #2
 8005a18:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a1c:	f7ff f96e 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a20:	2800      	cmp	r0, #0
 8005a22:	f040 812c 	bne.w	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005a26:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a2a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005a2e:	e4a4      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a30:	494a      	ldr	r1, [pc, #296]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a32:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a34:	f001 0103 	and.w	r1, r1, #3
 8005a38:	2903      	cmp	r1, #3
 8005a3a:	f43f ab69 	beq.w	8005110 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8005a3e:	2100      	movs	r1, #0
 8005a40:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a44:	f7ff f95a 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005a48:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005a4a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005a4e:	f7ff babb 	b.w	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a52:	4942      	ldr	r1, [pc, #264]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a54:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a56:	f001 0103 	and.w	r1, r1, #3
 8005a5a:	2903      	cmp	r1, #3
 8005a5c:	f43f ab47 	beq.w	80050ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8005a60:	2100      	movs	r1, #0
 8005a62:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a66:	f7ff f949 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005a6a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a6c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005a70:	f7ff ba65 	b.w	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a74:	4939      	ldr	r1, [pc, #228]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a76:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a78:	f001 0103 	and.w	r1, r1, #3
 8005a7c:	2903      	cmp	r1, #3
 8005a7e:	f43f ab2b 	beq.w	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8005a82:	2100      	movs	r1, #0
 8005a84:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a88:	f7ff f938 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005a8c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005a8e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005a92:	f7ff ba29 	b.w	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x108>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a96:	4931      	ldr	r1, [pc, #196]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005a98:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a9a:	f001 0103 	and.w	r1, r1, #3
 8005a9e:	2903      	cmp	r1, #3
 8005aa0:	f43f a9d9 	beq.w	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	f104 0008 	add.w	r0, r4, #8
 8005aaa:	f7ff f8b5 	bl	8004c18 <RCCEx_PLL2_Config.part.0>
 8005aae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005ab0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005ab4:	2d00      	cmp	r5, #0
 8005ab6:	f43f aea0 	beq.w	80057fa <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8005aba:	462e      	mov	r6, r5
 8005abc:	f7ff b9cd 	b.w	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ac0:	4926      	ldr	r1, [pc, #152]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005ac2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ac4:	f001 0103 	and.w	r1, r1, #3
 8005ac8:	2903      	cmp	r1, #3
 8005aca:	f43f a9c4 	beq.w	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ace:	2100      	movs	r1, #0
 8005ad0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ad4:	f7ff f912 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005ad8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005ada:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005ade:	e689      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xa14>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ae0:	491e      	ldr	r1, [pc, #120]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005ae2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ae4:	f001 0103 	and.w	r1, r1, #3
 8005ae8:	2903      	cmp	r1, #3
 8005aea:	f43f aae7 	beq.w	80050bc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8005aee:	2100      	movs	r1, #0
 8005af0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005af4:	f7ff f902 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005af8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005afa:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005afe:	f7ff b9c9 	b.w	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b02:	4916      	ldr	r1, [pc, #88]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
 8005b04:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b06:	f001 0103 	and.w	r1, r1, #3
 8005b0a:	2903      	cmp	r1, #3
 8005b0c:	f43f ad99 	beq.w	8005642 <HAL_RCCEx_PeriphCLKConfig+0x862>
 8005b10:	2102      	movs	r1, #2
 8005b12:	3028      	adds	r0, #40	@ 0x28
 8005b14:	f7ff f8f2 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005b18:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b1a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b1e:	2e00      	cmp	r6, #0
 8005b20:	f47f a98d 	bne.w	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005b24:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8005b26:	f7ff b983 	b.w	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005b2a:	462e      	mov	r6, r5
 8005b2c:	f7ff bba2 	b.w	8005274 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005b30:	462e      	mov	r6, r5
 8005b32:	f7ff baa0 	b.w	8005076 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005b36:	462e      	mov	r6, r5
 8005b38:	f7ff bb70 	b.w	800521c <HAL_RCCEx_PeriphCLKConfig+0x43c>
 8005b3c:	462e      	mov	r6, r5
 8005b3e:	f7ff ba74 	b.w	800502a <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8005b42:	462e      	mov	r6, r5
 8005b44:	e411      	b.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8005b46:	462e      	mov	r6, r5
 8005b48:	f7ff bbbd 	b.w	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005b4c:	462e      	mov	r6, r5
 8005b4e:	f7ff bbe3 	b.w	8005318 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005b52:	462e      	mov	r6, r5
 8005b54:	e436      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8005b56:	462e      	mov	r6, r5
 8005b58:	f7ff bb39 	b.w	80051ce <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8005b5c:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b60:	494a      	ldr	r1, [pc, #296]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005b62:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b64:	f001 0103 	and.w	r1, r1, #3
 8005b68:	2903      	cmp	r1, #3
 8005b6a:	d04b      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xe24>
 8005b6c:	2101      	movs	r1, #1
 8005b6e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b72:	f7ff f8c3 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005b76:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b78:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b7c:	2d00      	cmp	r5, #0
 8005b7e:	f43f ab46 	beq.w	800520e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005b82:	e7d8      	b.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0xd56>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b84:	4941      	ldr	r1, [pc, #260]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005b86:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b88:	f001 0103 	and.w	r1, r1, #3
 8005b8c:	2903      	cmp	r1, #3
 8005b8e:	d03d      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 8005b90:	2101      	movs	r1, #1
 8005b92:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b96:	f7ff f8b1 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005b9a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b9c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005ba0:	2d00      	cmp	r5, #0
 8005ba2:	f43f ab5f 	beq.w	8005264 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8005ba6:	e7c0      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ba8:	4938      	ldr	r1, [pc, #224]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005baa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bac:	f001 0103 	and.w	r1, r1, #3
 8005bb0:	2903      	cmp	r1, #3
 8005bb2:	f43f ab0a 	beq.w	80051ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bbc:	f7ff f89e 	bl	8004cfc <RCCEx_PLL3_Config.part.0>
 8005bc0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005bc2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bc6:	2d00      	cmp	r5, #0
 8005bc8:	f43f ad33 	beq.w	8005632 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005bcc:	e7c3      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        ret = HAL_TIMEOUT;
 8005bce:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005bd0:	462e      	mov	r6, r5
 8005bd2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005bd6:	f7ff bac8 	b.w	800516a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    return HAL_ERROR;
 8005bda:	2501      	movs	r5, #1
 8005bdc:	e47c      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005bde:	2501      	movs	r5, #1
 8005be0:	e47d      	b.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    return HAL_ERROR;
 8005be2:	2501      	movs	r5, #1
 8005be4:	e47e      	b.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x704>
 8005be6:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005be8:	0692      	lsls	r2, r2, #26
 8005bea:	f53f adcc 	bmi.w	8005786 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
  return HAL_ERROR;
 8005bee:	2001      	movs	r0, #1
 8005bf0:	e5d7      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    return HAL_ERROR;
 8005bf2:	2501      	movs	r5, #1
 8005bf4:	e46d      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bf6:	4d25      	ldr	r5, [pc, #148]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005bf8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8005bfa:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005bfe:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005c00:	f7ff b916 	b.w	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x50>
        ret = HAL_ERROR;
 8005c04:	2601      	movs	r6, #1
 8005c06:	4635      	mov	r5, r6
 8005c08:	f7ff bb08 	b.w	800521c <HAL_RCCEx_PeriphCLKConfig+0x43c>
        ret = HAL_ERROR;
 8005c0c:	2601      	movs	r6, #1
 8005c0e:	4635      	mov	r5, r6
 8005c10:	f7ff bb30 	b.w	8005274 <HAL_RCCEx_PeriphCLKConfig+0x494>
        ret = HAL_ERROR;
 8005c14:	2601      	movs	r6, #1
 8005c16:	4635      	mov	r5, r6
 8005c18:	f7ff baa4 	b.w	8005164 <HAL_RCCEx_PeriphCLKConfig+0x384>
        status = HAL_ERROR;
 8005c1c:	2601      	movs	r6, #1
 8005c1e:	f7ff bbac 	b.w	800537a <HAL_RCCEx_PeriphCLKConfig+0x59a>
        status = HAL_ERROR;
 8005c22:	2601      	movs	r6, #1
 8005c24:	f7ff bbb7 	b.w	8005396 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
        tickstart = HAL_GetTick();
 8005c28:	f7fb ffe2 	bl	8001bf0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c2c:	f8df 805c 	ldr.w	r8, [pc, #92]	@ 8005c8c <HAL_RCCEx_PeriphCLKConfig+0xeac>
        tickstart = HAL_GetTick();
 8005c30:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c32:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c36:	e004      	b.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0xe62>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c38:	f7fb ffda 	bl	8001bf0 <HAL_GetTick>
 8005c3c:	1bc0      	subs	r0, r0, r7
 8005c3e:	4548      	cmp	r0, r9
 8005c40:	d810      	bhi.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xe84>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c42:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8005c46:	079b      	lsls	r3, r3, #30
 8005c48:	d5f6      	bpl.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c4a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005c4e:	e529      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8005c50:	480e      	ldr	r0, [pc, #56]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8005c52:	4a0f      	ldr	r2, [pc, #60]	@ (8005c90 <HAL_RCCEx_PeriphCLKConfig+0xeb0>)
 8005c54:	6901      	ldr	r1, [r0, #16]
 8005c56:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005c5a:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	6102      	str	r2, [r0, #16]
 8005c62:	e52a      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x8da>
        status = ret;
 8005c64:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005c66:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005c6a:	4635      	mov	r5, r6
 8005c6c:	f7ff ba7d 	b.w	800516a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c70:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8005c74:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c76:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005c7a:	f7ff bb8c 	b.w	8005396 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005c7e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 8005c82:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c84:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005c88:	f7ff bb77 	b.w	800537a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005c8c:	58024400 	.word	0x58024400
 8005c90:	00ffffcf 	.word	0x00ffffcf

08005c94 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8005c94:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005c96:	f7fe ff2f 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
 8005c9a:	4b05      	ldr	r3, [pc, #20]	@ (8005cb0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8005c9c:	4a05      	ldr	r2, [pc, #20]	@ (8005cb4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005ca4:	5cd3      	ldrb	r3, [r2, r3]
 8005ca6:	f003 031f 	and.w	r3, r3, #31
}
 8005caa:	40d8      	lsrs	r0, r3
 8005cac:	bd08      	pop	{r3, pc}
 8005cae:	bf00      	nop
 8005cb0:	58024400 	.word	0x58024400
 8005cb4:	08013698 	.word	0x08013698

08005cb8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005cb8:	4a47      	ldr	r2, [pc, #284]	@ (8005dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8005cba:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005cbc:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005cbe:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005cc0:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8005cc2:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005cc6:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005cca:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8005ccc:	d05b      	beq.n	8005d86 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005cce:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005cd2:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005cd6:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cda:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005cde:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005ce2:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ce4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ce8:	ee06 1a90 	vmov	s13, r1
 8005cec:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005cf0:	d003      	beq.n	8005cfa <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8005cf2:	2c02      	cmp	r4, #2
 8005cf4:	d06a      	beq.n	8005dcc <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8005cf6:	2c00      	cmp	r4, #0
 8005cf8:	d04a      	beq.n	8005d90 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cfa:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005ddc <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005cfe:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005d02:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d08:	ee07 3a90 	vmov	s15, r3
 8005d0c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005d10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d18:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005d1c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005d20:	4a2d      	ldr	r2, [pc, #180]	@ (8005dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8005d22:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005d26:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005d28:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005d2c:	ee07 3a10 	vmov	s14, r3
 8005d30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005d34:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005d36:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005d3a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005d3e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005d42:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005d46:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005d48:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005d4c:	ee07 3a10 	vmov	s14, r3
 8005d50:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005d54:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005d58:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005d5c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005d60:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005d64:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005d66:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005d6a:	ee06 3a90 	vmov	s13, r3
 8005d6e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005d72:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005d76:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005d7a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005d7e:	ee17 3a90 	vmov	r3, s15
 8005d82:	6083      	str	r3, [r0, #8]
}
 8005d84:	4770      	bx	lr
 8005d86:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d88:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005d8c:	6083      	str	r3, [r0, #8]
}
 8005d8e:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d90:	6813      	ldr	r3, [r2, #0]
 8005d92:	069b      	lsls	r3, r3, #26
 8005d94:	d51d      	bpl.n	8005dd2 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d96:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d98:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005d9c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d9e:	4910      	ldr	r1, [pc, #64]	@ (8005de0 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8005da0:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005da8:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005daa:	ee07 3a90 	vmov	s15, r3
 8005dae:	ee06 1a10 	vmov	s12, r1
 8005db2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005db6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005dba:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005dbe:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005dc2:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005dc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dca:	e7a9      	b.n	8005d20 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005dcc:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005de4 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8005dd0:	e795      	b.n	8005cfe <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005dd2:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005de8 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8005dd6:	e792      	b.n	8005cfe <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8005dd8:	58024400 	.word	0x58024400
 8005ddc:	4a742400 	.word	0x4a742400
 8005de0:	03d09000 	.word	0x03d09000
 8005de4:	4bbebc20 	.word	0x4bbebc20
 8005de8:	4c742400 	.word	0x4c742400

08005dec <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005dec:	4a47      	ldr	r2, [pc, #284]	@ (8005f0c <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8005dee:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005df0:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005df2:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005df4:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8005df6:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005dfa:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005dfe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8005e00:	d05b      	beq.n	8005eba <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005e02:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005e06:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e0a:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e0e:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005e12:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005e16:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e1c:	ee06 1a90 	vmov	s13, r1
 8005e20:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005e24:	d003      	beq.n	8005e2e <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8005e26:	2c02      	cmp	r4, #2
 8005e28:	d06a      	beq.n	8005f00 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8005e2a:	2c00      	cmp	r4, #0
 8005e2c:	d04a      	beq.n	8005ec4 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e2e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005f10 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8005e32:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005e36:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e3c:	ee07 3a90 	vmov	s15, r3
 8005e40:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005e44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e4c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005e50:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005e54:	4a2d      	ldr	r2, [pc, #180]	@ (8005f0c <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8005e56:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005e5a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005e5c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005e60:	ee07 3a10 	vmov	s14, r3
 8005e64:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005e68:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005e6a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005e6e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005e72:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005e76:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005e7a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005e7c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005e80:	ee07 3a10 	vmov	s14, r3
 8005e84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005e88:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005e8c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005e90:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005e94:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005e98:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005e9a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005e9e:	ee06 3a90 	vmov	s13, r3
 8005ea2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005ea6:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005eaa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005eae:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005eb2:	ee17 3a90 	vmov	r3, s15
 8005eb6:	6083      	str	r3, [r0, #8]
}
 8005eb8:	4770      	bx	lr
 8005eba:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005ebc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005ec0:	6083      	str	r3, [r0, #8]
}
 8005ec2:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ec4:	6813      	ldr	r3, [r2, #0]
 8005ec6:	069b      	lsls	r3, r3, #26
 8005ec8:	d51d      	bpl.n	8005f06 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005eca:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ecc:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005ed0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ed2:	4910      	ldr	r1, [pc, #64]	@ (8005f14 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8005ed4:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005edc:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ede:	ee07 3a90 	vmov	s15, r3
 8005ee2:	ee06 1a10 	vmov	s12, r1
 8005ee6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005eea:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005eee:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005ef2:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005ef6:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005efa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005efe:	e7a9      	b.n	8005e54 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f00:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f18 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8005f04:	e795      	b.n	8005e32 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f06:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f1c <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8005f0a:	e792      	b.n	8005e32 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8005f0c:	58024400 	.word	0x58024400
 8005f10:	4a742400 	.word	0x4a742400
 8005f14:	03d09000 	.word	0x03d09000
 8005f18:	4bbebc20 	.word	0x4bbebc20
 8005f1c:	4c742400 	.word	0x4c742400

08005f20 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop

08005f24 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f24:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d13d      	bne.n	8005fa8 <HAL_TIM_Base_Start_IT+0x84>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f2c:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2e:	2102      	movs	r1, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f30:	4b1e      	ldr	r3, [pc, #120]	@ (8005fac <HAL_TIM_Base_Start_IT+0x88>)
 8005f32:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005f36:	bf18      	it	ne
 8005f38:	429a      	cmpne	r2, r3
{
 8005f3a:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f3c:	bf0c      	ite	eq
 8005f3e:	2301      	moveq	r3, #1
 8005f40:	2300      	movne	r3, #0
 8005f42:	4d1b      	ldr	r5, [pc, #108]	@ (8005fb0 <HAL_TIM_Base_Start_IT+0x8c>)
 8005f44:	4c1b      	ldr	r4, [pc, #108]	@ (8005fb4 <HAL_TIM_Base_Start_IT+0x90>)
 8005f46:	42aa      	cmp	r2, r5
 8005f48:	bf08      	it	eq
 8005f4a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005f4e:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f52:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f54:	42a2      	cmp	r2, r4
 8005f56:	bf08      	it	eq
 8005f58:	f043 0301 	orreq.w	r3, r3, #1
 8005f5c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f60:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f64:	4814      	ldr	r0, [pc, #80]	@ (8005fb8 <HAL_TIM_Base_Start_IT+0x94>)
 8005f66:	42a2      	cmp	r2, r4
 8005f68:	bf08      	it	eq
 8005f6a:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f6e:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f70:	4282      	cmp	r2, r0
 8005f72:	bf08      	it	eq
 8005f74:	f043 0301 	orreq.w	r3, r3, #1
 8005f78:	4910      	ldr	r1, [pc, #64]	@ (8005fbc <HAL_TIM_Base_Start_IT+0x98>)
 8005f7a:	428a      	cmp	r2, r1
 8005f7c:	bf08      	it	eq
 8005f7e:	f043 0301 	orreq.w	r3, r3, #1
 8005f82:	b913      	cbnz	r3, 8005f8a <HAL_TIM_Base_Start_IT+0x66>
 8005f84:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc0 <HAL_TIM_Base_Start_IT+0x9c>)
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d107      	bne.n	8005f9a <HAL_TIM_Base_Start_IT+0x76>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f8a:	6891      	ldr	r1, [r2, #8]
 8005f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005f8e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f90:	2b06      	cmp	r3, #6
 8005f92:	d006      	beq.n	8005fa2 <HAL_TIM_Base_Start_IT+0x7e>
 8005f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f98:	d003      	beq.n	8005fa2 <HAL_TIM_Base_Start_IT+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8005f9a:	6813      	ldr	r3, [r2, #0]
 8005f9c:	f043 0301 	orr.w	r3, r3, #1
 8005fa0:	6013      	str	r3, [r2, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8005fa2:	2000      	movs	r0, #0
}
 8005fa4:	bc30      	pop	{r4, r5}
 8005fa6:	4770      	bx	lr
    return HAL_ERROR;
 8005fa8:	2001      	movs	r0, #1
}
 8005faa:	4770      	bx	lr
 8005fac:	40010000 	.word	0x40010000
 8005fb0:	40000400 	.word	0x40000400
 8005fb4:	40000800 	.word	0x40000800
 8005fb8:	40010400 	.word	0x40010400
 8005fbc:	40001800 	.word	0x40001800
 8005fc0:	40014000 	.word	0x40014000
 8005fc4:	00010007 	.word	0x00010007

08005fc8 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop

08005fcc <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop

08005fd0 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop

08005fd4 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop

08005fd8 <HAL_TIM_IRQHandler>:
{
 8005fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 8005fda:	6803      	ldr	r3, [r0, #0]
{
 8005fdc:	4605      	mov	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 8005fde:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fe0:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005fe2:	07a1      	lsls	r1, r4, #30
 8005fe4:	d501      	bpl.n	8005fea <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005fe6:	07b2      	lsls	r2, r6, #30
 8005fe8:	d457      	bmi.n	800609a <HAL_TIM_IRQHandler+0xc2>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fea:	0767      	lsls	r7, r4, #29
 8005fec:	d501      	bpl.n	8005ff2 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fee:	0770      	lsls	r0, r6, #29
 8005ff0:	d440      	bmi.n	8006074 <HAL_TIM_IRQHandler+0x9c>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ff2:	0721      	lsls	r1, r4, #28
 8005ff4:	d501      	bpl.n	8005ffa <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ff6:	0732      	lsls	r2, r6, #28
 8005ff8:	d42a      	bmi.n	8006050 <HAL_TIM_IRQHandler+0x78>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ffa:	06e7      	lsls	r7, r4, #27
 8005ffc:	d501      	bpl.n	8006002 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ffe:	06f0      	lsls	r0, r6, #27
 8006000:	d413      	bmi.n	800602a <HAL_TIM_IRQHandler+0x52>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006002:	07e1      	lsls	r1, r4, #31
 8006004:	d501      	bpl.n	800600a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006006:	07f2      	lsls	r2, r6, #31
 8006008:	d465      	bmi.n	80060d6 <HAL_TIM_IRQHandler+0xfe>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800600a:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800600e:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006012:	d052      	beq.n	80060ba <HAL_TIM_IRQHandler+0xe2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006014:	0633      	lsls	r3, r6, #24
 8006016:	d466      	bmi.n	80060e6 <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006018:	0660      	lsls	r0, r4, #25
 800601a:	d501      	bpl.n	8006020 <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800601c:	0671      	lsls	r1, r6, #25
 800601e:	d473      	bmi.n	8006108 <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006020:	06a2      	lsls	r2, r4, #26
 8006022:	d501      	bpl.n	8006028 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006024:	06b3      	lsls	r3, r6, #26
 8006026:	d44d      	bmi.n	80060c4 <HAL_TIM_IRQHandler+0xec>
}
 8006028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800602a:	682b      	ldr	r3, [r5, #0]
 800602c:	f06f 0210 	mvn.w	r2, #16
        HAL_TIM_IC_CaptureCallback(htim);
 8006030:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006032:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006034:	2208      	movs	r2, #8
 8006036:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800603e:	d174      	bne.n	800612a <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006040:	f7ff ffc2 	bl	8005fc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006044:	4628      	mov	r0, r5
 8006046:	f7ff ffc3 	bl	8005fd0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604a:	2300      	movs	r3, #0
 800604c:	772b      	strb	r3, [r5, #28]
 800604e:	e7d8      	b.n	8006002 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006050:	682b      	ldr	r3, [r5, #0]
 8006052:	f06f 0208 	mvn.w	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8006056:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800605a:	2204      	movs	r2, #4
 800605c:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	079b      	lsls	r3, r3, #30
 8006062:	d15f      	bne.n	8006124 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006064:	f7ff ffb0 	bl	8005fc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006068:	4628      	mov	r0, r5
 800606a:	f7ff ffb1 	bl	8005fd0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800606e:	2300      	movs	r3, #0
 8006070:	772b      	strb	r3, [r5, #28]
 8006072:	e7c2      	b.n	8005ffa <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006074:	682b      	ldr	r3, [r5, #0]
 8006076:	f06f 0204 	mvn.w	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800607a:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800607c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800607e:	2202      	movs	r2, #2
 8006080:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8006088:	d149      	bne.n	800611e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800608a:	f7ff ff9d 	bl	8005fc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800608e:	4628      	mov	r0, r5
 8006090:	f7ff ff9e 	bl	8005fd0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006094:	2300      	movs	r3, #0
 8006096:	772b      	strb	r3, [r5, #28]
 8006098:	e7ab      	b.n	8005ff2 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800609a:	f06f 0202 	mvn.w	r2, #2
 800609e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060a0:	2201      	movs	r2, #1
 80060a2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	079b      	lsls	r3, r3, #30
 80060a8:	d136      	bne.n	8006118 <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060aa:	f7ff ff8d 	bl	8005fc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ae:	4628      	mov	r0, r5
 80060b0:	f7ff ff8e 	bl	8005fd0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060b4:	2300      	movs	r3, #0
 80060b6:	772b      	strb	r3, [r5, #28]
 80060b8:	e797      	b.n	8005fea <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80060ba:	2f00      	cmp	r7, #0
 80060bc:	d0ac      	beq.n	8006018 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060be:	0637      	lsls	r7, r6, #24
 80060c0:	d41a      	bmi.n	80060f8 <HAL_TIM_IRQHandler+0x120>
 80060c2:	e7a9      	b.n	8006018 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060c4:	682b      	ldr	r3, [r5, #0]
 80060c6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80060ca:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060cc:	611a      	str	r2, [r3, #16]
}
 80060ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_CommutCallback(htim);
 80060d2:	f000 b8d3 	b.w	800627c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060d6:	682b      	ldr	r3, [r5, #0]
 80060d8:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80060dc:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060de:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80060e0:	f7fb f9f4 	bl	80014cc <HAL_TIM_PeriodElapsedCallback>
 80060e4:	e791      	b.n	800600a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80060e6:	682b      	ldr	r3, [r5, #0]
 80060e8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
      HAL_TIMEx_BreakCallback(htim);
 80060ec:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80060ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80060f0:	f000 f8c6 	bl	8006280 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80060f4:	2f00      	cmp	r7, #0
 80060f6:	d08f      	beq.n	8006018 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80060f8:	682b      	ldr	r3, [r5, #0]
 80060fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 80060fe:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006100:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006102:	f000 f8bf 	bl	8006284 <HAL_TIMEx_Break2Callback>
 8006106:	e787      	b.n	8006018 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 800610e:	4628      	mov	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006110:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006112:	f7ff ff5f 	bl	8005fd4 <HAL_TIM_TriggerCallback>
 8006116:	e783      	b.n	8006020 <HAL_TIM_IRQHandler+0x48>
          HAL_TIM_IC_CaptureCallback(htim);
 8006118:	f7ff ff58 	bl	8005fcc <HAL_TIM_IC_CaptureCallback>
 800611c:	e7ca      	b.n	80060b4 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800611e:	f7ff ff55 	bl	8005fcc <HAL_TIM_IC_CaptureCallback>
 8006122:	e7b7      	b.n	8006094 <HAL_TIM_IRQHandler+0xbc>
        HAL_TIM_IC_CaptureCallback(htim);
 8006124:	f7ff ff52 	bl	8005fcc <HAL_TIM_IC_CaptureCallback>
 8006128:	e7a1      	b.n	800606e <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 800612a:	f7ff ff4f 	bl	8005fcc <HAL_TIM_IC_CaptureCallback>
 800612e:	e78c      	b.n	800604a <HAL_TIM_IRQHandler+0x72>

08006130 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006130:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006132:	4a34      	ldr	r2, [pc, #208]	@ (8006204 <TIM_Base_SetConfig+0xd4>)
 8006134:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006138:	4c33      	ldr	r4, [pc, #204]	@ (8006208 <TIM_Base_SetConfig+0xd8>)
 800613a:	eba0 0202 	sub.w	r2, r0, r2
  tmpcr1 = TIMx->CR1;
 800613e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006140:	eba0 0e04 	sub.w	lr, r0, r4
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006144:	694f      	ldr	r7, [r1, #20]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006146:	fab2 f282 	clz	r2, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800614a:	680d      	ldr	r5, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800614c:	fabe fe8e 	clz	lr, lr
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006150:	688e      	ldr	r6, [r1, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006152:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8006156:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 800615a:	d020      	beq.n	800619e <TIM_Base_SetConfig+0x6e>
 800615c:	b9fa      	cbnz	r2, 800619e <TIM_Base_SetConfig+0x6e>
 800615e:	f8df c0b4 	ldr.w	ip, [pc, #180]	@ 8006214 <TIM_Base_SetConfig+0xe4>
 8006162:	4560      	cmp	r0, ip
 8006164:	d01b      	beq.n	800619e <TIM_Base_SetConfig+0x6e>
 8006166:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 800616a:	4560      	cmp	r0, ip
 800616c:	d017      	beq.n	800619e <TIM_Base_SetConfig+0x6e>
 800616e:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006172:	4560      	cmp	r0, ip
 8006174:	d013      	beq.n	800619e <TIM_Base_SetConfig+0x6e>
 8006176:	f1be 0f00 	cmp.w	lr, #0
 800617a:	d110      	bne.n	800619e <TIM_Base_SetConfig+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800617c:	4c23      	ldr	r4, [pc, #140]	@ (800620c <TIM_Base_SetConfig+0xdc>)
 800617e:	4a24      	ldr	r2, [pc, #144]	@ (8006210 <TIM_Base_SetConfig+0xe0>)
 8006180:	4290      	cmp	r0, r2
 8006182:	bf18      	it	ne
 8006184:	42a0      	cmpne	r0, r4
 8006186:	d032      	beq.n	80061ee <TIM_Base_SetConfig+0xbe>
 8006188:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800618c:	4290      	cmp	r0, r2
 800618e:	d02e      	beq.n	80061ee <TIM_Base_SetConfig+0xbe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006190:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006194:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8006196:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006198:	62c6      	str	r6, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800619a:	6285      	str	r5, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800619c:	e01d      	b.n	80061da <TIM_Base_SetConfig+0xaa>
    tmpcr1 |= Structure->CounterMode;
 800619e:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80061a4:	4323      	orrs	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061a6:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80061a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ac:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061b2:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 80061b4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061b6:	62c6      	str	r6, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80061b8:	6285      	str	r5, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061ba:	b962      	cbnz	r2, 80061d6 <TIM_Base_SetConfig+0xa6>
 80061bc:	f1be 0f00 	cmp.w	lr, #0
 80061c0:	d109      	bne.n	80061d6 <TIM_Base_SetConfig+0xa6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061c2:	4a13      	ldr	r2, [pc, #76]	@ (8006210 <TIM_Base_SetConfig+0xe0>)
 80061c4:	4b11      	ldr	r3, [pc, #68]	@ (800620c <TIM_Base_SetConfig+0xdc>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061c6:	4298      	cmp	r0, r3
 80061c8:	bf18      	it	ne
 80061ca:	4290      	cmpne	r0, r2
 80061cc:	d003      	beq.n	80061d6 <TIM_Base_SetConfig+0xa6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061d2:	4298      	cmp	r0, r3
 80061d4:	d101      	bne.n	80061da <TIM_Base_SetConfig+0xaa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061d6:	690b      	ldr	r3, [r1, #16]
 80061d8:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061da:	2301      	movs	r3, #1
 80061dc:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061de:	6903      	ldr	r3, [r0, #16]
 80061e0:	07db      	lsls	r3, r3, #31
 80061e2:	d503      	bpl.n	80061ec <TIM_Base_SetConfig+0xbc>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061e4:	6903      	ldr	r3, [r0, #16]
 80061e6:	f023 0301 	bic.w	r3, r3, #1
 80061ea:	6103      	str	r3, [r0, #16]
  }
}
 80061ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ee:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80061f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061fa:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 80061fc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061fe:	62c6      	str	r6, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006200:	6285      	str	r5, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006202:	e7de      	b.n	80061c2 <TIM_Base_SetConfig+0x92>
 8006204:	40010000 	.word	0x40010000
 8006208:	40010400 	.word	0x40010400
 800620c:	40014000 	.word	0x40014000
 8006210:	40014400 	.word	0x40014400
 8006214:	40000400 	.word	0x40000400

08006218 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006218:	b370      	cbz	r0, 8006278 <HAL_TIM_Base_Init+0x60>
{
 800621a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800621c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006220:	4604      	mov	r4, r0
 8006222:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006226:	b313      	cbz	r3, 800626e <HAL_TIM_Base_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006228:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800622a:	2302      	movs	r3, #2
 800622c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006230:	f851 0b04 	ldr.w	r0, [r1], #4
 8006234:	f7ff ff7c 	bl	8006130 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006238:	2301      	movs	r3, #1
  return HAL_OK;
 800623a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800623c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006240:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006244:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006248:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800624c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006250:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006254:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006258:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800625c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006260:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006264:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006268:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800626c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800626e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006272:	f7ff fe55 	bl	8005f20 <HAL_TIM_Base_MspInit>
 8006276:	e7d7      	b.n	8006228 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8006278:	2001      	movs	r0, #1
}
 800627a:	4770      	bx	lr

0800627c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop

08006280 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop

08006284 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop

08006288 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006288:	6802      	ldr	r2, [r0, #0]
 800628a:	b410      	push	{r4}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628c:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006290:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006294:	e842 3100 	strex	r1, r3, [r2]
 8006298:	2900      	cmp	r1, #0
 800629a:	d1f7      	bne.n	800628c <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800629c:	4c14      	ldr	r4, [pc, #80]	@ (80062f0 <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629e:	f102 0308 	add.w	r3, r2, #8
 80062a2:	e853 3f00 	ldrex	r3, [r3]
 80062a6:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a8:	f102 0c08 	add.w	ip, r2, #8
 80062ac:	e84c 3100 	strex	r1, r3, [ip]
 80062b0:	2900      	cmp	r1, #0
 80062b2:	d1f4      	bne.n	800629e <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062b4:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d008      	beq.n	80062cc <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ba:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 80062bc:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 80062be:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxState = HAL_UART_STATE_READY;
 80062c2:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->RxISR = NULL;
 80062c6:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c8:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 80062ca:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062cc:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d4:	e842 3100 	strex	r1, r3, [r2]
 80062d8:	2900      	cmp	r1, #0
 80062da:	d0ee      	beq.n	80062ba <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	e852 3f00 	ldrex	r3, [r2]
 80062e0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e4:	e842 3100 	strex	r1, r3, [r2]
 80062e8:	2900      	cmp	r1, #0
 80062ea:	d1ef      	bne.n	80062cc <UART_EndRxTransfer+0x44>
 80062ec:	e7e5      	b.n	80062ba <UART_EndRxTransfer+0x32>
 80062ee:	bf00      	nop
 80062f0:	effffffe 	.word	0xeffffffe

080062f4 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop

080062f8 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop

080062fc <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop

08006300 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006300:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006302:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800630a:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800630e:	f7ff fff5 	bl	80062fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006312:	bd08      	pop	{r3, pc}

08006314 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006314:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006316:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800631a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800631c:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 800631e:	ea12 0f0c 	tst.w	r2, ip
{
 8006322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006326:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006328:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800632a:	d133      	bne.n	8006394 <HAL_UART_IRQHandler+0x80>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800632c:	0696      	lsls	r6, r2, #26
 800632e:	d507      	bpl.n	8006340 <HAL_UART_IRQHandler+0x2c>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006330:	f001 0620 	and.w	r6, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006334:	f005 5c80 	and.w	ip, r5, #268435456	@ 0x10000000
 8006338:	ea56 060c 	orrs.w	r6, r6, ip
 800633c:	f040 812b 	bne.w	8006596 <HAL_UART_IRQHandler+0x282>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006340:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8006342:	2801      	cmp	r0, #1
 8006344:	f000 80b6 	beq.w	80064b4 <HAL_UART_IRQHandler+0x1a0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006348:	02d7      	lsls	r7, r2, #11
 800634a:	d419      	bmi.n	8006380 <HAL_UART_IRQHandler+0x6c>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800634c:	0610      	lsls	r0, r2, #24
 800634e:	d506      	bpl.n	800635e <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006350:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006354:	f001 0080 	and.w	r0, r1, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006358:	4328      	orrs	r0, r5
 800635a:	f040 8123 	bne.w	80065a4 <HAL_UART_IRQHandler+0x290>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800635e:	0657      	lsls	r7, r2, #25
 8006360:	d502      	bpl.n	8006368 <HAL_UART_IRQHandler+0x54>
 8006362:	064e      	lsls	r6, r1, #25
 8006364:	f100 80ff 	bmi.w	8006566 <HAL_UART_IRQHandler+0x252>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006368:	0215      	lsls	r5, r2, #8
 800636a:	d502      	bpl.n	8006372 <HAL_UART_IRQHandler+0x5e>
 800636c:	0048      	lsls	r0, r1, #1
 800636e:	f100 812d 	bmi.w	80065cc <HAL_UART_IRQHandler+0x2b8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006372:	01d3      	lsls	r3, r2, #7
 8006374:	d502      	bpl.n	800637c <HAL_UART_IRQHandler+0x68>
 8006376:	2900      	cmp	r1, #0
 8006378:	f2c0 812d 	blt.w	80065d6 <HAL_UART_IRQHandler+0x2c2>
}
 800637c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006380:	026e      	lsls	r6, r5, #9
 8006382:	d5e3      	bpl.n	800634c <HAL_UART_IRQHandler+0x38>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006384:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8006388:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800638a:	621a      	str	r2, [r3, #32]
}
 800638c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8006390:	f001 b83e 	b.w	8007410 <HAL_UARTEx_WakeupCallback>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006394:	48b0      	ldr	r0, [pc, #704]	@ (8006658 <HAL_UART_IRQHandler+0x344>)
 8006396:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800639a:	48b0      	ldr	r0, [pc, #704]	@ (800665c <HAL_UART_IRQHandler+0x348>)
 800639c:	4008      	ands	r0, r1
 800639e:	ea50 000c 	orrs.w	r0, r0, ip
 80063a2:	d0cd      	beq.n	8006340 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80063a4:	07d7      	lsls	r7, r2, #31
 80063a6:	461e      	mov	r6, r3
 80063a8:	d509      	bpl.n	80063be <HAL_UART_IRQHandler+0xaa>
 80063aa:	05c8      	lsls	r0, r1, #23
 80063ac:	d507      	bpl.n	80063be <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80063ae:	2001      	movs	r0, #1
 80063b0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063b2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80063b6:	f040 0001 	orr.w	r0, r0, #1
 80063ba:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063be:	0797      	lsls	r7, r2, #30
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063c0:	f002 0004 	and.w	r0, r2, #4
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063c4:	f140 80e0 	bpl.w	8006588 <HAL_UART_IRQHandler+0x274>
 80063c8:	07ef      	lsls	r7, r5, #31
 80063ca:	d510      	bpl.n	80063ee <HAL_UART_IRQHandler+0xda>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80063cc:	2702      	movs	r7, #2
 80063ce:	621f      	str	r7, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063d0:	f8d4 7090 	ldr.w	r7, [r4, #144]	@ 0x90
 80063d4:	f047 0704 	orr.w	r7, r7, #4
 80063d8:	f8c4 7090 	str.w	r7, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063dc:	b138      	cbz	r0, 80063ee <HAL_UART_IRQHandler+0xda>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80063de:	2004      	movs	r0, #4
 80063e0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063e2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80063e6:	f040 0002 	orr.w	r0, r0, #2
 80063ea:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063ee:	0710      	lsls	r0, r2, #28
 80063f0:	d50c      	bpl.n	800640c <HAL_UART_IRQHandler+0xf8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80063f2:	f001 0020 	and.w	r0, r1, #32
 80063f6:	ea50 000c 	orrs.w	r0, r0, ip
 80063fa:	d007      	beq.n	800640c <HAL_UART_IRQHandler+0xf8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063fc:	2008      	movs	r0, #8
 80063fe:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006400:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8006404:	f040 0008 	orr.w	r0, r0, #8
 8006408:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800640c:	0517      	lsls	r7, r2, #20
 800640e:	d50a      	bpl.n	8006426 <HAL_UART_IRQHandler+0x112>
 8006410:	0148      	lsls	r0, r1, #5
 8006412:	d508      	bpl.n	8006426 <HAL_UART_IRQHandler+0x112>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006414:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006418:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800641a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800641e:	f043 0320 	orr.w	r3, r3, #32
 8006422:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006426:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800642a:	2b00      	cmp	r3, #0
 800642c:	d0a6      	beq.n	800637c <HAL_UART_IRQHandler+0x68>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800642e:	0693      	lsls	r3, r2, #26
 8006430:	d506      	bpl.n	8006440 <HAL_UART_IRQHandler+0x12c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006432:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006436:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 800643a:	4329      	orrs	r1, r5
 800643c:	f040 80ba 	bne.w	80065b4 <HAL_UART_IRQHandler+0x2a0>
      errorcode = huart->ErrorCode;
 8006440:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
        UART_EndRxTransfer(huart);
 8006444:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006446:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006448:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800644c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006450:	ea53 0502 	orrs.w	r5, r3, r2
 8006454:	f000 80c4 	beq.w	80065e0 <HAL_UART_IRQHandler+0x2cc>
        UART_EndRxTransfer(huart);
 8006458:	f7ff ff16 	bl	8006288 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800645c:	68b3      	ldr	r3, [r6, #8]
 800645e:	065f      	lsls	r7, r3, #25
 8006460:	f140 80b0 	bpl.w	80065c4 <HAL_UART_IRQHandler+0x2b0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006464:	f106 0308 	add.w	r3, r6, #8
 8006468:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800646c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006470:	f106 0108 	add.w	r1, r6, #8
 8006474:	e841 3200 	strex	r2, r3, [r1]
 8006478:	b162      	cbz	r2, 8006494 <HAL_UART_IRQHandler+0x180>
 800647a:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647c:	f103 0208 	add.w	r2, r3, #8
 8006480:	e852 2f00 	ldrex	r2, [r2]
 8006484:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006488:	f103 0008 	add.w	r0, r3, #8
 800648c:	e840 2100 	strex	r1, r2, [r0]
 8006490:	2900      	cmp	r1, #0
 8006492:	d1f3      	bne.n	800647c <HAL_UART_IRQHandler+0x168>
          if (huart->hdmarx != NULL)
 8006494:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8006498:	2800      	cmp	r0, #0
 800649a:	f000 8093 	beq.w	80065c4 <HAL_UART_IRQHandler+0x2b0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800649e:	4b70      	ldr	r3, [pc, #448]	@ (8006660 <HAL_UART_IRQHandler+0x34c>)
 80064a0:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064a2:	f7fc f95f 	bl	8002764 <HAL_DMA_Abort_IT>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	f43f af68 	beq.w	800637c <HAL_UART_IRQHandler+0x68>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064ac:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80064b0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80064b2:	e074      	b.n	800659e <HAL_UART_IRQHandler+0x28a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80064b4:	06d6      	lsls	r6, r2, #27
 80064b6:	f57f af47 	bpl.w	8006348 <HAL_UART_IRQHandler+0x34>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80064ba:	06c8      	lsls	r0, r1, #27
 80064bc:	f57f af44 	bpl.w	8006348 <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064c0:	2210      	movs	r2, #16
 80064c2:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	0652      	lsls	r2, r2, #25
 80064c8:	f140 808f 	bpl.w	80065ea <HAL_UART_IRQHandler+0x2d6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064cc:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80064d0:	6801      	ldr	r1, [r0, #0]
 80064d2:	684a      	ldr	r2, [r1, #4]
 80064d4:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80064d6:	2a00      	cmp	r2, #0
 80064d8:	f43f af50 	beq.w	800637c <HAL_UART_IRQHandler+0x68>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064dc:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80064e0:	4291      	cmp	r1, r2
 80064e2:	f67f af4b 	bls.w	800637c <HAL_UART_IRQHandler+0x68>
        huart->RxXferCount = nb_remaining_rx_data;
 80064e6:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064ea:	69c2      	ldr	r2, [r0, #28]
 80064ec:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80064f0:	d02f      	beq.n	8006552 <HAL_UART_IRQHandler+0x23e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fa:	e843 2100 	strex	r1, r2, [r3]
 80064fe:	2900      	cmp	r1, #0
 8006500:	d1f7      	bne.n	80064f2 <HAL_UART_IRQHandler+0x1de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006502:	f103 0208 	add.w	r2, r3, #8
 8006506:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800650a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	f103 0508 	add.w	r5, r3, #8
 8006512:	e845 2100 	strex	r1, r2, [r5]
 8006516:	2900      	cmp	r1, #0
 8006518:	d1f3      	bne.n	8006502 <HAL_UART_IRQHandler+0x1ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651a:	f103 0208 	add.w	r2, r3, #8
 800651e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006522:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006526:	f103 0508 	add.w	r5, r3, #8
 800652a:	e845 2100 	strex	r1, r2, [r5]
 800652e:	2900      	cmp	r1, #0
 8006530:	d1f3      	bne.n	800651a <HAL_UART_IRQHandler+0x206>
          huart->RxState = HAL_UART_STATE_READY;
 8006532:	2220      	movs	r2, #32
 8006534:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006538:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800653e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006542:	e843 2100 	strex	r1, r2, [r3]
 8006546:	2900      	cmp	r1, #0
 8006548:	d1f7      	bne.n	800653a <HAL_UART_IRQHandler+0x226>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800654a:	f7fb ff59 	bl	8002400 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800654e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006552:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006554:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006556:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006558:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800655c:	1ac9      	subs	r1, r1, r3
 800655e:	b289      	uxth	r1, r1
 8006560:	f7fb fa16 	bl	8001990 <HAL_UARTEx_RxEventCallback>
 8006564:	e70a      	b.n	800637c <HAL_UART_IRQHandler+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006566:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800656a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656e:	e843 2100 	strex	r1, r2, [r3]
 8006572:	2900      	cmp	r1, #0
 8006574:	d1f7      	bne.n	8006566 <HAL_UART_IRQHandler+0x252>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006576:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006578:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800657a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800657c:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 8006580:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8006582:	f7ff feb7 	bl	80062f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006586:	e6f9      	b.n	800637c <HAL_UART_IRQHandler+0x68>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006588:	2800      	cmp	r0, #0
 800658a:	f43f af30 	beq.w	80063ee <HAL_UART_IRQHandler+0xda>
 800658e:	07ef      	lsls	r7, r5, #31
 8006590:	f53f af25 	bmi.w	80063de <HAL_UART_IRQHandler+0xca>
 8006594:	e72b      	b.n	80063ee <HAL_UART_IRQHandler+0xda>
      if (huart->RxISR != NULL)
 8006596:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8006598:	2b00      	cmp	r3, #0
 800659a:	f43f aeef 	beq.w	800637c <HAL_UART_IRQHandler+0x68>
}
 800659e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065a2:	4718      	bx	r3
    if (huart->TxISR != NULL)
 80065a4:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f43f aee8 	beq.w	800637c <HAL_UART_IRQHandler+0x68>
      huart->TxISR(huart);
 80065ac:	4620      	mov	r0, r4
}
 80065ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 80065b2:	4718      	bx	r3
        if (huart->RxISR != NULL)
 80065b4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f43f af42 	beq.w	8006440 <HAL_UART_IRQHandler+0x12c>
          huart->RxISR(huart);
 80065bc:	4620      	mov	r0, r4
 80065be:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065c0:	6826      	ldr	r6, [r4, #0]
 80065c2:	e73d      	b.n	8006440 <HAL_UART_IRQHandler+0x12c>
            HAL_UART_ErrorCallback(huart);
 80065c4:	4620      	mov	r0, r4
 80065c6:	f7ff fe99 	bl	80062fc <HAL_UART_ErrorCallback>
 80065ca:	e6d7      	b.n	800637c <HAL_UART_IRQHandler+0x68>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80065cc:	4620      	mov	r0, r4
}
 80065ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80065d2:	f000 bf21 	b.w	8007418 <HAL_UARTEx_TxFifoEmptyCallback>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80065d6:	4620      	mov	r0, r4
}
 80065d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80065dc:	f000 bf1a 	b.w	8007414 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 80065e0:	f7ff fe8c 	bl	80062fc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065e4:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 80065e8:	e6c8      	b.n	800637c <HAL_UART_IRQHandler+0x68>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065ea:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 80065ee:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 80065f2:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065f6:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 80065f8:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065fa:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80065fc:	2a00      	cmp	r2, #0
 80065fe:	f43f aebd 	beq.w	800637c <HAL_UART_IRQHandler+0x68>
 8006602:	2900      	cmp	r1, #0
 8006604:	f43f aeba 	beq.w	800637c <HAL_UART_IRQHandler+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800660c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006610:	e843 2000 	strex	r0, r2, [r3]
 8006614:	2800      	cmp	r0, #0
 8006616:	d1f7      	bne.n	8006608 <HAL_UART_IRQHandler+0x2f4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006618:	4d12      	ldr	r5, [pc, #72]	@ (8006664 <HAL_UART_IRQHandler+0x350>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	f103 0208 	add.w	r2, r3, #8
 800661e:	e852 2f00 	ldrex	r2, [r2]
 8006622:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	f103 0608 	add.w	r6, r3, #8
 8006628:	e846 2000 	strex	r0, r2, [r6]
 800662c:	2800      	cmp	r0, #0
 800662e:	d1f4      	bne.n	800661a <HAL_UART_IRQHandler+0x306>
        huart->RxState = HAL_UART_STATE_READY;
 8006630:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8006632:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006634:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006638:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800663e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	e843 2000 	strex	r0, r2, [r3]
 8006646:	2800      	cmp	r0, #0
 8006648:	d1f7      	bne.n	800663a <HAL_UART_IRQHandler+0x326>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800664a:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800664c:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800664e:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006650:	f7fb f99e 	bl	8001990 <HAL_UARTEx_RxEventCallback>
 8006654:	e692      	b.n	800637c <HAL_UART_IRQHandler+0x68>
 8006656:	bf00      	nop
 8006658:	10000001 	.word	0x10000001
 800665c:	04000120 	.word	0x04000120
 8006660:	08006301 	.word	0x08006301
 8006664:	effffffe 	.word	0xeffffffe

08006668 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006668:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 800666c:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006670:	2a22      	cmp	r2, #34	@ 0x22
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006672:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006674:	d004      	beq.n	8006680 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006676:	699a      	ldr	r2, [r3, #24]
 8006678:	f042 0208 	orr.w	r2, r2, #8
 800667c:	619a      	str	r2, [r3, #24]
  }
}
 800667e:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006682:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8006684:	400b      	ands	r3, r1
 8006686:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8006688:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr++;
 800668c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800668e:	3b01      	subs	r3, #1
    huart->pRxBuffPtr++;
 8006690:	3201      	adds	r2, #1
    huart->RxXferCount--;
 8006692:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 8006694:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8006696:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 800669a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d137      	bne.n	8006714 <UART_RxISR_8BIT+0xac>
 80066a4:	6803      	ldr	r3, [r0, #0]
{
 80066a6:	b510      	push	{r4, lr}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066ac:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b0:	e843 2100 	strex	r1, r2, [r3]
 80066b4:	2900      	cmp	r1, #0
 80066b6:	d1f7      	bne.n	80066a8 <UART_RxISR_8BIT+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	f103 0208 	add.w	r2, r3, #8
 80066bc:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c4:	f103 0408 	add.w	r4, r3, #8
 80066c8:	e844 2100 	strex	r1, r2, [r4]
 80066cc:	2900      	cmp	r1, #0
 80066ce:	d1f3      	bne.n	80066b8 <UART_RxISR_8BIT+0x50>
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006740 <UART_RxISR_8BIT+0xd8>)
      huart->RxState = HAL_UART_STATE_READY;
 80066d2:	2420      	movs	r4, #32
      huart->RxISR = NULL;
 80066d4:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066d6:	4293      	cmp	r3, r2
      huart->RxState = HAL_UART_STATE_READY;
 80066d8:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066dc:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066de:	d002      	beq.n	80066e6 <UART_RxISR_8BIT+0x7e>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066e0:	685a      	ldr	r2, [r3, #4]
 80066e2:	0211      	lsls	r1, r2, #8
 80066e4:	d417      	bmi.n	8006716 <UART_RxISR_8BIT+0xae>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e6:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80066e8:	2a01      	cmp	r2, #1
 80066ea:	d125      	bne.n	8006738 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ec:	2200      	movs	r2, #0
 80066ee:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066f4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f8:	e843 2100 	strex	r1, r2, [r3]
 80066fc:	2900      	cmp	r1, #0
 80066fe:	d1f7      	bne.n	80066f0 <UART_RxISR_8BIT+0x88>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006700:	69da      	ldr	r2, [r3, #28]
 8006702:	06d2      	lsls	r2, r2, #27
 8006704:	d501      	bpl.n	800670a <UART_RxISR_8BIT+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006706:	2210      	movs	r2, #16
 8006708:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800670a:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 800670e:	f7fb f93f 	bl	8001990 <HAL_UARTEx_RxEventCallback>
}
 8006712:	bd10      	pop	{r4, pc}
 8006714:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006716:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800671a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	e843 2100 	strex	r1, r2, [r3]
 8006722:	2900      	cmp	r1, #0
 8006724:	d0df      	beq.n	80066e6 <UART_RxISR_8BIT+0x7e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006726:	e853 2f00 	ldrex	r2, [r3]
 800672a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672e:	e843 2100 	strex	r1, r2, [r3]
 8006732:	2900      	cmp	r1, #0
 8006734:	d1ef      	bne.n	8006716 <UART_RxISR_8BIT+0xae>
 8006736:	e7d6      	b.n	80066e6 <UART_RxISR_8BIT+0x7e>
        HAL_UART_RxCpltCallback(huart);
 8006738:	f7ff fdde 	bl	80062f8 <HAL_UART_RxCpltCallback>
}
 800673c:	bd10      	pop	{r4, pc}
 800673e:	bf00      	nop
 8006740:	58000c00 	.word	0x58000c00

08006744 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006744:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8006748:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800674c:	2922      	cmp	r1, #34	@ 0x22
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800674e:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006750:	d004      	beq.n	800675c <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006752:	699a      	ldr	r2, [r3, #24]
 8006754:	f042 0208 	orr.w	r2, r2, #8
 8006758:	619a      	str	r2, [r3, #24]
 800675a:	4770      	bx	lr
{
 800675c:	b510      	push	{r4, lr}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800675e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8006760:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8006762:	4022      	ands	r2, r4
 8006764:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8006768:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
    huart->pRxBuffPtr += 2U;
 800676c:	6581      	str	r1, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800676e:	3a01      	subs	r2, #1
 8006770:	b292      	uxth	r2, r2
 8006772:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 8006776:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 800677a:	b292      	uxth	r2, r2
 800677c:	2a00      	cmp	r2, #0
 800677e:	d134      	bne.n	80067ea <UART_RxISR_16BIT+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006784:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006788:	e843 2100 	strex	r1, r2, [r3]
 800678c:	2900      	cmp	r1, #0
 800678e:	d1f7      	bne.n	8006780 <UART_RxISR_16BIT+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006790:	f103 0208 	add.w	r2, r3, #8
 8006794:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006798:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	f103 0408 	add.w	r4, r3, #8
 80067a0:	e844 2100 	strex	r1, r2, [r4]
 80067a4:	2900      	cmp	r1, #0
 80067a6:	d1f3      	bne.n	8006790 <UART_RxISR_16BIT+0x4c>
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006814 <UART_RxISR_16BIT+0xd0>)
      huart->RxState = HAL_UART_STATE_READY;
 80067aa:	2420      	movs	r4, #32
      huart->RxISR = NULL;
 80067ac:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067ae:	4293      	cmp	r3, r2
      huart->RxState = HAL_UART_STATE_READY;
 80067b0:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067b4:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067b6:	d002      	beq.n	80067be <UART_RxISR_16BIT+0x7a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067b8:	685a      	ldr	r2, [r3, #4]
 80067ba:	0211      	lsls	r1, r2, #8
 80067bc:	d416      	bmi.n	80067ec <UART_RxISR_16BIT+0xa8>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067be:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80067c0:	2a01      	cmp	r2, #1
 80067c2:	d124      	bne.n	800680e <UART_RxISR_16BIT+0xca>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c4:	2200      	movs	r2, #0
 80067c6:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067cc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d0:	e843 2100 	strex	r1, r2, [r3]
 80067d4:	2900      	cmp	r1, #0
 80067d6:	d1f7      	bne.n	80067c8 <UART_RxISR_16BIT+0x84>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067d8:	69da      	ldr	r2, [r3, #28]
 80067da:	06d2      	lsls	r2, r2, #27
 80067dc:	d501      	bpl.n	80067e2 <UART_RxISR_16BIT+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067de:	2210      	movs	r2, #16
 80067e0:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067e2:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80067e6:	f7fb f8d3 	bl	8001990 <HAL_UARTEx_RxEventCallback>
  }
}
 80067ea:	bd10      	pop	{r4, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80067f0:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f4:	e843 2100 	strex	r1, r2, [r3]
 80067f8:	2900      	cmp	r1, #0
 80067fa:	d0e0      	beq.n	80067be <UART_RxISR_16BIT+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	e853 2f00 	ldrex	r2, [r3]
 8006800:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006804:	e843 2100 	strex	r1, r2, [r3]
 8006808:	2900      	cmp	r1, #0
 800680a:	d1ef      	bne.n	80067ec <UART_RxISR_16BIT+0xa8>
 800680c:	e7d7      	b.n	80067be <UART_RxISR_16BIT+0x7a>
        HAL_UART_RxCpltCallback(huart);
 800680e:	f7ff fd73 	bl	80062f8 <HAL_UART_RxCpltCallback>
}
 8006812:	bd10      	pop	{r4, pc}
 8006814:	58000c00 	.word	0x58000c00

08006818 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006818:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800681c:	6802      	ldr	r2, [r0, #0]
{
 800681e:	4604      	mov	r4, r0
  uint16_t  uhMask = huart->Mask;
 8006820:	f8b0 a060 	ldrh.w	sl, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006824:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006826:	6816      	ldr	r6, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006828:	6895      	ldr	r5, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800682a:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800682e:	2922      	cmp	r1, #34	@ 0x22
 8006830:	d006      	beq.n	8006840 <UART_RxISR_8BIT_FIFOEN+0x28>
 8006832:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006834:	6992      	ldr	r2, [r2, #24]
 8006836:	f042 0208 	orr.w	r2, r2, #8
 800683a:	619a      	str	r2, [r3, #24]
  }
}
 800683c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006840:	f8b4 3068 	ldrh.w	r3, [r4, #104]	@ 0x68
 8006844:	2b00      	cmp	r3, #0
 8006846:	f000 80d2 	beq.w	80069ee <UART_RxISR_8BIT_FIFOEN+0x1d6>
 800684a:	0687      	lsls	r7, r0, #26
 800684c:	f140 8086 	bpl.w	800695c <UART_RxISR_8BIT_FIFOEN+0x144>
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006850:	fa5f fa8a 	uxtb.w	sl, sl
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006854:	f04f 0800 	mov.w	r8, #0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006858:	f8df 91a0 	ldr.w	r9, [pc, #416]	@ 80069fc <UART_RxISR_8BIT_FIFOEN+0x1e4>
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800685c:	4f65      	ldr	r7, [pc, #404]	@ (80069f4 <UART_RxISR_8BIT_FIFOEN+0x1dc>)
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800685e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006860:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006862:	ea0a 0202 	and.w	r2, sl, r2
 8006866:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 8006868:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800686c:	6823      	ldr	r3, [r4, #0]
      huart->RxXferCount--;
 800686e:	3901      	subs	r1, #1
      huart->pRxBuffPtr++;
 8006870:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8006872:	b289      	uxth	r1, r1
      huart->pRxBuffPtr++;
 8006874:	3201      	adds	r2, #1
      huart->RxXferCount--;
 8006876:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800687a:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      huart->pRxBuffPtr++;
 800687e:	65a2      	str	r2, [r4, #88]	@ 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006880:	f01b 0f07 	tst.w	fp, #7
 8006884:	d01f      	beq.n	80068c6 <UART_RxISR_8BIT_FIFOEN+0xae>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006886:	f01b 0f01 	tst.w	fp, #1
 800688a:	d009      	beq.n	80068a0 <UART_RxISR_8BIT_FIFOEN+0x88>
 800688c:	05f0      	lsls	r0, r6, #23
 800688e:	d507      	bpl.n	80068a0 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006890:	2201      	movs	r2, #1
 8006892:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006894:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068a0:	f01b 0f02 	tst.w	fp, #2
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068a4:	f00b 0204 	and.w	r2, fp, #4
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068a8:	d016      	beq.n	80068d8 <UART_RxISR_8BIT_FIFOEN+0xc0>
 80068aa:	07e9      	lsls	r1, r5, #31
 80068ac:	d508      	bpl.n	80068c0 <UART_RxISR_8BIT_FIFOEN+0xa8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068ae:	2102      	movs	r1, #2
 80068b0:	6219      	str	r1, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068b2:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 80068b6:	f041 0104 	orr.w	r1, r1, #4
 80068ba:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068be:	b97a      	cbnz	r2, 80068e0 <UART_RxISR_8BIT_FIFOEN+0xc8>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068c0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80068c4:	b9c3      	cbnz	r3, 80068f8 <UART_RxISR_8BIT_FIFOEN+0xe0>
      if (huart->RxXferCount == 0U)
 80068c6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	b1f3      	cbz	r3, 800690c <UART_RxISR_8BIT_FIFOEN+0xf4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80068ce:	f01b 0f20 	tst.w	fp, #32
 80068d2:	d043      	beq.n	800695c <UART_RxISR_8BIT_FIFOEN+0x144>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068d4:	6822      	ldr	r2, [r4, #0]
 80068d6:	e7c2      	b.n	800685e <UART_RxISR_8BIT_FIFOEN+0x46>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068d8:	2a00      	cmp	r2, #0
 80068da:	d0f1      	beq.n	80068c0 <UART_RxISR_8BIT_FIFOEN+0xa8>
 80068dc:	07e8      	lsls	r0, r5, #31
 80068de:	d5ef      	bpl.n	80068c0 <UART_RxISR_8BIT_FIFOEN+0xa8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068e0:	2204      	movs	r2, #4
 80068e2:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068e4:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80068e8:	f043 0302 	orr.w	r3, r3, #2
 80068ec:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068f0:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0e6      	beq.n	80068c6 <UART_RxISR_8BIT_FIFOEN+0xae>
          HAL_UART_ErrorCallback(huart);
 80068f8:	4620      	mov	r0, r4
 80068fa:	f7ff fcff 	bl	80062fc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068fe:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8006902:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006906:	b29b      	uxth	r3, r3
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1e0      	bne.n	80068ce <UART_RxISR_8BIT_FIFOEN+0xb6>
 800690c:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006912:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006916:	e843 2100 	strex	r1, r2, [r3]
 800691a:	2900      	cmp	r1, #0
 800691c:	d1f7      	bne.n	800690e <UART_RxISR_8BIT_FIFOEN+0xf6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691e:	f103 0208 	add.w	r2, r3, #8
 8006922:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006926:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692a:	f103 0008 	add.w	r0, r3, #8
 800692e:	e840 2100 	strex	r1, r2, [r0]
 8006932:	2900      	cmp	r1, #0
 8006934:	d1f3      	bne.n	800691e <UART_RxISR_8BIT_FIFOEN+0x106>
        huart->RxState = HAL_UART_STATE_READY;
 8006936:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006938:	42bb      	cmp	r3, r7
        huart->RxISR = NULL;
 800693a:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800693c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006940:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006942:	d002      	beq.n	800694a <UART_RxISR_8BIT_FIFOEN+0x132>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	0211      	lsls	r1, r2, #8
 8006948:	d42b      	bmi.n	80069a2 <UART_RxISR_8BIT_FIFOEN+0x18a>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800694a:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800694c:	2a01      	cmp	r2, #1
 800694e:	d039      	beq.n	80069c4 <UART_RxISR_8BIT_FIFOEN+0x1ac>
          HAL_UART_RxCpltCallback(huart);
 8006950:	4620      	mov	r0, r4
 8006952:	f7ff fcd1 	bl	80062f8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006956:	f01b 0f20 	tst.w	fp, #32
 800695a:	d1bb      	bne.n	80068d4 <UART_RxISR_8BIT_FIFOEN+0xbc>
    rxdatacount = huart->RxXferCount;
 800695c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006960:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006962:	2b00      	cmp	r3, #0
 8006964:	f43f af6a 	beq.w	800683c <UART_RxISR_8BIT_FIFOEN+0x24>
 8006968:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 800696c:	429a      	cmp	r2, r3
 800696e:	f67f af65 	bls.w	800683c <UART_RxISR_8BIT_FIFOEN+0x24>
 8006972:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006974:	f103 0208 	add.w	r2, r3, #8
 8006978:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800697c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006980:	f103 0008 	add.w	r0, r3, #8
 8006984:	e840 2100 	strex	r1, r2, [r0]
 8006988:	2900      	cmp	r1, #0
 800698a:	d1f3      	bne.n	8006974 <UART_RxISR_8BIT_FIFOEN+0x15c>
      huart->RxISR = UART_RxISR_8BIT;
 800698c:	4a1a      	ldr	r2, [pc, #104]	@ (80069f8 <UART_RxISR_8BIT_FIFOEN+0x1e0>)
 800698e:	6762      	str	r2, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006990:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006994:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006998:	e843 2100 	strex	r1, r2, [r3]
 800699c:	2900      	cmp	r1, #0
 800699e:	d1f7      	bne.n	8006990 <UART_RxISR_8BIT_FIFOEN+0x178>
 80069a0:	e74c      	b.n	800683c <UART_RxISR_8BIT_FIFOEN+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a2:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069a6:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069aa:	e843 2100 	strex	r1, r2, [r3]
 80069ae:	2900      	cmp	r1, #0
 80069b0:	d0cb      	beq.n	800694a <UART_RxISR_8BIT_FIFOEN+0x132>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	e853 2f00 	ldrex	r2, [r3]
 80069b6:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ba:	e843 2100 	strex	r1, r2, [r3]
 80069be:	2900      	cmp	r1, #0
 80069c0:	d1ef      	bne.n	80069a2 <UART_RxISR_8BIT_FIFOEN+0x18a>
 80069c2:	e7c2      	b.n	800694a <UART_RxISR_8BIT_FIFOEN+0x132>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c4:	2200      	movs	r2, #0
 80069c6:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069cc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d0:	e843 2100 	strex	r1, r2, [r3]
 80069d4:	2900      	cmp	r1, #0
 80069d6:	d1f7      	bne.n	80069c8 <UART_RxISR_8BIT_FIFOEN+0x1b0>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80069d8:	69da      	ldr	r2, [r3, #28]
 80069da:	06d2      	lsls	r2, r2, #27
 80069dc:	d501      	bpl.n	80069e2 <UART_RxISR_8BIT_FIFOEN+0x1ca>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80069de:	2210      	movs	r2, #16
 80069e0:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069e2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80069e6:	4620      	mov	r0, r4
 80069e8:	f7fa ffd2 	bl	8001990 <HAL_UARTEx_RxEventCallback>
 80069ec:	e76f      	b.n	80068ce <UART_RxISR_8BIT_FIFOEN+0xb6>
    rxdatacount = huart->RxXferCount;
 80069ee:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80069f2:	e723      	b.n	800683c <UART_RxISR_8BIT_FIFOEN+0x24>
 80069f4:	58000c00 	.word	0x58000c00
 80069f8:	08006669 	.word	0x08006669
 80069fc:	effffffe 	.word	0xeffffffe

08006a00 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006a00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006a04:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8006a06:	f8b0 a060 	ldrh.w	sl, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006a0a:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006a0c:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006a0e:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a10:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8006a14:	2a22      	cmp	r2, #34	@ 0x22
 8006a16:	d005      	beq.n	8006a24 <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a18:	699a      	ldr	r2, [r3, #24]
 8006a1a:	f042 0208 	orr.w	r2, r2, #8
 8006a1e:	619a      	str	r2, [r3, #24]
  }
}
 8006a20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a24:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
 8006a28:	4683      	mov	fp, r0
 8006a2a:	2a00      	cmp	r2, #0
 8006a2c:	f000 80d2 	beq.w	8006bd4 <UART_RxISR_16BIT_FIFOEN+0x1d4>
 8006a30:	068c      	lsls	r4, r1, #26
 8006a32:	f140 8083 	bpl.w	8006b3c <UART_RxISR_16BIT_FIFOEN+0x13c>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a36:	f04f 0800 	mov.w	r8, #0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a3a:	f8df 91a8 	ldr.w	r9, [pc, #424]	@ 8006be4 <UART_RxISR_16BIT_FIFOEN+0x1e4>
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a3e:	4f67      	ldr	r7, [pc, #412]	@ (8006bdc <UART_RxISR_16BIT_FIFOEN+0x1dc>)
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8006a42:	f8db 1058 	ldr.w	r1, [fp, #88]	@ 0x58
 8006a46:	ea0a 0202 	and.w	r2, sl, r2
 8006a4a:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 8006a4e:	f8bb 205e 	ldrh.w	r2, [fp, #94]	@ 0x5e
      huart->pRxBuffPtr += 2U;
 8006a52:	f8cb 1058 	str.w	r1, [fp, #88]	@ 0x58
      huart->RxXferCount--;
 8006a56:	3a01      	subs	r2, #1
 8006a58:	b292      	uxth	r2, r2
 8006a5a:	f8ab 205e 	strh.w	r2, [fp, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006a5e:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006a60:	0760      	lsls	r0, r4, #29
 8006a62:	d01d      	beq.n	8006aa0 <UART_RxISR_16BIT_FIFOEN+0xa0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a64:	07e1      	lsls	r1, r4, #31
 8006a66:	d509      	bpl.n	8006a7c <UART_RxISR_16BIT_FIFOEN+0x7c>
 8006a68:	05f2      	lsls	r2, r6, #23
 8006a6a:	d507      	bpl.n	8006a7c <UART_RxISR_16BIT_FIFOEN+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a70:	f8db 2090 	ldr.w	r2, [fp, #144]	@ 0x90
 8006a74:	f042 0201 	orr.w	r2, r2, #1
 8006a78:	f8cb 2090 	str.w	r2, [fp, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a7c:	07a0      	lsls	r0, r4, #30
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a7e:	f004 0204 	and.w	r2, r4, #4
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a82:	d516      	bpl.n	8006ab2 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8006a84:	07e9      	lsls	r1, r5, #31
 8006a86:	d508      	bpl.n	8006a9a <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a88:	2102      	movs	r1, #2
 8006a8a:	6219      	str	r1, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a8c:	f8db 1090 	ldr.w	r1, [fp, #144]	@ 0x90
 8006a90:	f041 0104 	orr.w	r1, r1, #4
 8006a94:	f8cb 1090 	str.w	r1, [fp, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a98:	b97a      	cbnz	r2, 8006aba <UART_RxISR_16BIT_FIFOEN+0xba>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a9a:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8006a9e:	b9c3      	cbnz	r3, 8006ad2 <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8006aa0:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	b1f3      	cbz	r3, 8006ae6 <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006aa8:	06a3      	lsls	r3, r4, #26
 8006aaa:	d547      	bpl.n	8006b3c <UART_RxISR_16BIT_FIFOEN+0x13c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006aac:	f8db 3000 	ldr.w	r3, [fp]
 8006ab0:	e7c6      	b.n	8006a40 <UART_RxISR_16BIT_FIFOEN+0x40>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ab2:	2a00      	cmp	r2, #0
 8006ab4:	d0f1      	beq.n	8006a9a <UART_RxISR_16BIT_FIFOEN+0x9a>
 8006ab6:	07e8      	lsls	r0, r5, #31
 8006ab8:	d5ef      	bpl.n	8006a9a <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006aba:	2204      	movs	r2, #4
 8006abc:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006abe:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8006ac2:	f043 0302 	orr.w	r3, r3, #2
 8006ac6:	f8cb 3090 	str.w	r3, [fp, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006aca:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d0e6      	beq.n	8006aa0 <UART_RxISR_16BIT_FIFOEN+0xa0>
          HAL_UART_ErrorCallback(huart);
 8006ad2:	4658      	mov	r0, fp
 8006ad4:	f7ff fc12 	bl	80062fc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad8:	f8cb 8090 	str.w	r8, [fp, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8006adc:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1e0      	bne.n	8006aa8 <UART_RxISR_16BIT_FIFOEN+0xa8>
 8006ae6:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af2:	e843 2100 	strex	r1, r2, [r3]
 8006af6:	2900      	cmp	r1, #0
 8006af8:	d1f7      	bne.n	8006aea <UART_RxISR_16BIT_FIFOEN+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	f103 0208 	add.w	r2, r3, #8
 8006afe:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b02:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	f103 0008 	add.w	r0, r3, #8
 8006b0a:	e840 2100 	strex	r1, r2, [r0]
 8006b0e:	2900      	cmp	r1, #0
 8006b10:	d1f3      	bne.n	8006afa <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 8006b12:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b14:	42bb      	cmp	r3, r7
        huart->RxISR = NULL;
 8006b16:	f8cb 1074 	str.w	r1, [fp, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006b1a:	f8cb 208c 	str.w	r2, [fp, #140]	@ 0x8c
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b1e:	f8cb 1070 	str.w	r1, [fp, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b22:	d002      	beq.n	8006b2a <UART_RxISR_16BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	0211      	lsls	r1, r2, #8
 8006b28:	d42d      	bmi.n	8006b86 <UART_RxISR_16BIT_FIFOEN+0x186>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b2a:	f8db 206c 	ldr.w	r2, [fp, #108]	@ 0x6c
 8006b2e:	2a01      	cmp	r2, #1
 8006b30:	d03a      	beq.n	8006ba8 <UART_RxISR_16BIT_FIFOEN+0x1a8>
          HAL_UART_RxCpltCallback(huart);
 8006b32:	4658      	mov	r0, fp
 8006b34:	f7ff fbe0 	bl	80062f8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b38:	06a3      	lsls	r3, r4, #26
 8006b3a:	d4b7      	bmi.n	8006aac <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 8006b3c:	f8bb 305e 	ldrh.w	r3, [fp, #94]	@ 0x5e
 8006b40:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f43f af6c 	beq.w	8006a20 <UART_RxISR_16BIT_FIFOEN+0x20>
 8006b48:	f8bb 2068 	ldrh.w	r2, [fp, #104]	@ 0x68
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	f67f af67 	bls.w	8006a20 <UART_RxISR_16BIT_FIFOEN+0x20>
 8006b52:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b56:	f103 0208 	add.w	r2, r3, #8
 8006b5a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006b5e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b62:	f103 0008 	add.w	r0, r3, #8
 8006b66:	e840 2100 	strex	r1, r2, [r0]
 8006b6a:	2900      	cmp	r1, #0
 8006b6c:	d1f3      	bne.n	8006b56 <UART_RxISR_16BIT_FIFOEN+0x156>
      huart->RxISR = UART_RxISR_16BIT;
 8006b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006be0 <UART_RxISR_16BIT_FIFOEN+0x1e0>)
 8006b70:	f8cb 2074 	str.w	r2, [fp, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006b78:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7c:	e843 2100 	strex	r1, r2, [r3]
 8006b80:	2900      	cmp	r1, #0
 8006b82:	d1f7      	bne.n	8006b74 <UART_RxISR_16BIT_FIFOEN+0x174>
 8006b84:	e74c      	b.n	8006a20 <UART_RxISR_16BIT_FIFOEN+0x20>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b8a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8e:	e843 2100 	strex	r1, r2, [r3]
 8006b92:	2900      	cmp	r1, #0
 8006b94:	d0c9      	beq.n	8006b2a <UART_RxISR_16BIT_FIFOEN+0x12a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b96:	e853 2f00 	ldrex	r2, [r3]
 8006b9a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	e843 2100 	strex	r1, r2, [r3]
 8006ba2:	2900      	cmp	r1, #0
 8006ba4:	d1ef      	bne.n	8006b86 <UART_RxISR_16BIT_FIFOEN+0x186>
 8006ba6:	e7c0      	b.n	8006b2a <UART_RxISR_16BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f8cb 206c 	str.w	r2, [fp, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	e843 2100 	strex	r1, r2, [r3]
 8006bba:	2900      	cmp	r1, #0
 8006bbc:	d1f7      	bne.n	8006bae <UART_RxISR_16BIT_FIFOEN+0x1ae>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006bbe:	69da      	ldr	r2, [r3, #28]
 8006bc0:	06d2      	lsls	r2, r2, #27
 8006bc2:	d501      	bpl.n	8006bc8 <UART_RxISR_16BIT_FIFOEN+0x1c8>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bc4:	2210      	movs	r2, #16
 8006bc6:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bc8:	f8bb 105c 	ldrh.w	r1, [fp, #92]	@ 0x5c
 8006bcc:	4658      	mov	r0, fp
 8006bce:	f7fa fedf 	bl	8001990 <HAL_UARTEx_RxEventCallback>
 8006bd2:	e769      	b.n	8006aa8 <UART_RxISR_16BIT_FIFOEN+0xa8>
    rxdatacount = huart->RxXferCount;
 8006bd4:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006bd8:	e722      	b.n	8006a20 <UART_RxISR_16BIT_FIFOEN+0x20>
 8006bda:	bf00      	nop
 8006bdc:	58000c00 	.word	0x58000c00
 8006be0:	08006745 	.word	0x08006745
 8006be4:	effffffe 	.word	0xeffffffe

08006be8 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006be8:	6901      	ldr	r1, [r0, #16]
 8006bea:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006bec:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bee:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bf0:	49a2      	ldr	r1, [pc, #648]	@ (8006e7c <UART_SetConfig+0x294>)
{
 8006bf2:	b570      	push	{r4, r5, r6, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bf4:	6945      	ldr	r5, [r0, #20]
{
 8006bf6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bf8:	69c0      	ldr	r0, [r0, #28]
{
 8006bfa:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bfc:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bfe:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c00:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c02:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c04:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c06:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c08:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c0a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006c12:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c14:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c16:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c18:	4a99      	ldr	r2, [pc, #612]	@ (8006e80 <UART_SetConfig+0x298>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	f000 8118 	beq.w	8006e50 <UART_SetConfig+0x268>
    tmpreg |= huart->Init.OneBitSampling;
 8006c20:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c22:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8006c24:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c26:	4a97      	ldr	r2, [pc, #604]	@ (8006e84 <UART_SetConfig+0x29c>)
 8006c28:	4032      	ands	r2, r6
 8006c2a:	4311      	orrs	r1, r2
 8006c2c:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c30:	f022 020f 	bic.w	r2, r2, #15
 8006c34:	432a      	orrs	r2, r5
 8006c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c38:	4a93      	ldr	r2, [pc, #588]	@ (8006e88 <UART_SetConfig+0x2a0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d028      	beq.n	8006c90 <UART_SetConfig+0xa8>
 8006c3e:	4a93      	ldr	r2, [pc, #588]	@ (8006e8c <UART_SetConfig+0x2a4>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d01a      	beq.n	8006c7a <UART_SetConfig+0x92>
 8006c44:	4a92      	ldr	r2, [pc, #584]	@ (8006e90 <UART_SetConfig+0x2a8>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d017      	beq.n	8006c7a <UART_SetConfig+0x92>
 8006c4a:	4a92      	ldr	r2, [pc, #584]	@ (8006e94 <UART_SetConfig+0x2ac>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d014      	beq.n	8006c7a <UART_SetConfig+0x92>
 8006c50:	4a91      	ldr	r2, [pc, #580]	@ (8006e98 <UART_SetConfig+0x2b0>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d011      	beq.n	8006c7a <UART_SetConfig+0x92>
 8006c56:	4a91      	ldr	r2, [pc, #580]	@ (8006e9c <UART_SetConfig+0x2b4>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d019      	beq.n	8006c90 <UART_SetConfig+0xa8>
 8006c5c:	4a90      	ldr	r2, [pc, #576]	@ (8006ea0 <UART_SetConfig+0x2b8>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d00b      	beq.n	8006c7a <UART_SetConfig+0x92>
 8006c62:	4a90      	ldr	r2, [pc, #576]	@ (8006ea4 <UART_SetConfig+0x2bc>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d008      	beq.n	8006c7a <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 8006c68:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8006c6a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006c6c:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 8006c70:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006c72:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8006c74:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8006c76:	b006      	add	sp, #24
 8006c78:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c7a:	4b8b      	ldr	r3, [pc, #556]	@ (8006ea8 <UART_SetConfig+0x2c0>)
 8006c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c7e:	f003 0307 	and.w	r3, r3, #7
 8006c82:	2b05      	cmp	r3, #5
 8006c84:	d8f0      	bhi.n	8006c68 <UART_SetConfig+0x80>
 8006c86:	e8df f003 	tbb	[pc, r3]
 8006c8a:	5f9d      	.short	0x5f9d
 8006c8c:	977e7169 	.word	0x977e7169
 8006c90:	4b85      	ldr	r3, [pc, #532]	@ (8006ea8 <UART_SetConfig+0x2c0>)
 8006c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c98:	2b28      	cmp	r3, #40	@ 0x28
 8006c9a:	d8e5      	bhi.n	8006c68 <UART_SetConfig+0x80>
 8006c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca4 <UART_SetConfig+0xbc>)
 8006c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca2:	bf00      	nop
 8006ca4:	08006e1f 	.word	0x08006e1f
 8006ca8:	08006c69 	.word	0x08006c69
 8006cac:	08006c69 	.word	0x08006c69
 8006cb0:	08006c69 	.word	0x08006c69
 8006cb4:	08006c69 	.word	0x08006c69
 8006cb8:	08006c69 	.word	0x08006c69
 8006cbc:	08006c69 	.word	0x08006c69
 8006cc0:	08006c69 	.word	0x08006c69
 8006cc4:	08006d49 	.word	0x08006d49
 8006cc8:	08006c69 	.word	0x08006c69
 8006ccc:	08006c69 	.word	0x08006c69
 8006cd0:	08006c69 	.word	0x08006c69
 8006cd4:	08006c69 	.word	0x08006c69
 8006cd8:	08006c69 	.word	0x08006c69
 8006cdc:	08006c69 	.word	0x08006c69
 8006ce0:	08006c69 	.word	0x08006c69
 8006ce4:	08006d5d 	.word	0x08006d5d
 8006ce8:	08006c69 	.word	0x08006c69
 8006cec:	08006c69 	.word	0x08006c69
 8006cf0:	08006c69 	.word	0x08006c69
 8006cf4:	08006c69 	.word	0x08006c69
 8006cf8:	08006c69 	.word	0x08006c69
 8006cfc:	08006c69 	.word	0x08006c69
 8006d00:	08006c69 	.word	0x08006c69
 8006d04:	08006d6d 	.word	0x08006d6d
 8006d08:	08006c69 	.word	0x08006c69
 8006d0c:	08006c69 	.word	0x08006c69
 8006d10:	08006c69 	.word	0x08006c69
 8006d14:	08006c69 	.word	0x08006c69
 8006d18:	08006c69 	.word	0x08006c69
 8006d1c:	08006c69 	.word	0x08006c69
 8006d20:	08006c69 	.word	0x08006c69
 8006d24:	08006d87 	.word	0x08006d87
 8006d28:	08006c69 	.word	0x08006c69
 8006d2c:	08006c69 	.word	0x08006c69
 8006d30:	08006c69 	.word	0x08006c69
 8006d34:	08006c69 	.word	0x08006c69
 8006d38:	08006c69 	.word	0x08006c69
 8006d3c:	08006c69 	.word	0x08006c69
 8006d40:	08006c69 	.word	0x08006c69
 8006d44:	08006db9 	.word	0x08006db9
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d48:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006d4c:	d040      	beq.n	8006dd0 <UART_SetConfig+0x1e8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d4e:	4668      	mov	r0, sp
 8006d50:	f7fe ffb2 	bl	8005cb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d54:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006d56:	b368      	cbz	r0, 8006db4 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d58:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006d5a:	e018      	b.n	8006d8e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d5c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006d60:	d06e      	beq.n	8006e40 <UART_SetConfig+0x258>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d62:	a803      	add	r0, sp, #12
 8006d64:	f7ff f842 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d68:	9804      	ldr	r0, [sp, #16]
        break;
 8006d6a:	e7f4      	b.n	8006d56 <UART_SetConfig+0x16e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d6c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006d70:	d05b      	beq.n	8006e2a <UART_SetConfig+0x242>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d72:	4b4d      	ldr	r3, [pc, #308]	@ (8006ea8 <UART_SetConfig+0x2c0>)
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	0692      	lsls	r2, r2, #26
 8006d78:	d54c      	bpl.n	8006e14 <UART_SetConfig+0x22c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	484b      	ldr	r0, [pc, #300]	@ (8006eac <UART_SetConfig+0x2c4>)
 8006d7e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006d82:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006d84:	e003      	b.n	8006d8e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d86:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) CSI_VALUE;
 8006d8a:	4849      	ldr	r0, [pc, #292]	@ (8006eb0 <UART_SetConfig+0x2c8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d8c:	d027      	beq.n	8006dde <UART_SetConfig+0x1f6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d8e:	4a49      	ldr	r2, [pc, #292]	@ (8006eb4 <UART_SetConfig+0x2cc>)
 8006d90:	6863      	ldr	r3, [r4, #4]
 8006d92:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d96:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d9a:	fbb0 f0f1 	udiv	r0, r0, r1
 8006d9e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006da2:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006da6:	f1a0 0310 	sub.w	r3, r0, #16
 8006daa:	4293      	cmp	r3, r2
 8006dac:	f63f af5c 	bhi.w	8006c68 <UART_SetConfig+0x80>
          huart->Instance->BRR = usartdiv;
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	60d8      	str	r0, [r3, #12]
          pclk = (uint32_t) HSI_VALUE;
 8006db4:	2000      	movs	r0, #0
 8006db6:	e758      	b.n	8006c6a <UART_SetConfig+0x82>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006db8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006dbc:	d00f      	beq.n	8006dde <UART_SetConfig+0x1f6>
        pclk = (uint32_t) LSE_VALUE;
 8006dbe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006dc2:	e7e4      	b.n	8006d8e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dc4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006dc8:	d026      	beq.n	8006e18 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dca:	f7fd fed5 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
        break;
 8006dce:	e7c2      	b.n	8006d56 <UART_SetConfig+0x16e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dd0:	4668      	mov	r0, sp
 8006dd2:	f7fe ff71 	bl	8005cb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006dd6:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d0eb      	beq.n	8006db4 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ddc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006dde:	4b35      	ldr	r3, [pc, #212]	@ (8006eb4 <UART_SetConfig+0x2cc>)
 8006de0:	6862      	ldr	r2, [r4, #4]
 8006de2:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006de6:	0853      	lsrs	r3, r2, #1
 8006de8:	fbb0 f0f1 	udiv	r0, r0, r1
 8006dec:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006df0:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006df4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006df8:	f1a3 0210 	sub.w	r2, r3, #16
 8006dfc:	428a      	cmp	r2, r1
 8006dfe:	f63f af33 	bhi.w	8006c68 <UART_SetConfig+0x80>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e02:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e06:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006e0a:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e0c:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60cb      	str	r3, [r1, #12]
 8006e12:	e7cf      	b.n	8006db4 <UART_SetConfig+0x1cc>
          pclk = (uint32_t) HSI_VALUE;
 8006e14:	4825      	ldr	r0, [pc, #148]	@ (8006eac <UART_SetConfig+0x2c4>)
 8006e16:	e7ba      	b.n	8006d8e <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e18:	f7fd feae 	bl	8004b78 <HAL_RCC_GetPCLK1Freq>
        break;
 8006e1c:	e7dc      	b.n	8006dd8 <UART_SetConfig+0x1f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e1e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006e22:	d012      	beq.n	8006e4a <UART_SetConfig+0x262>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e24:	f7fd feba 	bl	8004b9c <HAL_RCC_GetPCLK2Freq>
        break;
 8006e28:	e795      	b.n	8006d56 <UART_SetConfig+0x16e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea8 <UART_SetConfig+0x2c0>)
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	0691      	lsls	r1, r2, #26
 8006e30:	f140 808a 	bpl.w	8006f48 <UART_SetConfig+0x360>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	481d      	ldr	r0, [pc, #116]	@ (8006eac <UART_SetConfig+0x2c4>)
 8006e38:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006e3c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006e3e:	e7ce      	b.n	8006dde <UART_SetConfig+0x1f6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e40:	a803      	add	r0, sp, #12
 8006e42:	f7fe ffd3 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006e46:	9804      	ldr	r0, [sp, #16]
        break;
 8006e48:	e7c6      	b.n	8006dd8 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e4a:	f7fd fea7 	bl	8004b9c <HAL_RCC_GetPCLK2Freq>
        break;
 8006e4e:	e7c3      	b.n	8006dd8 <UART_SetConfig+0x1f0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e50:	6898      	ldr	r0, [r3, #8]
 8006e52:	4a0c      	ldr	r2, [pc, #48]	@ (8006e84 <UART_SetConfig+0x29c>)
 8006e54:	4002      	ands	r2, r0
 8006e56:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e58:	4913      	ldr	r1, [pc, #76]	@ (8006ea8 <UART_SetConfig+0x2c0>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e5a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e5e:	f022 020f 	bic.w	r2, r2, #15
 8006e62:	432a      	orrs	r2, r5
 8006e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e66:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8006e68:	f003 0307 	and.w	r3, r3, #7
 8006e6c:	2b05      	cmp	r3, #5
 8006e6e:	f63f aefb 	bhi.w	8006c68 <UART_SetConfig+0x80>
 8006e72:	e8df f003 	tbb	[pc, r3]
 8006e76:	565b      	.short	0x565b
 8006e78:	5e61214d 	.word	0x5e61214d
 8006e7c:	cfff69f3 	.word	0xcfff69f3
 8006e80:	58000c00 	.word	0x58000c00
 8006e84:	11fff4ff 	.word	0x11fff4ff
 8006e88:	40011000 	.word	0x40011000
 8006e8c:	40004400 	.word	0x40004400
 8006e90:	40004800 	.word	0x40004800
 8006e94:	40004c00 	.word	0x40004c00
 8006e98:	40005000 	.word	0x40005000
 8006e9c:	40011400 	.word	0x40011400
 8006ea0:	40007800 	.word	0x40007800
 8006ea4:	40007c00 	.word	0x40007c00
 8006ea8:	58024400 	.word	0x58024400
 8006eac:	03d09000 	.word	0x03d09000
 8006eb0:	003d0900 	.word	0x003d0900
 8006eb4:	080136b0 	.word	0x080136b0
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eb8:	4b24      	ldr	r3, [pc, #144]	@ (8006f4c <UART_SetConfig+0x364>)
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	0690      	lsls	r0, r2, #26
 8006ebe:	d43d      	bmi.n	8006f3c <UART_SetConfig+0x354>
          pclk = (uint32_t) HSI_VALUE;
 8006ec0:	4823      	ldr	r0, [pc, #140]	@ (8006f50 <UART_SetConfig+0x368>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ec2:	4b24      	ldr	r3, [pc, #144]	@ (8006f54 <UART_SetConfig+0x36c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ec4:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ec6:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006eca:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ece:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ed2:	4299      	cmp	r1, r3
 8006ed4:	f63f aec8 	bhi.w	8006c68 <UART_SetConfig+0x80>
 8006ed8:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006edc:	f63f aec4 	bhi.w	8006c68 <UART_SetConfig+0x80>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	f7f9 fa4c 	bl	8000380 <__aeabi_uldivmod>
 8006ee8:	4632      	mov	r2, r6
 8006eea:	0209      	lsls	r1, r1, #8
 8006eec:	0203      	lsls	r3, r0, #8
 8006eee:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006ef2:	0870      	lsrs	r0, r6, #1
 8006ef4:	1818      	adds	r0, r3, r0
 8006ef6:	f04f 0300 	mov.w	r3, #0
 8006efa:	f141 0100 	adc.w	r1, r1, #0
 8006efe:	f7f9 fa3f 	bl	8000380 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f02:	4b15      	ldr	r3, [pc, #84]	@ (8006f58 <UART_SetConfig+0x370>)
 8006f04:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	f63f aead 	bhi.w	8006c68 <UART_SetConfig+0x80>
 8006f0e:	e74f      	b.n	8006db0 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f10:	a803      	add	r0, sp, #12
 8006f12:	f7fe ff6b 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f16:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	f43f af4b 	beq.w	8006db4 <UART_SetConfig+0x1cc>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f1e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006f20:	e7cf      	b.n	8006ec2 <UART_SetConfig+0x2da>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f22:	4668      	mov	r0, sp
 8006f24:	f7fe fec8 	bl	8005cb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f28:	9801      	ldr	r0, [sp, #4]
        break;
 8006f2a:	e7f5      	b.n	8006f18 <UART_SetConfig+0x330>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006f2c:	f7fe feb2 	bl	8005c94 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8006f30:	e7f2      	b.n	8006f18 <UART_SetConfig+0x330>
        pclk = (uint32_t) LSE_VALUE;
 8006f32:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006f36:	e7c4      	b.n	8006ec2 <UART_SetConfig+0x2da>
        pclk = (uint32_t) CSI_VALUE;
 8006f38:	4808      	ldr	r0, [pc, #32]	@ (8006f5c <UART_SetConfig+0x374>)
 8006f3a:	e7c2      	b.n	8006ec2 <UART_SetConfig+0x2da>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4804      	ldr	r0, [pc, #16]	@ (8006f50 <UART_SetConfig+0x368>)
 8006f40:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006f44:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006f46:	e7bc      	b.n	8006ec2 <UART_SetConfig+0x2da>
          pclk = (uint32_t) HSI_VALUE;
 8006f48:	4801      	ldr	r0, [pc, #4]	@ (8006f50 <UART_SetConfig+0x368>)
 8006f4a:	e748      	b.n	8006dde <UART_SetConfig+0x1f6>
 8006f4c:	58024400 	.word	0x58024400
 8006f50:	03d09000 	.word	0x03d09000
 8006f54:	080136b0 	.word	0x080136b0
 8006f58:	000ffcff 	.word	0x000ffcff
 8006f5c:	003d0900 	.word	0x003d0900

08006f60 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f60:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006f62:	071a      	lsls	r2, r3, #28
{
 8006f64:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f66:	d506      	bpl.n	8006f76 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f68:	6801      	ldr	r1, [r0, #0]
 8006f6a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006f6c:	684a      	ldr	r2, [r1, #4]
 8006f6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f72:	4322      	orrs	r2, r4
 8006f74:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f76:	07dc      	lsls	r4, r3, #31
 8006f78:	d506      	bpl.n	8006f88 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f7a:	6801      	ldr	r1, [r0, #0]
 8006f7c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006f7e:	684a      	ldr	r2, [r1, #4]
 8006f80:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006f84:	4322      	orrs	r2, r4
 8006f86:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f88:	0799      	lsls	r1, r3, #30
 8006f8a:	d506      	bpl.n	8006f9a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f8c:	6801      	ldr	r1, [r0, #0]
 8006f8e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006f90:	684a      	ldr	r2, [r1, #4]
 8006f92:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006f96:	4322      	orrs	r2, r4
 8006f98:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f9a:	075a      	lsls	r2, r3, #29
 8006f9c:	d506      	bpl.n	8006fac <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f9e:	6801      	ldr	r1, [r0, #0]
 8006fa0:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006fa2:	684a      	ldr	r2, [r1, #4]
 8006fa4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006fa8:	4322      	orrs	r2, r4
 8006faa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fac:	06dc      	lsls	r4, r3, #27
 8006fae:	d506      	bpl.n	8006fbe <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fb0:	6801      	ldr	r1, [r0, #0]
 8006fb2:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006fb4:	688a      	ldr	r2, [r1, #8]
 8006fb6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006fba:	4322      	orrs	r2, r4
 8006fbc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fbe:	0699      	lsls	r1, r3, #26
 8006fc0:	d506      	bpl.n	8006fd0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fc2:	6801      	ldr	r1, [r0, #0]
 8006fc4:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006fc6:	688a      	ldr	r2, [r1, #8]
 8006fc8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fcc:	4322      	orrs	r2, r4
 8006fce:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fd0:	065a      	lsls	r2, r3, #25
 8006fd2:	d50a      	bpl.n	8006fea <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fd4:	6801      	ldr	r1, [r0, #0]
 8006fd6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006fd8:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fda:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fde:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006fe2:	ea42 0204 	orr.w	r2, r2, r4
 8006fe6:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fe8:	d00b      	beq.n	8007002 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fea:	061b      	lsls	r3, r3, #24
 8006fec:	d506      	bpl.n	8006ffc <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fee:	6802      	ldr	r2, [r0, #0]
 8006ff0:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006ff2:	6853      	ldr	r3, [r2, #4]
 8006ff4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	6053      	str	r3, [r2, #4]
}
 8006ffc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007000:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007002:	684a      	ldr	r2, [r1, #4]
 8007004:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8007006:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800700a:	4322      	orrs	r2, r4
 800700c:	604a      	str	r2, [r1, #4]
 800700e:	e7ec      	b.n	8006fea <UART_AdvFeatureConfig+0x8a>

08007010 <UART_WaitOnFlagUntilTimeout>:
{
 8007010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007014:	9f08      	ldr	r7, [sp, #32]
 8007016:	460d      	mov	r5, r1
 8007018:	4680      	mov	r8, r0
 800701a:	4616      	mov	r6, r2
 800701c:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800701e:	6801      	ldr	r1, [r0, #0]
 8007020:	e001      	b.n	8007026 <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8007022:	1c78      	adds	r0, r7, #1
 8007024:	d10b      	bne.n	800703e <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007026:	69cc      	ldr	r4, [r1, #28]
 8007028:	ea35 0404 	bics.w	r4, r5, r4
 800702c:	bf0c      	ite	eq
 800702e:	2401      	moveq	r4, #1
 8007030:	2400      	movne	r4, #0
 8007032:	42b4      	cmp	r4, r6
 8007034:	d0f5      	beq.n	8007022 <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800703e:	f7fa fdd7 	bl	8001bf0 <HAL_GetTick>
 8007042:	eba0 0009 	sub.w	r0, r0, r9
 8007046:	fab7 f487 	clz	r4, r7
 800704a:	42b8      	cmp	r0, r7
 800704c:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8007050:	d81b      	bhi.n	800708a <UART_WaitOnFlagUntilTimeout+0x7a>
 8007052:	b1d7      	cbz	r7, 800708a <UART_WaitOnFlagUntilTimeout+0x7a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007054:	f8d8 1000 	ldr.w	r1, [r8]
 8007058:	680b      	ldr	r3, [r1, #0]
 800705a:	075a      	lsls	r2, r3, #29
 800705c:	d5e3      	bpl.n	8007026 <UART_WaitOnFlagUntilTimeout+0x16>
 800705e:	2d80      	cmp	r5, #128	@ 0x80
 8007060:	d0e1      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0x16>
 8007062:	2d40      	cmp	r5, #64	@ 0x40
 8007064:	d0df      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007066:	69cb      	ldr	r3, [r1, #28]
 8007068:	f013 0a08 	ands.w	sl, r3, #8
 800706c:	d10f      	bne.n	800708e <UART_WaitOnFlagUntilTimeout+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800706e:	69ca      	ldr	r2, [r1, #28]
 8007070:	0513      	lsls	r3, r2, #20
 8007072:	d5d8      	bpl.n	8007026 <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007074:	f44f 6200 	mov.w	r2, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8007078:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800707a:	620a      	str	r2, [r1, #32]
          UART_EndRxTransfer(huart);
 800707c:	f7ff f904 	bl	8006288 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007080:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 8007082:	f888 a084 	strb.w	sl, [r8, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007086:	f8c8 2090 	str.w	r2, [r8, #144]	@ 0x90
        return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e7d4      	b.n	8007038 <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800708e:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8007090:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007092:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8007094:	f7ff f8f8 	bl	8006288 <UART_EndRxTransfer>
          return HAL_ERROR;
 8007098:	2301      	movs	r3, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800709a:	f8c8 5090 	str.w	r5, [r8, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800709e:	f888 4084 	strb.w	r4, [r8, #132]	@ 0x84
          return HAL_ERROR;
 80070a2:	e7c9      	b.n	8007038 <UART_WaitOnFlagUntilTimeout+0x28>

080070a4 <HAL_UART_Transmit>:
{
 80070a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a8:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80070aa:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80070ae:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_READY)
 80070b0:	2b20      	cmp	r3, #32
 80070b2:	d13b      	bne.n	800712c <HAL_UART_Transmit+0x88>
    if ((pData == NULL) || (Size == 0U))
 80070b4:	460d      	mov	r5, r1
 80070b6:	b3a9      	cbz	r1, 8007124 <HAL_UART_Transmit+0x80>
 80070b8:	fab2 f882 	clz	r8, r2
 80070bc:	4617      	mov	r7, r2
 80070be:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80070c2:	b37a      	cbz	r2, 8007124 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070c4:	2321      	movs	r3, #33	@ 0x21
 80070c6:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c8:	f8c0 8090 	str.w	r8, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070cc:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 80070d0:	f7fa fd8e 	bl	8001bf0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070d4:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80070d6:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80070de:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    tickstart = HAL_GetTick();
 80070e2:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070e4:	d109      	bne.n	80070fa <HAL_UART_Transmit+0x56>
 80070e6:	e03b      	b.n	8007160 <HAL_UART_Transmit+0xbc>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070e8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80070ec:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 80070ee:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 80070f2:	3a01      	subs	r2, #1
 80070f4:	b292      	uxth	r2, r2
 80070f6:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80070fa:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80070fe:	b29b      	uxth	r3, r3
 8007100:	b1fb      	cbz	r3, 8007142 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007102:	463b      	mov	r3, r7
 8007104:	2200      	movs	r2, #0
 8007106:	2180      	movs	r1, #128	@ 0x80
 8007108:	4620      	mov	r0, r4
 800710a:	9600      	str	r6, [sp, #0]
 800710c:	f7ff ff80 	bl	8007010 <UART_WaitOnFlagUntilTimeout>
 8007110:	b980      	cbnz	r0, 8007134 <HAL_UART_Transmit+0x90>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007112:	6823      	ldr	r3, [r4, #0]
      if (pdata8bits == NULL)
 8007114:	2d00      	cmp	r5, #0
 8007116:	d1e7      	bne.n	80070e8 <HAL_UART_Transmit+0x44>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007118:	f838 2b02 	ldrh.w	r2, [r8], #2
 800711c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007120:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007122:	e7e4      	b.n	80070ee <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8007124:	2001      	movs	r0, #1
}
 8007126:	b002      	add	sp, #8
 8007128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800712c:	2002      	movs	r0, #2
}
 800712e:	b002      	add	sp, #8
 8007130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->gState = HAL_UART_STATE_READY;
 8007134:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8007136:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8007138:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 800713c:	b002      	add	sp, #8
 800713e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007142:	463b      	mov	r3, r7
 8007144:	2200      	movs	r2, #0
 8007146:	2140      	movs	r1, #64	@ 0x40
 8007148:	4620      	mov	r0, r4
 800714a:	9600      	str	r6, [sp, #0]
 800714c:	f7ff ff60 	bl	8007010 <UART_WaitOnFlagUntilTimeout>
 8007150:	2800      	cmp	r0, #0
 8007152:	d1ef      	bne.n	8007134 <HAL_UART_Transmit+0x90>
    huart->gState = HAL_UART_STATE_READY;
 8007154:	2320      	movs	r3, #32
 8007156:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 800715a:	b002      	add	sp, #8
 800715c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007160:	6923      	ldr	r3, [r4, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1c9      	bne.n	80070fa <HAL_UART_Transmit+0x56>
 8007166:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8007168:	461d      	mov	r5, r3
 800716a:	e7c6      	b.n	80070fa <HAL_UART_Transmit+0x56>

0800716c <UART_CheckIdleState>:
{
 800716c:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716e:	2600      	movs	r6, #0
{
 8007170:	4604      	mov	r4, r0
 8007172:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007174:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8007178:	f7fa fd3a 	bl	8001bf0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800717c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800717e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	0712      	lsls	r2, r2, #28
 8007184:	d410      	bmi.n	80071a8 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	075b      	lsls	r3, r3, #29
 800718a:	d427      	bmi.n	80071dc <UART_CheckIdleState+0x70>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800718c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800718e:	2220      	movs	r2, #32
  return HAL_OK;
 8007190:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8007192:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007196:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800719a:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800719c:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 800719e:	2300      	movs	r3, #0
 80071a0:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80071a4:	b002      	add	sp, #8
 80071a6:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071a8:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 80071ac:	4603      	mov	r3, r0
 80071ae:	4632      	mov	r2, r6
 80071b0:	4620      	mov	r0, r4
 80071b2:	9100      	str	r1, [sp, #0]
 80071b4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071b8:	f7ff ff2a 	bl	8007010 <UART_WaitOnFlagUntilTimeout>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	2800      	cmp	r0, #0
 80071c0:	d0e1      	beq.n	8007186 <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c2:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80071c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ca:	e843 2100 	strex	r1, r2, [r3]
 80071ce:	2900      	cmp	r1, #0
 80071d0:	d1f7      	bne.n	80071c2 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 80071d2:	2320      	movs	r3, #32
 80071d4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80071d8:	2003      	movs	r0, #3
 80071da:	e7e0      	b.n	800719e <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071dc:	f06f 407e 	mvn.w	r0, #4261412864	@ 0xfe000000
 80071e0:	462b      	mov	r3, r5
 80071e2:	2200      	movs	r2, #0
 80071e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80071e8:	9000      	str	r0, [sp, #0]
 80071ea:	4620      	mov	r0, r4
 80071ec:	f7ff ff10 	bl	8007010 <UART_WaitOnFlagUntilTimeout>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	d0cb      	beq.n	800718c <UART_CheckIdleState+0x20>
 80071f4:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f6:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071fa:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fe:	e843 2100 	strex	r1, r2, [r3]
 8007202:	2900      	cmp	r1, #0
 8007204:	d1f7      	bne.n	80071f6 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007206:	f103 0208 	add.w	r2, r3, #8
 800720a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800720e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007212:	f103 0008 	add.w	r0, r3, #8
 8007216:	e840 2100 	strex	r1, r2, [r0]
 800721a:	2900      	cmp	r1, #0
 800721c:	d1f3      	bne.n	8007206 <UART_CheckIdleState+0x9a>
      huart->RxState = HAL_UART_STATE_READY;
 800721e:	2320      	movs	r3, #32
 8007220:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8007224:	e7d8      	b.n	80071d8 <UART_CheckIdleState+0x6c>
 8007226:	bf00      	nop

08007228 <HAL_UART_Init>:
  if (huart == NULL)
 8007228:	b380      	cbz	r0, 800728c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800722a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800722e:	b510      	push	{r4, lr}
 8007230:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007232:	b333      	cbz	r3, 8007282 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8007234:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007236:	2324      	movs	r3, #36	@ 0x24
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007238:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 800723a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800723e:	6813      	ldr	r3, [r2, #0]
 8007240:	f023 0301 	bic.w	r3, r3, #1
 8007244:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007246:	b9c1      	cbnz	r1, 800727a <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007248:	4620      	mov	r0, r4
 800724a:	f7ff fccd 	bl	8006be8 <UART_SetConfig>
 800724e:	2801      	cmp	r0, #1
 8007250:	d011      	beq.n	8007276 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007252:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8007254:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800725c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800725e:	689a      	ldr	r2, [r3, #8]
 8007260:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007264:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	f042 0201 	orr.w	r2, r2, #1
}
 800726c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8007270:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8007272:	f7ff bf7b 	b.w	800716c <UART_CheckIdleState>
}
 8007276:	2001      	movs	r0, #1
 8007278:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800727a:	4620      	mov	r0, r4
 800727c:	f7ff fe70 	bl	8006f60 <UART_AdvFeatureConfig>
 8007280:	e7e2      	b.n	8007248 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8007282:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8007286:	f7fa f953 	bl	8001530 <HAL_UART_MspInit>
 800728a:	e7d3      	b.n	8007234 <HAL_UART_Init+0xc>
}
 800728c:	2001      	movs	r0, #1
 800728e:	4770      	bx	lr

08007290 <UART_Start_Receive_IT>:
{
 8007290:	b430      	push	{r4, r5}
  UART_MASK_COMPUTATION(huart);
 8007292:	6884      	ldr	r4, [r0, #8]
  huart->RxISR       = NULL;
 8007294:	2300      	movs	r3, #0
  huart->pRxBuffPtr  = pData;
 8007296:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8007298:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
  huart->RxXferSize  = Size;
 800729c:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80072a0:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80072a4:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 80072a6:	d04f      	beq.n	8007348 <UART_Start_Receive_IT+0xb8>
 80072a8:	bb84      	cbnz	r4, 800730c <UART_Start_Receive_IT+0x7c>
 80072aa:	6903      	ldr	r3, [r0, #16]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	bf14      	ite	ne
 80072b0:	237f      	movne	r3, #127	@ 0x7f
 80072b2:	23ff      	moveq	r3, #255	@ 0xff
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072b4:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072b6:	2422      	movs	r4, #34	@ 0x22
  UART_MASK_COMPUTATION(huart);
 80072b8:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072bc:	f8c0 1090 	str.w	r1, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072c0:	6801      	ldr	r1, [r0, #0]
 80072c2:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c6:	f101 0308 	add.w	r3, r1, #8
 80072ca:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ce:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d2:	f101 0508 	add.w	r5, r1, #8
 80072d6:	e845 3400 	strex	r4, r3, [r5]
 80072da:	2c00      	cmp	r4, #0
 80072dc:	d1f3      	bne.n	80072c6 <UART_Start_Receive_IT+0x36>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80072de:	6e43      	ldr	r3, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072e0:	6885      	ldr	r5, [r0, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80072e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072e6:	6904      	ldr	r4, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80072e8:	d035      	beq.n	8007356 <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072ea:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80072ee:	d016      	beq.n	800731e <UART_Start_Receive_IT+0x8e>
 80072f0:	4b32      	ldr	r3, [pc, #200]	@ (80073bc <UART_Start_Receive_IT+0x12c>)
 80072f2:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80072f4:	b1bc      	cbz	r4, 8007326 <UART_Start_Receive_IT+0x96>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80072fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fe:	e841 3200 	strex	r2, r3, [r1]
 8007302:	2a00      	cmp	r2, #0
 8007304:	d1f7      	bne.n	80072f6 <UART_Start_Receive_IT+0x66>
}
 8007306:	2000      	movs	r0, #0
 8007308:	bc30      	pop	{r4, r5}
 800730a:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 800730c:	f1b4 5f80 	cmp.w	r4, #268435456	@ 0x10000000
 8007310:	d1d0      	bne.n	80072b4 <UART_Start_Receive_IT+0x24>
 8007312:	6903      	ldr	r3, [r0, #16]
 8007314:	2b00      	cmp	r3, #0
 8007316:	bf14      	ite	ne
 8007318:	233f      	movne	r3, #63	@ 0x3f
 800731a:	237f      	moveq	r3, #127	@ 0x7f
 800731c:	e7ca      	b.n	80072b4 <UART_Start_Receive_IT+0x24>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800731e:	2c00      	cmp	r4, #0
 8007320:	d146      	bne.n	80073b0 <UART_Start_Receive_IT+0x120>
 8007322:	4b27      	ldr	r3, [pc, #156]	@ (80073c0 <UART_Start_Receive_IT+0x130>)
 8007324:	6743      	str	r3, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007326:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800732a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732e:	e841 3200 	strex	r2, r3, [r1]
 8007332:	2a00      	cmp	r2, #0
 8007334:	d0e7      	beq.n	8007306 <UART_Start_Receive_IT+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007336:	e851 3f00 	ldrex	r3, [r1]
 800733a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	e841 3200 	strex	r2, r3, [r1]
 8007342:	2a00      	cmp	r2, #0
 8007344:	d1ef      	bne.n	8007326 <UART_Start_Receive_IT+0x96>
 8007346:	e7de      	b.n	8007306 <UART_Start_Receive_IT+0x76>
  UART_MASK_COMPUTATION(huart);
 8007348:	6901      	ldr	r1, [r0, #16]
 800734a:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800734e:	2900      	cmp	r1, #0
 8007350:	bf18      	it	ne
 8007352:	23ff      	movne	r3, #255	@ 0xff
 8007354:	e7ae      	b.n	80072b4 <UART_Start_Receive_IT+0x24>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007356:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 800735a:	4293      	cmp	r3, r2
 800735c:	d8c5      	bhi.n	80072ea <UART_Start_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800735e:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8007362:	d011      	beq.n	8007388 <UART_Start_Receive_IT+0xf8>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007364:	4b17      	ldr	r3, [pc, #92]	@ (80073c4 <UART_Start_Receive_IT+0x134>)
 8007366:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007368:	b98c      	cbnz	r4, 800738e <UART_Start_Receive_IT+0xfe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736a:	f101 0308 	add.w	r3, r1, #8
 800736e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007376:	f101 0008 	add.w	r0, r1, #8
 800737a:	e840 3200 	strex	r2, r3, [r0]
 800737e:	2a00      	cmp	r2, #0
 8007380:	d1f3      	bne.n	800736a <UART_Start_Receive_IT+0xda>
}
 8007382:	2000      	movs	r0, #0
 8007384:	bc30      	pop	{r4, r5}
 8007386:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007388:	b1ac      	cbz	r4, 80073b6 <UART_Start_Receive_IT+0x126>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800738a:	4b0e      	ldr	r3, [pc, #56]	@ (80073c4 <UART_Start_Receive_IT+0x134>)
 800738c:	6743      	str	r3, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	e851 3f00 	ldrex	r3, [r1]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	e841 3200 	strex	r2, r3, [r1]
 800739a:	2a00      	cmp	r2, #0
 800739c:	d0e5      	beq.n	800736a <UART_Start_Receive_IT+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739e:	e851 3f00 	ldrex	r3, [r1]
 80073a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a6:	e841 3200 	strex	r2, r3, [r1]
 80073aa:	2a00      	cmp	r2, #0
 80073ac:	d1ef      	bne.n	800738e <UART_Start_Receive_IT+0xfe>
 80073ae:	e7dc      	b.n	800736a <UART_Start_Receive_IT+0xda>
 80073b0:	4b02      	ldr	r3, [pc, #8]	@ (80073bc <UART_Start_Receive_IT+0x12c>)
 80073b2:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80073b4:	e79f      	b.n	80072f6 <UART_Start_Receive_IT+0x66>
 80073b6:	4b04      	ldr	r3, [pc, #16]	@ (80073c8 <UART_Start_Receive_IT+0x138>)
 80073b8:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80073ba:	e7d6      	b.n	800736a <UART_Start_Receive_IT+0xda>
 80073bc:	08006669 	.word	0x08006669
 80073c0:	08006745 	.word	0x08006745
 80073c4:	08006819 	.word	0x08006819
 80073c8:	08006a01 	.word	0x08006a01

080073cc <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80073cc:	6803      	ldr	r3, [r0, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073ce:	4a0e      	ldr	r2, [pc, #56]	@ (8007408 <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80073d0:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80073d2:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073d4:	f3c1 6142 	ubfx	r1, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80073d8:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073dc:	5c53      	ldrb	r3, [r2, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073de:	f812 200c 	ldrb.w	r2, [r2, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073e2:	011b      	lsls	r3, r3, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073e4:	0112      	lsls	r2, r2, #4
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 80073e6:	b410      	push	{r4}
                               (uint16_t)denominator[tx_fifo_threshold];
 80073e8:	4c08      	ldr	r4, [pc, #32]	@ (800740c <UARTEx_SetNbDataToProcess.part.0+0x40>)
 80073ea:	f814 c00c 	ldrb.w	ip, [r4, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 80073ee:	5c61      	ldrb	r1, [r4, r1]
  }
}
 80073f0:	f85d 4b04 	ldr.w	r4, [sp], #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073f4:	fbb2 f2fc 	udiv	r2, r2, ip
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073f8:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80073fc:	f8a0 206a 	strh.w	r2, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007400:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
}
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	080136d0 	.word	0x080136d0
 800740c:	080136c8 	.word	0x080136c8

08007410 <HAL_UARTEx_WakeupCallback>:
}
 8007410:	4770      	bx	lr
 8007412:	bf00      	nop

08007414 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop

08007418 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop

0800741c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800741c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8007420:	2a01      	cmp	r2, #1
 8007422:	d017      	beq.n	8007454 <HAL_UARTEx_DisableFifoMode+0x38>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007424:	6802      	ldr	r2, [r0, #0]
 8007426:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8007428:	2024      	movs	r0, #36	@ 0x24
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800742a:	2100      	movs	r1, #0
{
 800742c:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800742e:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  huart->gState = HAL_UART_STATE_READY;
 8007432:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007434:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8007436:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007438:	f020 5000 	bic.w	r0, r0, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 800743c:	f024 0401 	bic.w	r4, r4, #1
 8007440:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007442:	6659      	str	r1, [r3, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007444:	6010      	str	r0, [r2, #0]
  return HAL_OK;
 8007446:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007448:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800744c:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 8007450:	bc30      	pop	{r4, r5}
 8007452:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007454:	2002      	movs	r0, #2
}
 8007456:	4770      	bx	lr

08007458 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 8007458:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800745c:	2b01      	cmp	r3, #1
 800745e:	d020      	beq.n	80074a2 <HAL_UARTEx_SetTxFifoThreshold+0x4a>
  huart->gState = HAL_UART_STATE_BUSY;
 8007460:	2324      	movs	r3, #36	@ 0x24
{
 8007462:	b570      	push	{r4, r5, r6, lr}
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007464:	6805      	ldr	r5, [r0, #0]
 8007466:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8007468:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800746c:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800746e:	682b      	ldr	r3, [r5, #0]
 8007470:	f023 0301 	bic.w	r3, r3, #1
 8007474:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007476:	68ab      	ldr	r3, [r5, #8]
 8007478:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800747c:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800747e:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007480:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007482:	b153      	cbz	r3, 800749a <HAL_UARTEx_SetTxFifoThreshold+0x42>
 8007484:	f7ff ffa2 	bl	80073cc <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 8007488:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800748a:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800748c:	602e      	str	r6, [r5, #0]
  return HAL_OK;
 800748e:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8007490:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007494:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007498:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800749a:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800749e:	6683      	str	r3, [r0, #104]	@ 0x68
 80074a0:	e7f2      	b.n	8007488 <HAL_UARTEx_SetTxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 80074a2:	2002      	movs	r0, #2
}
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop

080074a8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80074a8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d020      	beq.n	80074f2 <HAL_UARTEx_SetRxFifoThreshold+0x4a>
  huart->gState = HAL_UART_STATE_BUSY;
 80074b0:	2324      	movs	r3, #36	@ 0x24
{
 80074b2:	b570      	push	{r4, r5, r6, lr}
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074b4:	6805      	ldr	r5, [r0, #0]
 80074b6:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 80074b8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074bc:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80074be:	682b      	ldr	r3, [r5, #0]
 80074c0:	f023 0301 	bic.w	r3, r3, #1
 80074c4:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80074c6:	68ab      	ldr	r3, [r5, #8]
 80074c8:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80074cc:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074ce:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80074d0:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074d2:	b153      	cbz	r3, 80074ea <HAL_UARTEx_SetRxFifoThreshold+0x42>
 80074d4:	f7ff ff7a 	bl	80073cc <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 80074d8:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80074da:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074dc:	602e      	str	r6, [r5, #0]
  return HAL_OK;
 80074de:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80074e0:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80074e4:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80074e8:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 80074ea:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80074ee:	6683      	str	r3, [r0, #104]	@ 0x68
 80074f0:	e7f2      	b.n	80074d8 <HAL_UARTEx_SetRxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 80074f2:	2002      	movs	r0, #2
}
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop

080074f8 <HAL_UARTEx_ReceiveToIdle_IT>:
{
 80074f8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80074fa:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
 80074fe:	2e20      	cmp	r6, #32
 8007500:	d10f      	bne.n	8007522 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    if ((pData == NULL) || (Size == 0U))
 8007502:	b161      	cbz	r1, 800751e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007504:	fab2 f582 	clz	r5, r2
 8007508:	096d      	lsrs	r5, r5, #5
 800750a:	b142      	cbz	r2, 800751e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800750c:	2301      	movs	r3, #1
 800750e:	4604      	mov	r4, r0
 8007510:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007512:	6705      	str	r5, [r0, #112]	@ 0x70
    (void)UART_Start_Receive_IT(huart, pData, Size);
 8007514:	f7ff febc 	bl	8007290 <UART_Start_Receive_IT>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007518:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800751a:	2b01      	cmp	r3, #1
 800751c:	d003      	beq.n	8007526 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
      return HAL_ERROR;
 800751e:	2001      	movs	r0, #1
}
 8007520:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8007522:	2002      	movs	r0, #2
}
 8007524:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007526:	6822      	ldr	r2, [r4, #0]
 8007528:	2310      	movs	r3, #16
 800752a:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752c:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007530:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007534:	e842 3100 	strex	r1, r3, [r2]
 8007538:	2900      	cmp	r1, #0
 800753a:	d1f7      	bne.n	800752c <HAL_UARTEx_ReceiveToIdle_IT+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 800753c:	2000      	movs	r0, #0
}
 800753e:	bd70      	pop	{r4, r5, r6, pc}

08007540 <ethernet_link_status_updated>:
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop

08007544 <MX_LWIP_Init>:
{
 8007544:	b5f0      	push	{r4, r5, r6, r7, lr}
  IP_ADDRESS[0] = 192;
 8007546:	4b24      	ldr	r3, [pc, #144]	@ (80075d8 <MX_LWIP_Init+0x94>)
	tcpip_init(tcpip_init_done, arg);
 8007548:	2100      	movs	r1, #0
  IP_ADDRESS[0] = 192;
 800754a:	4f24      	ldr	r7, [pc, #144]	@ (80075dc <MX_LWIP_Init+0x98>)
{
 800754c:	b085      	sub	sp, #20
  NETMASK_ADDRESS[0] = 255;
 800754e:	4e24      	ldr	r6, [pc, #144]	@ (80075e0 <MX_LWIP_Init+0x9c>)
	tcpip_init(tcpip_init_done, arg);
 8007550:	4608      	mov	r0, r1
  IP_ADDRESS[0] = 192;
 8007552:	603b      	str	r3, [r7, #0]
  NETMASK_ADDRESS[0] = 255;
 8007554:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
  GATEWAY_ADDRESS[0] = 192;
 8007558:	4d22      	ldr	r5, [pc, #136]	@ (80075e4 <MX_LWIP_Init+0xa0>)
  NETMASK_ADDRESS[0] = 255;
 800755a:	6033      	str	r3, [r6, #0]
  GATEWAY_ADDRESS[0] = 192;
 800755c:	f503 4328 	add.w	r3, r3, #43008	@ 0xa800
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007560:	4c21      	ldr	r4, [pc, #132]	@ (80075e8 <MX_LWIP_Init+0xa4>)
  GATEWAY_ADDRESS[0] = 192;
 8007562:	33c1      	adds	r3, #193	@ 0xc1
 8007564:	602b      	str	r3, [r5, #0]
	tcpip_init(tcpip_init_done, arg);
 8007566:	f003 f82f 	bl	800a5c8 <tcpip_init>
	LOCK_TCPIP_CORE();
 800756a:	f000 fb23 	bl	8007bb4 <sys_lock_tcpip_core>
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800756e:	683a      	ldr	r2, [r7, #0]
 8007570:	491e      	ldr	r1, [pc, #120]	@ (80075ec <MX_LWIP_Init+0xa8>)
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007572:	6833      	ldr	r3, [r6, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007574:	2600      	movs	r6, #0
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007576:	600a      	str	r2, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007578:	4a1d      	ldr	r2, [pc, #116]	@ (80075f0 <MX_LWIP_Init+0xac>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800757a:	6828      	ldr	r0, [r5, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800757c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800757e:	4b1d      	ldr	r3, [pc, #116]	@ (80075f4 <MX_LWIP_Init+0xb0>)
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007580:	4d1d      	ldr	r5, [pc, #116]	@ (80075f8 <MX_LWIP_Init+0xb4>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007582:	6018      	str	r0, [r3, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007584:	481d      	ldr	r0, [pc, #116]	@ (80075fc <MX_LWIP_Init+0xb8>)
 8007586:	9600      	str	r6, [sp, #0]
 8007588:	9002      	str	r0, [sp, #8]
 800758a:	481d      	ldr	r0, [pc, #116]	@ (8007600 <MX_LWIP_Init+0xbc>)
 800758c:	9001      	str	r0, [sp, #4]
 800758e:	4620      	mov	r0, r4
 8007590:	f003 fcd2 	bl	800af38 <netif_add>
  netif_set_default(&gnetif);
 8007594:	4620      	mov	r0, r4
 8007596:	f003 fd81 	bl	800b09c <netif_set_default>
  netif_set_up(&gnetif);
 800759a:	4620      	mov	r0, r4
 800759c:	f003 fd88 	bl	800b0b0 <netif_set_up>
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80075a0:	4620      	mov	r0, r4
 80075a2:	4918      	ldr	r1, [pc, #96]	@ (8007604 <MX_LWIP_Init+0xc0>)
 80075a4:	f003 fe18 	bl	800b1d8 <netif_set_link_callback>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80075a8:	4631      	mov	r1, r6
 80075aa:	2220      	movs	r2, #32
 80075ac:	4628      	mov	r0, r5
 80075ae:	f00a fd7a 	bl	80120a6 <memset>
  attributes.name = "EthLink";
 80075b2:	4b15      	ldr	r3, [pc, #84]	@ (8007608 <MX_LWIP_Init+0xc4>)
 80075b4:	1f2a      	subs	r2, r5, #4
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80075b6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  attributes.name = "EthLink";
 80075ba:	f845 3c04 	str.w	r3, [r5, #-4]
  attributes.priority = osPriorityBelowNormal;
 80075be:	2310      	movs	r3, #16
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 80075c0:	4621      	mov	r1, r4
  attributes.priority = osPriorityBelowNormal;
 80075c2:	e9c2 0305 	strd	r0, r3, [r2, #20]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 80075c6:	4811      	ldr	r0, [pc, #68]	@ (800760c <MX_LWIP_Init+0xc8>)
 80075c8:	f000 fbf6 	bl	8007db8 <osThreadNew>
}
 80075cc:	b005      	add	sp, #20
 80075ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  UNLOCK_TCPIP_CORE();
 80075d2:	f000 bb6d 	b.w	8007cb0 <sys_unlock_tcpip_core>
 80075d6:	bf00      	nop
 80075d8:	0a00a8c0 	.word	0x0a00a8c0
 80075dc:	24000320 	.word	0x24000320
 80075e0:	2400031c 	.word	0x2400031c
 80075e4:	24000318 	.word	0x24000318
 80075e8:	24000330 	.word	0x24000330
 80075ec:	2400032c 	.word	0x2400032c
 80075f0:	24000328 	.word	0x24000328
 80075f4:	24000324 	.word	0x24000324
 80075f8:	240002f8 	.word	0x240002f8
 80075fc:	0800a54d 	.word	0x0800a54d
 8007600:	080077d5 	.word	0x080077d5
 8007604:	08007541 	.word	0x08007541
 8007608:	080136d8 	.word	0x080136d8
 800760c:	08007bd1 	.word	0x08007bd1

08007610 <ETH_PHY_IO_DeInit>:
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
  return 0;
}
 8007610:	2000      	movs	r0, #0
 8007612:	4770      	bx	lr

08007614 <low_level_output>:
{
 8007614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007616:	b08d      	sub	sp, #52	@ 0x34
 8007618:	460c      	mov	r4, r1
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800761a:	2230      	movs	r2, #48	@ 0x30
 800761c:	2100      	movs	r1, #0
 800761e:	4668      	mov	r0, sp
 8007620:	f00a fd41 	bl	80120a6 <memset>
  for(q = p; q != NULL; q = q->next)
 8007624:	b1fc      	cbz	r4, 8007666 <low_level_output+0x52>
 8007626:	466b      	mov	r3, sp
 8007628:	4622      	mov	r2, r4
  uint32_t i = 0U;
 800762a:	2000      	movs	r0, #0
    Txbuffer[i].len = q->len;
 800762c:	8951      	ldrh	r1, [r2, #10]
    Txbuffer[i].buffer = q->payload;
 800762e:	6855      	ldr	r5, [r2, #4]
    if(q->next == NULL)
 8007630:	6812      	ldr	r2, [r2, #0]
    Txbuffer[i].len = q->len;
 8007632:	e9c3 5100 	strd	r5, r1, [r3]
    if(i>0)
 8007636:	b918      	cbnz	r0, 8007640 <low_level_output+0x2c>
    if(i >= ETH_TX_DESC_CNT)
 8007638:	330c      	adds	r3, #12
    if(q->next == NULL)
 800763a:	b162      	cbz	r2, 8007656 <low_level_output+0x42>
    i++;
 800763c:	2001      	movs	r0, #1
 800763e:	e7f5      	b.n	800762c <low_level_output+0x18>
      Txbuffer[i-1].next = &Txbuffer[i];
 8007640:	f843 3c04 	str.w	r3, [r3, #-4]
    if(q->next == NULL)
 8007644:	b13a      	cbz	r2, 8007656 <low_level_output+0x42>
    i++;
 8007646:	3001      	adds	r0, #1
    if(i >= ETH_TX_DESC_CNT)
 8007648:	330c      	adds	r3, #12
 800764a:	2804      	cmp	r0, #4
 800764c:	d1ee      	bne.n	800762c <low_level_output+0x18>
      return ERR_IF;
 800764e:	f06f 000b 	mvn.w	r0, #11
}
 8007652:	b00d      	add	sp, #52	@ 0x34
 8007654:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Txbuffer[i].next = NULL;
 8007656:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800765a:	aa0c      	add	r2, sp, #48	@ 0x30
 800765c:	2300      	movs	r3, #0
 800765e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8007662:	f840 3c28 	str.w	r3, [r0, #-40]
  TxConfig.Length = p->tot_len;
 8007666:	8923      	ldrh	r3, [r4, #8]
  pbuf_ref(p);
 8007668:	4620      	mov	r0, r4
  TxConfig.Length = p->tot_len;
 800766a:	4e10      	ldr	r6, [pc, #64]	@ (80076ac <low_level_output+0x98>)
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800766c:	4d10      	ldr	r5, [pc, #64]	@ (80076b0 <low_level_output+0x9c>)
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800766e:	4f11      	ldr	r7, [pc, #68]	@ (80076b4 <low_level_output+0xa0>)
  TxConfig.Length = p->tot_len;
 8007670:	6073      	str	r3, [r6, #4]
  TxConfig.TxBuffer = Txbuffer;
 8007672:	f8c6 d008 	str.w	sp, [r6, #8]
  TxConfig.pData = p;
 8007676:	6374      	str	r4, [r6, #52]	@ 0x34
  pbuf_ref(p);
 8007678:	f004 f838 	bl	800b6ec <pbuf_ref>
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800767c:	4631      	mov	r1, r6
 800767e:	4628      	mov	r0, r5
 8007680:	f7fb ffec 	bl	800365c <HAL_ETH_Transmit_IT>
 8007684:	2800      	cmp	r0, #0
 8007686:	d0e4      	beq.n	8007652 <low_level_output+0x3e>
      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007688:	4628      	mov	r0, r5
 800768a:	f7fc fc13 	bl	8003eb4 <HAL_ETH_GetError>
 800768e:	0783      	lsls	r3, r0, #30
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007690:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007694:	d506      	bpl.n	80076a4 <low_level_output+0x90>
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007696:	6838      	ldr	r0, [r7, #0]
 8007698:	f000 fcb4 	bl	8008004 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800769c:	4628      	mov	r0, r5
 800769e:	f7fc f897 	bl	80037d0 <HAL_ETH_ReleaseTxPacket>
  }while(errval == ERR_BUF);
 80076a2:	e7eb      	b.n	800767c <low_level_output+0x68>
        pbuf_free(p);
 80076a4:	4620      	mov	r0, r4
 80076a6:	f003 fea9 	bl	800b3fc <pbuf_free>
  }while(errval == ERR_BUF);
 80076aa:	e7d0      	b.n	800764e <low_level_output+0x3a>
 80076ac:	2400038c 	.word	0x2400038c
 80076b0:	240003c4 	.word	0x240003c4
 80076b4:	24000474 	.word	0x24000474

080076b8 <ETH_PHY_IO_GetTick>:
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
  return HAL_GetTick();
 80076b8:	f7fa ba9a 	b.w	8001bf0 <HAL_GetTick>

080076bc <ETH_PHY_IO_Init>:
  HAL_ETH_SetMDIOClockRange(&heth);
 80076bc:	4802      	ldr	r0, [pc, #8]	@ (80076c8 <ETH_PHY_IO_Init+0xc>)
{
 80076be:	b508      	push	{r3, lr}
  HAL_ETH_SetMDIOClockRange(&heth);
 80076c0:	f7fc fa98 	bl	8003bf4 <HAL_ETH_SetMDIOClockRange>
}
 80076c4:	2000      	movs	r0, #0
 80076c6:	bd08      	pop	{r3, pc}
 80076c8:	240003c4 	.word	0x240003c4

080076cc <ETH_PHY_IO_ReadReg>:
{
 80076cc:	4684      	mov	ip, r0
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80076ce:	4806      	ldr	r0, [pc, #24]	@ (80076e8 <ETH_PHY_IO_ReadReg+0x1c>)
{
 80076d0:	b508      	push	{r3, lr}
 80076d2:	4613      	mov	r3, r2
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80076d4:	460a      	mov	r2, r1
 80076d6:	4661      	mov	r1, ip
 80076d8:	f7fc f954 	bl	8003984 <HAL_ETH_ReadPHYRegister>
 80076dc:	3800      	subs	r0, #0
 80076de:	bf18      	it	ne
 80076e0:	2001      	movne	r0, #1
}
 80076e2:	4240      	negs	r0, r0
 80076e4:	bd08      	pop	{r3, pc}
 80076e6:	bf00      	nop
 80076e8:	240003c4 	.word	0x240003c4

080076ec <ETH_PHY_IO_WriteReg>:
{
 80076ec:	4684      	mov	ip, r0
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80076ee:	4806      	ldr	r0, [pc, #24]	@ (8007708 <ETH_PHY_IO_WriteReg+0x1c>)
{
 80076f0:	b508      	push	{r3, lr}
 80076f2:	4613      	mov	r3, r2
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80076f4:	460a      	mov	r2, r1
 80076f6:	4661      	mov	r1, ip
 80076f8:	f7fc f972 	bl	80039e0 <HAL_ETH_WritePHYRegister>
 80076fc:	3800      	subs	r0, #0
 80076fe:	bf18      	it	ne
 8007700:	2001      	movne	r0, #1
}
 8007702:	4240      	negs	r0, r0
 8007704:	bd08      	pop	{r3, pc}
 8007706:	bf00      	nop
 8007708:	240003c4 	.word	0x240003c4

0800770c <pbuf_free_custom>:
{
 800770c:	4601      	mov	r1, r0
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800770e:	4808      	ldr	r0, [pc, #32]	@ (8007730 <pbuf_free_custom+0x24>)
{
 8007710:	b508      	push	{r3, lr}
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8007712:	f003 fb3d 	bl	800ad90 <memp_free_pool>
  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007716:	4b07      	ldr	r3, [pc, #28]	@ (8007734 <pbuf_free_custom+0x28>)
 8007718:	781a      	ldrb	r2, [r3, #0]
 800771a:	2a01      	cmp	r2, #1
 800771c:	d000      	beq.n	8007720 <pbuf_free_custom+0x14>
}
 800771e:	bd08      	pop	{r3, pc}
    osSemaphoreRelease(RxPktSemaphore);
 8007720:	4905      	ldr	r1, [pc, #20]	@ (8007738 <pbuf_free_custom+0x2c>)
    RxAllocStatus = RX_ALLOC_OK;
 8007722:	2200      	movs	r2, #0
    osSemaphoreRelease(RxPktSemaphore);
 8007724:	6808      	ldr	r0, [r1, #0]
    RxAllocStatus = RX_ALLOC_OK;
 8007726:	701a      	strb	r2, [r3, #0]
}
 8007728:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    osSemaphoreRelease(RxPktSemaphore);
 800772c:	f000 bc9c 	b.w	8008068 <osSemaphoreRelease>
 8007730:	08013798 	.word	0x08013798
 8007734:	2400047c 	.word	0x2400047c
 8007738:	24000478 	.word	0x24000478

0800773c <ethernetif_input>:
{
 800773c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007740:	4c14      	ldr	r4, [pc, #80]	@ (8007794 <ethernetif_input+0x58>)
 8007742:	b083      	sub	sp, #12
 8007744:	f8df 8050 	ldr.w	r8, [pc, #80]	@ 8007798 <ethernetif_input+0x5c>
 8007748:	4606      	mov	r6, r0
  struct pbuf *p = NULL;
 800774a:	2700      	movs	r7, #0
    HAL_ETH_ReadData(&heth, (void **)&p);
 800774c:	f8df 904c 	ldr.w	r9, [pc, #76]	@ 800779c <ethernetif_input+0x60>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007750:	f04f 31ff 	mov.w	r1, #4294967295
 8007754:	6820      	ldr	r0, [r4, #0]
 8007756:	f000 fc55 	bl	8008004 <osSemaphoreAcquire>
 800775a:	2800      	cmp	r0, #0
 800775c:	d1f8      	bne.n	8007750 <ethernetif_input+0x14>
  if(RxAllocStatus == RX_ALLOC_OK)
 800775e:	f898 3000 	ldrb.w	r3, [r8]
  struct pbuf *p = NULL;
 8007762:	9701      	str	r7, [sp, #4]
  if(RxAllocStatus == RX_ALLOC_OK)
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1f3      	bne.n	8007750 <ethernetif_input+0x14>
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007768:	a901      	add	r1, sp, #4
 800776a:	4648      	mov	r0, r9
 800776c:	f7fb ffa6 	bl	80036bc <HAL_ETH_ReadData>
  return p;
 8007770:	9d01      	ldr	r5, [sp, #4]
          if (netif->input( p, netif) != ERR_OK )
 8007772:	4631      	mov	r1, r6
 8007774:	4628      	mov	r0, r5
        if (p != NULL)
 8007776:	2d00      	cmp	r5, #0
 8007778:	d0ea      	beq.n	8007750 <ethernetif_input+0x14>
          if (netif->input( p, netif) != ERR_OK )
 800777a:	6933      	ldr	r3, [r6, #16]
 800777c:	4798      	blx	r3
 800777e:	2800      	cmp	r0, #0
 8007780:	d0ed      	beq.n	800775e <ethernetif_input+0x22>
            pbuf_free(p);
 8007782:	4628      	mov	r0, r5
 8007784:	f003 fe3a 	bl	800b3fc <pbuf_free>
  if(RxAllocStatus == RX_ALLOC_OK)
 8007788:	f898 3000 	ldrb.w	r3, [r8]
  struct pbuf *p = NULL;
 800778c:	9701      	str	r7, [sp, #4]
  if(RxAllocStatus == RX_ALLOC_OK)
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1de      	bne.n	8007750 <ethernetif_input+0x14>
 8007792:	e7e9      	b.n	8007768 <ethernetif_input+0x2c>
 8007794:	24000478 	.word	0x24000478
 8007798:	2400047c 	.word	0x2400047c
 800779c:	240003c4 	.word	0x240003c4

080077a0 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(RxPktSemaphore);
 80077a0:	4b01      	ldr	r3, [pc, #4]	@ (80077a8 <HAL_ETH_RxCpltCallback+0x8>)
 80077a2:	6818      	ldr	r0, [r3, #0]
 80077a4:	f000 bc60 	b.w	8008068 <osSemaphoreRelease>
 80077a8:	24000478 	.word	0x24000478

080077ac <HAL_ETH_TxCpltCallback>:
  osSemaphoreRelease(TxPktSemaphore);
 80077ac:	4b01      	ldr	r3, [pc, #4]	@ (80077b4 <HAL_ETH_TxCpltCallback+0x8>)
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	f000 bc5a 	b.w	8008068 <osSemaphoreRelease>
 80077b4:	24000474 	.word	0x24000474

080077b8 <HAL_ETH_ErrorCallback>:
{
 80077b8:	b508      	push	{r3, lr}
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 80077ba:	f7fc fb7f 	bl	8003ebc <HAL_ETH_GetDMAError>
 80077be:	0603      	lsls	r3, r0, #24
 80077c0:	d400      	bmi.n	80077c4 <HAL_ETH_ErrorCallback+0xc>
}
 80077c2:	bd08      	pop	{r3, pc}
     osSemaphoreRelease(RxPktSemaphore);
 80077c4:	4b02      	ldr	r3, [pc, #8]	@ (80077d0 <HAL_ETH_ErrorCallback+0x18>)
 80077c6:	6818      	ldr	r0, [r3, #0]
}
 80077c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     osSemaphoreRelease(RxPktSemaphore);
 80077cc:	f000 bc4c 	b.w	8008068 <osSemaphoreRelease>
 80077d0:	24000478 	.word	0x24000478

080077d4 <ethernetif_init>:
{
 80077d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80077d8:	4604      	mov	r4, r0
{
 80077da:	b0a5      	sub	sp, #148	@ 0x94
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80077dc:	2800      	cmp	r0, #0
 80077de:	f000 80b8 	beq.w	8007952 <ethernetif_init+0x17e>
  netif->linkoutput = low_level_output;
 80077e2:	4b60      	ldr	r3, [pc, #384]	@ (8007964 <ethernetif_init+0x190>)
  netif->name[0] = IFNAME0;
 80077e4:	f247 4173 	movw	r1, #29811	@ 0x7473
  netif->output = etharp_output;
 80077e8:	4a5f      	ldr	r2, [pc, #380]	@ (8007968 <ethernetif_init+0x194>)
  ETH_MACConfigTypeDef MACConf = {0};
 80077ea:	a80b      	add	r0, sp, #44	@ 0x2c
  netif->name[0] = IFNAME0;
 80077ec:	85e1      	strh	r1, [r4, #46]	@ 0x2e
  ETH_MACConfigTypeDef MACConf = {0};
 80077ee:	2100      	movs	r1, #0
  netif->output = etharp_output;
 80077f0:	6162      	str	r2, [r4, #20]
  ETH_MACConfigTypeDef MACConf = {0};
 80077f2:	2264      	movs	r2, #100	@ 0x64
  netif->linkoutput = low_level_output;
 80077f4:	61a3      	str	r3, [r4, #24]
  MACAddr[4] = 0x00;
 80077f6:	2600      	movs	r6, #0
  ETH_MACConfigTypeDef MACConf = {0};
 80077f8:	f00a fc55 	bl	80120a6 <memset>
  heth.Instance = ETH;
 80077fc:	4d5b      	ldr	r5, [pc, #364]	@ (800796c <ethernetif_init+0x198>)
 80077fe:	4b5c      	ldr	r3, [pc, #368]	@ (8007970 <ethernetif_init+0x19c>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8007800:	2701      	movs	r7, #1
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007802:	f8df 91ac 	ldr.w	r9, [pc, #428]	@ 80079b0 <ethernetif_init+0x1dc>
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8007806:	4628      	mov	r0, r5
  heth.Instance = ETH;
 8007808:	602b      	str	r3, [r5, #0]
  MACAddr[0] = 0x00;
 800780a:	4b5a      	ldr	r3, [pc, #360]	@ (8007974 <ethernetif_init+0x1a0>)
  MACAddr[4] = 0x00;
 800780c:	f8ad 6004 	strh.w	r6, [sp, #4]
  MACAddr[0] = 0x00;
 8007810:	9300      	str	r3, [sp, #0]
  heth.Init.TxDesc = DMATxDscrTab;
 8007812:	4b59      	ldr	r3, [pc, #356]	@ (8007978 <ethernetif_init+0x1a4>)
  heth.Init.MACAddr = &MACAddr[0];
 8007814:	f8c5 d004 	str.w	sp, [r5, #4]
  heth.Init.TxDesc = DMATxDscrTab;
 8007818:	60eb      	str	r3, [r5, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800781a:	4b58      	ldr	r3, [pc, #352]	@ (800797c <ethernetif_init+0x1a8>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800781c:	722f      	strb	r7, [r5, #8]
  heth.Init.RxDesc = DMARxDscrTab;
 800781e:	612b      	str	r3, [r5, #16]
  heth.Init.RxBuffLen = 1536;
 8007820:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8007824:	616b      	str	r3, [r5, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8007826:	f7fc fa1b 	bl	8003c60 <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800782a:	2234      	movs	r2, #52	@ 0x34
 800782c:	4631      	mov	r1, r6
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800782e:	4680      	mov	r8, r0
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007830:	4648      	mov	r0, r9
 8007832:	f00a fc38 	bl	80120a6 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007836:	2321      	movs	r3, #33	@ 0x21
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007838:	4851      	ldr	r0, [pc, #324]	@ (8007980 <ethernetif_init+0x1ac>)
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800783a:	f849 3c04 	str.w	r3, [r9, #-4]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800783e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8007842:	f8c9 3010 	str.w	r3, [r9, #16]
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007846:	f003 fa2b 	bl	800aca0 <memp_init_pool>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800784a:	686b      	ldr	r3, [r5, #4]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800784c:	2206      	movs	r2, #6
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800784e:	4638      	mov	r0, r7
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007850:	f884 202c 	strb.w	r2, [r4, #44]	@ 0x2c
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007854:	781a      	ldrb	r2, [r3, #0]
 8007856:	f884 2026 	strb.w	r2, [r4, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800785a:	785a      	ldrb	r2, [r3, #1]
 800785c:	f884 2027 	strb.w	r2, [r4, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007860:	789a      	ldrb	r2, [r3, #2]
 8007862:	f884 2028 	strb.w	r2, [r4, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007866:	78da      	ldrb	r2, [r3, #3]
 8007868:	f884 2029 	strb.w	r2, [r4, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800786c:	7919      	ldrb	r1, [r3, #4]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800786e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007872:	f884 102a 	strb.w	r1, [r4, #42]	@ 0x2a
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007876:	4631      	mov	r1, r6
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007878:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800787a:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800787e:	f884 302b 	strb.w	r3, [r4, #43]	@ 0x2b
  netif->mtu = ETH_MAX_PAYLOAD;
 8007882:	f240 53dc 	movw	r3, #1500	@ 0x5dc
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007886:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800788a:	4632      	mov	r2, r6
  netif->mtu = ETH_MAX_PAYLOAD;
 800788c:	84a3      	strh	r3, [r4, #36]	@ 0x24
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800788e:	f000 fb6d 	bl	8007f6c <osSemaphoreNew>
 8007892:	4b3c      	ldr	r3, [pc, #240]	@ (8007984 <ethernetif_init+0x1b0>)
 8007894:	4602      	mov	r2, r0
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007896:	4631      	mov	r1, r6
 8007898:	4638      	mov	r0, r7
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800789a:	601a      	str	r2, [r3, #0]
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800789c:	4632      	mov	r2, r6
 800789e:	f000 fb65 	bl	8007f6c <osSemaphoreNew>
 80078a2:	4b39      	ldr	r3, [pc, #228]	@ (8007988 <ethernetif_init+0x1b4>)
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80078a4:	4631      	mov	r1, r6
 80078a6:	2220      	movs	r2, #32
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 80078a8:	6018      	str	r0, [r3, #0]
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80078aa:	a803      	add	r0, sp, #12
 80078ac:	f00a fbfb 	bl	80120a6 <memset>
  attributes.name = "EthIf";
 80078b0:	4b36      	ldr	r3, [pc, #216]	@ (800798c <ethernetif_init+0x1b8>)
  attributes.priority = osPriorityRealtime;
 80078b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
  osThreadNew(ethernetif_input, netif, &attributes);
 80078b6:	aa02      	add	r2, sp, #8
  attributes.name = "EthIf";
 80078b8:	9302      	str	r3, [sp, #8]
  attributes.priority = osPriorityRealtime;
 80078ba:	2330      	movs	r3, #48	@ 0x30
  osThreadNew(ethernetif_input, netif, &attributes);
 80078bc:	4834      	ldr	r0, [pc, #208]	@ (8007990 <ethernetif_init+0x1bc>)
  attributes.priority = osPriorityRealtime;
 80078be:	e9cd 1307 	strd	r1, r3, [sp, #28]
  osThreadNew(ethernetif_input, netif, &attributes);
 80078c2:	4621      	mov	r1, r4
 80078c4:	f000 fa78 	bl	8007db8 <osThreadNew>
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80078c8:	4932      	ldr	r1, [pc, #200]	@ (8007994 <ethernetif_init+0x1c0>)
 80078ca:	4833      	ldr	r0, [pc, #204]	@ (8007998 <ethernetif_init+0x1c4>)
 80078cc:	f7fa f8b8 	bl	8001a40 <LAN8742_RegisterBusIO>
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80078d0:	4831      	ldr	r0, [pc, #196]	@ (8007998 <ethernetif_init+0x1c4>)
 80078d2:	f7fa f8cf 	bl	8001a74 <LAN8742_Init>
 80078d6:	bb68      	cbnz	r0, 8007934 <ethernetif_init+0x160>
  if (hal_eth_init_status == HAL_OK)
 80078d8:	f1b8 0f00 	cmp.w	r8, #0
 80078dc:	d124      	bne.n	8007928 <ethernetif_init+0x154>
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80078de:	482e      	ldr	r0, [pc, #184]	@ (8007998 <ethernetif_init+0x1c4>)
 80078e0:	f7fa f8fc 	bl	8001adc <LAN8742_GetLinkState>
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 80078e4:	2801      	cmp	r0, #1
 80078e6:	dd25      	ble.n	8007934 <ethernetif_init+0x160>
      switch (PHYLinkState)
 80078e8:	3803      	subs	r0, #3
 80078ea:	2802      	cmp	r0, #2
 80078ec:	d82c      	bhi.n	8007948 <ethernetif_init+0x174>
 80078ee:	4a2b      	ldr	r2, [pc, #172]	@ (800799c <ethernetif_init+0x1c8>)
 80078f0:	4b2b      	ldr	r3, [pc, #172]	@ (80079a0 <ethernetif_init+0x1cc>)
 80078f2:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 80078f6:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 80078fa:	a90b      	add	r1, sp, #44	@ 0x2c
 80078fc:	481b      	ldr	r0, [pc, #108]	@ (800796c <ethernetif_init+0x198>)
 80078fe:	f7fc f8a1 	bl	8003a44 <HAL_ETH_GetMACConfig>
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007902:	a90b      	add	r1, sp, #44	@ 0x2c
 8007904:	4819      	ldr	r0, [pc, #100]	@ (800796c <ethernetif_init+0x198>)
    MACConf.Speed = speed;
 8007906:	e9cd 5610 	strd	r5, r6, [sp, #64]	@ 0x40
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800790a:	f7fc f965 	bl	8003bd8 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800790e:	4817      	ldr	r0, [pc, #92]	@ (800796c <ethernetif_init+0x198>)
 8007910:	f7fb fe20 	bl	8003554 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8007914:	4620      	mov	r0, r4
 8007916:	f003 fbcb 	bl	800b0b0 <netif_set_up>
    netif_set_link_up(netif);
 800791a:	4620      	mov	r0, r4
 800791c:	f003 fc10 	bl	800b140 <netif_set_link_up>
}
 8007920:	2000      	movs	r0, #0
 8007922:	b025      	add	sp, #148	@ 0x94
 8007924:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    Error_Handler();
 8007928:	f7f9 fdda 	bl	80014e0 <Error_Handler>
}
 800792c:	2000      	movs	r0, #0
 800792e:	b025      	add	sp, #148	@ 0x94
 8007930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      netif_set_link_down(netif);
 8007934:	4620      	mov	r0, r4
 8007936:	f003 fc2b 	bl	800b190 <netif_set_link_down>
      netif_set_down(netif);
 800793a:	4620      	mov	r0, r4
 800793c:	f003 fbdc 	bl	800b0f8 <netif_set_down>
}
 8007940:	2000      	movs	r0, #0
 8007942:	b025      	add	sp, #148	@ 0x94
 8007944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      switch (PHYLinkState)
 8007948:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
 800794c:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
 8007950:	e7d3      	b.n	80078fa <ethernetif_init+0x126>
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007952:	4b14      	ldr	r3, [pc, #80]	@ (80079a4 <ethernetif_init+0x1d0>)
 8007954:	f44f 720e 	mov.w	r2, #568	@ 0x238
 8007958:	4913      	ldr	r1, [pc, #76]	@ (80079a8 <ethernetif_init+0x1d4>)
 800795a:	4814      	ldr	r0, [pc, #80]	@ (80079ac <ethernetif_init+0x1d8>)
 800795c:	f00a fb3e 	bl	8011fdc <iprintf>
 8007960:	e73f      	b.n	80077e2 <ethernetif_init+0xe>
 8007962:	bf00      	nop
 8007964:	08007615 	.word	0x08007615
 8007968:	08010bed 	.word	0x08010bed
 800796c:	240003c4 	.word	0x240003c4
 8007970:	40028000 	.word	0x40028000
 8007974:	00e18000 	.word	0x00e18000
 8007978:	30040060 	.word	0x30040060
 800797c:	30040000 	.word	0x30040000
 8007980:	08013798 	.word	0x08013798
 8007984:	24000478 	.word	0x24000478
 8007988:	24000474 	.word	0x24000474
 800798c:	0801370c 	.word	0x0801370c
 8007990:	0800773d 	.word	0x0800773d
 8007994:	24000014 	.word	0x24000014
 8007998:	2400036c 	.word	0x2400036c
 800799c:	0801378c 	.word	0x0801378c
 80079a0:	08013780 	.word	0x08013780
 80079a4:	080136e0 	.word	0x080136e0
 80079a8:	080136fc 	.word	0x080136fc
 80079ac:	08012edc 	.word	0x08012edc
 80079b0:	24000390 	.word	0x24000390

080079b4 <sys_now>:
  return HAL_GetTick();
 80079b4:	f7fa b91c 	b.w	8001bf0 <HAL_GetTick>

080079b8 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 80079b8:	4b4d      	ldr	r3, [pc, #308]	@ (8007af0 <HAL_ETH_MspInit+0x138>)
 80079ba:	6802      	ldr	r2, [r0, #0]
{
 80079bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 80079be:	429a      	cmp	r2, r3
{
 80079c0:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079c2:	f04f 0400 	mov.w	r4, #0
 80079c6:	e9cd 4408 	strd	r4, r4, [sp, #32]
 80079ca:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 80079ce:	940c      	str	r4, [sp, #48]	@ 0x30
  if(ethHandle->Instance==ETH)
 80079d0:	d001      	beq.n	80079d6 <HAL_ETH_MspInit+0x1e>
}
 80079d2:	b00f      	add	sp, #60	@ 0x3c
 80079d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80079d6:	4b47      	ldr	r3, [pc, #284]	@ (8007af4 <HAL_ETH_MspInit+0x13c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80079d8:	2603      	movs	r6, #3
 80079da:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80079dc:	a908      	add	r1, sp, #32
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80079de:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079e2:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80079e4:	4844      	ldr	r0, [pc, #272]	@ (8007af8 <HAL_ETH_MspInit+0x140>)
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80079e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079ea:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80079ee:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80079f2:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80079f6:	9201      	str	r2, [sp, #4]
 80079f8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80079fa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80079fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007a02:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8007a06:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007a0a:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8007a0e:	9202      	str	r2, [sp, #8]
 8007a10:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8007a12:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007a16:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007a1a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8007a1e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8007a22:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8007a26:	9203      	str	r2, [sp, #12]
 8007a28:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a2a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a2e:	f042 0204 	orr.w	r2, r2, #4
 8007a32:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8007a36:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a3a:	f002 0204 	and.w	r2, r2, #4
 8007a3e:	9204      	str	r2, [sp, #16]
 8007a40:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a42:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a46:	f042 0201 	orr.w	r2, r2, #1
 8007a4a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8007a4e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a52:	f002 0201 	and.w	r2, r2, #1
 8007a56:	9205      	str	r2, [sp, #20]
 8007a58:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a5a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a5e:	f042 0202 	orr.w	r2, r2, #2
 8007a62:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8007a66:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a6a:	f002 0202 	and.w	r2, r2, #2
 8007a6e:	9206      	str	r2, [sp, #24]
 8007a70:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007a72:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8007a76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a7a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007a7e:	2232      	movs	r2, #50	@ 0x32
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a88:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007a8a:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a8c:	e9cd 650b 	strd	r6, r5, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007a90:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007a94:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a96:	f7fc fa15 	bl	8003ec4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007a9a:	2386      	movs	r3, #134	@ 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a9c:	a908      	add	r1, sp, #32
 8007a9e:	4817      	ldr	r0, [pc, #92]	@ (8007afc <HAL_ETH_MspInit+0x144>)
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007aa0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007aa2:	950c      	str	r5, [sp, #48]	@ 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aa4:	9709      	str	r7, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007aa6:	e9cd 460a 	strd	r4, r6, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007aaa:	f7fc fa0b 	bl	8003ec4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007aae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007ab2:	a908      	add	r1, sp, #32
 8007ab4:	4812      	ldr	r0, [pc, #72]	@ (8007b00 <HAL_ETH_MspInit+0x148>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007ab6:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ab8:	e9cd 7409 	strd	r7, r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007abc:	e9cd 650b 	strd	r6, r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007ac0:	f7fc fa00 	bl	8003ec4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8007ac4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007ac8:	a908      	add	r1, sp, #32
 8007aca:	480e      	ldr	r0, [pc, #56]	@ (8007b04 <HAL_ETH_MspInit+0x14c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8007acc:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ace:	9709      	str	r7, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007ad0:	950c      	str	r5, [sp, #48]	@ 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ad2:	e9cd 460a 	strd	r4, r6, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007ad6:	f7fc f9f5 	bl	8003ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007ada:	4622      	mov	r2, r4
 8007adc:	2105      	movs	r1, #5
 8007ade:	203d      	movs	r0, #61	@ 0x3d
 8007ae0:	f7fa f8ae 	bl	8001c40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007ae4:	203d      	movs	r0, #61	@ 0x3d
 8007ae6:	f7fa f8e7 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
}
 8007aea:	b00f      	add	sp, #60	@ 0x3c
 8007aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aee:	bf00      	nop
 8007af0:	40028000 	.word	0x40028000
 8007af4:	58024400 	.word	0x58024400
 8007af8:	58020800 	.word	0x58020800
 8007afc:	58020000 	.word	0x58020000
 8007b00:	58020400 	.word	0x58020400
 8007b04:	58021800 	.word	0x58021800

08007b08 <HAL_ETH_RxAllocateCallback>:
    osDelay(100);
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8007b08:	b530      	push	{r4, r5, lr}
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	b083      	sub	sp, #12
/* USER CODE BEGIN HAL ETH RxAllocateCallback */

  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007b0e:	480d      	ldr	r0, [pc, #52]	@ (8007b44 <HAL_ETH_RxAllocateCallback+0x3c>)
 8007b10:	f003 f90e 	bl	800ad30 <memp_malloc_pool>
  if (p)
 8007b14:	4603      	mov	r3, r0
 8007b16:	b178      	cbz	r0, 8007b38 <HAL_ETH_RxAllocateCallback+0x30>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007b18:	f100 0520 	add.w	r5, r0, #32
    p->custom_free_function = pbuf_free_custom;
 8007b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8007b48 <HAL_ETH_RxAllocateCallback+0x40>)
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8007b1e:	2100      	movs	r1, #0
 8007b20:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007b24:	6025      	str	r5, [r4, #0]
    p->custom_free_function = pbuf_free_custom;
 8007b26:	611a      	str	r2, [r3, #16]
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8007b28:	2241      	movs	r2, #65	@ 0x41
 8007b2a:	9001      	str	r0, [sp, #4]
 8007b2c:	4608      	mov	r0, r1
 8007b2e:	9500      	str	r5, [sp, #0]
 8007b30:	f003 fbb2 	bl	800b298 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007b34:	b003      	add	sp, #12
 8007b36:	bd30      	pop	{r4, r5, pc}
    RxAllocStatus = RX_ALLOC_ERROR;
 8007b38:	4a04      	ldr	r2, [pc, #16]	@ (8007b4c <HAL_ETH_RxAllocateCallback+0x44>)
 8007b3a:	2101      	movs	r1, #1
    *buff = NULL;
 8007b3c:	6020      	str	r0, [r4, #0]
    RxAllocStatus = RX_ALLOC_ERROR;
 8007b3e:	7011      	strb	r1, [r2, #0]
}
 8007b40:	b003      	add	sp, #12
 8007b42:	bd30      	pop	{r4, r5, pc}
 8007b44:	08013798 	.word	0x08013798
 8007b48:	0800770d 	.word	0x0800770d
 8007b4c:	2400047c 	.word	0x2400047c

08007b50 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007b50:	b430      	push	{r4, r5}
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
  struct pbuf *p = NULL;

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
  p->next = NULL;
 8007b52:	2500      	movs	r5, #0
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007b54:	f1a2 0420 	sub.w	r4, r2, #32
  p->tot_len = 0;
  p->len = Length;
 8007b58:	f822 3c16 	strh.w	r3, [r2, #-22]
  p->next = NULL;
 8007b5c:	f842 5c20 	str.w	r5, [r2, #-32]
  p->tot_len = 0;
 8007b60:	f822 5c18 	strh.w	r5, [r2, #-24]

  /* Chain the buffer. */
  if (!*ppStart)
 8007b64:	6805      	ldr	r5, [r0, #0]
 8007b66:	b1f5      	cbz	r5, 8007ba6 <HAL_ETH_RxLinkCallback+0x56>
    *ppStart = p;
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007b68:	680d      	ldr	r5, [r1, #0]
 8007b6a:	602c      	str	r4, [r5, #0]
  }
  *ppEnd  = p;
 8007b6c:	600c      	str	r4, [r1, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007b6e:	6801      	ldr	r1, [r0, #0]
 8007b70:	b129      	cbz	r1, 8007b7e <HAL_ETH_RxLinkCallback+0x2e>
  {
    p->tot_len += Length;
 8007b72:	8908      	ldrh	r0, [r1, #8]
 8007b74:	4418      	add	r0, r3
 8007b76:	8108      	strh	r0, [r1, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007b78:	6809      	ldr	r1, [r1, #0]
 8007b7a:	2900      	cmp	r1, #0
 8007b7c:	d1f9      	bne.n	8007b72 <HAL_ETH_RxLinkCallback+0x22>
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8007b7e:	b183      	cbz	r3, 8007ba2 <HAL_ETH_RxLinkCallback+0x52>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8007b80:	f002 011f 	and.w	r1, r2, #31
 8007b84:	4419      	add	r1, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8007b86:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8007b8a:	4808      	ldr	r0, [pc, #32]	@ (8007bac <HAL_ETH_RxLinkCallback+0x5c>)
 8007b8c:	4411      	add	r1, r2
 8007b8e:	f8c0 225c 	str.w	r2, [r0, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8007b92:	3220      	adds	r2, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8007b94:	1a8b      	subs	r3, r1, r2
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	dcf9      	bgt.n	8007b8e <HAL_ETH_RxLinkCallback+0x3e>
 8007b9a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007b9e:	f3bf 8f6f 	isb	sy

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);

/* USER CODE END HAL ETH RxLinkCallback */
}
 8007ba2:	bc30      	pop	{r4, r5}
 8007ba4:	4770      	bx	lr
    *ppStart = p;
 8007ba6:	6004      	str	r4, [r0, #0]
 8007ba8:	e7e0      	b.n	8007b6c <HAL_ETH_RxLinkCallback+0x1c>
 8007baa:	bf00      	nop
 8007bac:	e000ed00 	.word	0xe000ed00

08007bb0 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8007bb0:	f003 bc24 	b.w	800b3fc <pbuf_free>

08007bb4 <sys_lock_tcpip_core>:
/* ETH_CODE: add functions needed for proper multithreading support and check */

static osThreadId_t lwip_core_lock_holder_thread_id;
static osThreadId_t lwip_tcpip_thread_id;

void sys_lock_tcpip_core(void){
 8007bb4:	b508      	push	{r3, lr}
	sys_mutex_lock(&lock_tcpip_core);
 8007bb6:	4804      	ldr	r0, [pc, #16]	@ (8007bc8 <sys_lock_tcpip_core+0x14>)
 8007bb8:	f00a f8de 	bl	8011d78 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 8007bbc:	f000 f93e 	bl	8007e3c <osThreadGetId>
 8007bc0:	4b02      	ldr	r3, [pc, #8]	@ (8007bcc <sys_lock_tcpip_core+0x18>)
 8007bc2:	6018      	str	r0, [r3, #0]
}
 8007bc4:	bd08      	pop	{r3, pc}
 8007bc6:	bf00      	nop
 8007bc8:	24004e68 	.word	0x24004e68
 8007bcc:	24000368 	.word	0x24000368

08007bd0 <ethernet_link_thread>:
{
 8007bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd4:	b09b      	sub	sp, #108	@ 0x6c
  LOCK_TCPIP_CORE();
 8007bd6:	f04f 0900 	mov.w	r9, #0
  ETH_MACConfigTypeDef MACConf = {0};
 8007bda:	2264      	movs	r2, #100	@ 0x64
 8007bdc:	2100      	movs	r1, #0
{
 8007bde:	4606      	mov	r6, r0
  ETH_MACConfigTypeDef MACConf = {0};
 8007be0:	4668      	mov	r0, sp
 8007be2:	f00a fa60 	bl	80120a6 <memset>
  LOCK_TCPIP_CORE();
 8007be6:	46cb      	mov	fp, r9
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8007be8:	46ca      	mov	sl, r9
 8007bea:	4d2b      	ldr	r5, [pc, #172]	@ (8007c98 <ethernet_link_thread+0xc8>)
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007bec:	4f2b      	ldr	r7, [pc, #172]	@ (8007c9c <ethernet_link_thread+0xcc>)
  LOCK_TCPIP_CORE();
 8007bee:	f7ff ffe1 	bl	8007bb4 <sys_lock_tcpip_core>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007bf2:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8007cac <ethernet_link_thread+0xdc>

void sys_unlock_tcpip_core(void){
	lwip_core_lock_holder_thread_id = 0;
	sys_mutex_unlock(&lock_tcpip_core);
 8007bf6:	4c2a      	ldr	r4, [pc, #168]	@ (8007ca0 <ethernet_link_thread+0xd0>)
 8007bf8:	e02f      	b.n	8007c5a <ethernet_link_thread+0x8a>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007bfa:	2801      	cmp	r0, #1
 8007bfc:	dd41      	ble.n	8007c82 <ethernet_link_thread+0xb2>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007bfe:	075a      	lsls	r2, r3, #29
 8007c00:	d41d      	bmi.n	8007c3e <ethernet_link_thread+0x6e>
    switch (PHYLinkState)
 8007c02:	3802      	subs	r0, #2
 8007c04:	2803      	cmp	r0, #3
 8007c06:	d838      	bhi.n	8007c7a <ethernet_link_thread+0xaa>
 8007c08:	4b26      	ldr	r3, [pc, #152]	@ (8007ca4 <ethernet_link_thread+0xd4>)
 8007c0a:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 8007c0e:	4b26      	ldr	r3, [pc, #152]	@ (8007ca8 <ethernet_link_thread+0xd8>)
 8007c10:	f853 b020 	ldr.w	fp, [r3, r0, lsl #2]
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007c14:	4669      	mov	r1, sp
 8007c16:	4640      	mov	r0, r8
 8007c18:	f7fb ff14 	bl	8003a44 <HAL_ETH_GetMACConfig>
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007c1c:	4669      	mov	r1, sp
 8007c1e:	4640      	mov	r0, r8
      netif_set_link_up(netif);
 8007c20:	f04f 0a01 	mov.w	sl, #1
      MACConf.Speed = speed;
 8007c24:	e9cd 9b05 	strd	r9, fp, [sp, #20]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007c28:	f7fb ffd6 	bl	8003bd8 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8007c2c:	4640      	mov	r0, r8
 8007c2e:	f7fb fc91 	bl	8003554 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007c32:	4630      	mov	r0, r6
 8007c34:	f003 fa3c 	bl	800b0b0 <netif_set_up>
      netif_set_link_up(netif);
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f003 fa81 	bl	800b140 <netif_set_link_up>
	lwip_core_lock_holder_thread_id = 0;
 8007c3e:	2300      	movs	r3, #0
	sys_mutex_unlock(&lock_tcpip_core);
 8007c40:	4620      	mov	r0, r4
	lwip_core_lock_holder_thread_id = 0;
 8007c42:	602b      	str	r3, [r5, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 8007c44:	f00a f89e 	bl	8011d84 <sys_mutex_unlock>
  osDelay(100);
 8007c48:	2064      	movs	r0, #100	@ 0x64
 8007c4a:	f000 f8f9 	bl	8007e40 <osDelay>
	sys_mutex_lock(&lock_tcpip_core);
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f00a f892 	bl	8011d78 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 8007c54:	f000 f8f2 	bl	8007e3c <osThreadGetId>
 8007c58:	6028      	str	r0, [r5, #0]
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	f7f9 ff3e 	bl	8001adc <LAN8742_GetLinkState>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007c60:	f896 302d 	ldrb.w	r3, [r6, #45]	@ 0x2d
 8007c64:	0759      	lsls	r1, r3, #29
 8007c66:	ea4f 0293 	mov.w	r2, r3, lsr #2
 8007c6a:	d4c6      	bmi.n	8007bfa <ethernet_link_thread+0x2a>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007c6c:	07d3      	lsls	r3, r2, #31
 8007c6e:	d4e6      	bmi.n	8007c3e <ethernet_link_thread+0x6e>
 8007c70:	2801      	cmp	r0, #1
 8007c72:	dde4      	ble.n	8007c3e <ethernet_link_thread+0x6e>
    switch (PHYLinkState)
 8007c74:	3802      	subs	r0, #2
 8007c76:	2803      	cmp	r0, #3
 8007c78:	d9c6      	bls.n	8007c08 <ethernet_link_thread+0x38>
    if(linkchanged)
 8007c7a:	f1ba 0f00 	cmp.w	sl, #0
 8007c7e:	d0de      	beq.n	8007c3e <ethernet_link_thread+0x6e>
 8007c80:	e7c8      	b.n	8007c14 <ethernet_link_thread+0x44>
    HAL_ETH_Stop_IT(&heth);
 8007c82:	4640      	mov	r0, r8
 8007c84:	f7fb fca6 	bl	80035d4 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8007c88:	4630      	mov	r0, r6
 8007c8a:	f003 fa35 	bl	800b0f8 <netif_set_down>
    netif_set_link_down(netif);
 8007c8e:	4630      	mov	r0, r6
 8007c90:	f003 fa7e 	bl	800b190 <netif_set_link_down>
 8007c94:	e7d3      	b.n	8007c3e <ethernet_link_thread+0x6e>
 8007c96:	bf00      	nop
 8007c98:	24000368 	.word	0x24000368
 8007c9c:	2400036c 	.word	0x2400036c
 8007ca0:	24004e68 	.word	0x24004e68
 8007ca4:	08013770 	.word	0x08013770
 8007ca8:	08013760 	.word	0x08013760
 8007cac:	240003c4 	.word	0x240003c4

08007cb0 <sys_unlock_tcpip_core>:
	lwip_core_lock_holder_thread_id = 0;
 8007cb0:	4b02      	ldr	r3, [pc, #8]	@ (8007cbc <sys_unlock_tcpip_core+0xc>)
 8007cb2:	2200      	movs	r2, #0
	sys_mutex_unlock(&lock_tcpip_core);
 8007cb4:	4802      	ldr	r0, [pc, #8]	@ (8007cc0 <sys_unlock_tcpip_core+0x10>)
	lwip_core_lock_holder_thread_id = 0;
 8007cb6:	601a      	str	r2, [r3, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 8007cb8:	f00a b864 	b.w	8011d84 <sys_mutex_unlock>
 8007cbc:	24000368 	.word	0x24000368
 8007cc0:	24004e68 	.word	0x24004e68

08007cc4 <sys_check_core_locking>:
}

void sys_check_core_locking(void){
  /* Embedded systems should check we are NOT in an interrupt context here */

  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007cc4:	4b10      	ldr	r3, [pc, #64]	@ (8007d08 <sys_check_core_locking+0x44>)
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
void sys_check_core_locking(void){
 8007ccc:	b510      	push	{r4, lr}
  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007cce:	b993      	cbnz	r3, 8007cf6 <sys_check_core_locking+0x32>

  if (lwip_tcpip_thread_id != 0) {
 8007cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8007d0c <sys_check_core_locking+0x48>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	b173      	cbz	r3, 8007cf4 <sys_check_core_locking+0x30>
	  osThreadId_t current_thread_id = osThreadGetId();
 8007cd6:	f000 f8b1 	bl	8007e3c <osThreadGetId>

#if LWIP_TCPIP_CORE_LOCKING
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 8007cda:	4b0d      	ldr	r3, [pc, #52]	@ (8007d10 <sys_check_core_locking+0x4c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4283      	cmp	r3, r0
 8007ce0:	d008      	beq.n	8007cf4 <sys_check_core_locking+0x30>
 8007ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8007d14 <sys_check_core_locking+0x50>)
 8007ce4:	f240 32f7 	movw	r2, #1015	@ 0x3f7
 8007ce8:	490b      	ldr	r1, [pc, #44]	@ (8007d18 <sys_check_core_locking+0x54>)
 8007cea:	480c      	ldr	r0, [pc, #48]	@ (8007d1c <sys_check_core_locking+0x58>)
#else /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_ASSERT("Function called from wrong thread", current_thread_id == lwip_tcpip_thread_id);
#endif /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_UNUSED_ARG(current_thread_id); /* for LWIP_NOASSERT */
  }
}
 8007cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 8007cf0:	f00a b974 	b.w	8011fdc <iprintf>
}
 8007cf4:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007cf6:	4b07      	ldr	r3, [pc, #28]	@ (8007d14 <sys_check_core_locking+0x50>)
 8007cf8:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8007cfc:	4908      	ldr	r1, [pc, #32]	@ (8007d20 <sys_check_core_locking+0x5c>)
 8007cfe:	4807      	ldr	r0, [pc, #28]	@ (8007d1c <sys_check_core_locking+0x58>)
 8007d00:	f00a f96c 	bl	8011fdc <iprintf>
 8007d04:	e7e4      	b.n	8007cd0 <sys_check_core_locking+0xc>
 8007d06:	bf00      	nop
 8007d08:	e000ed00 	.word	0xe000ed00
 8007d0c:	24000364 	.word	0x24000364
 8007d10:	24000368 	.word	0x24000368
 8007d14:	080136e0 	.word	0x080136e0
 8007d18:	0801373c 	.word	0x0801373c
 8007d1c:	08012edc 	.word	0x08012edc
 8007d20:	08013714 	.word	0x08013714

08007d24 <sys_mark_tcpip_thread>:
void sys_mark_tcpip_thread(void){
 8007d24:	b508      	push	{r3, lr}
	lwip_tcpip_thread_id = osThreadGetId();
 8007d26:	f000 f889 	bl	8007e3c <osThreadGetId>
 8007d2a:	4b01      	ldr	r3, [pc, #4]	@ (8007d30 <sys_mark_tcpip_thread+0xc>)
 8007d2c:	6018      	str	r0, [r3, #0]
}
 8007d2e:	bd08      	pop	{r3, pc}
 8007d30:	24000364 	.word	0x24000364

08007d34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007d34:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8007d36:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007d3a:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007d3c:	f001 fdb4 	bl	80098a8 <xTaskGetSchedulerState>
 8007d40:	2801      	cmp	r0, #1
 8007d42:	d100      	bne.n	8007d46 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8007d44:	bd08      	pop	{r3, pc}
 8007d46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8007d4a:	f002 b983 	b.w	800a054 <xPortSysTickHandler>
 8007d4e:	bf00      	nop

08007d50 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d50:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d54:	b92b      	cbnz	r3, 8007d62 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8007d56:	4b06      	ldr	r3, [pc, #24]	@ (8007d70 <osKernelInitialize+0x20>)
 8007d58:	6818      	ldr	r0, [r3, #0]
 8007d5a:	b928      	cbnz	r0, 8007d68 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007d60:	4770      	bx	lr
    stat = osErrorISR;
 8007d62:	f06f 0005 	mvn.w	r0, #5
 8007d66:	4770      	bx	lr
    } else {
      stat = osError;
 8007d68:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	24000bd4 	.word	0x24000bd4

08007d74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007d74:	b510      	push	{r4, lr}
 8007d76:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d7a:	b974      	cbnz	r4, 8007d9a <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8007d7c:	4b08      	ldr	r3, [pc, #32]	@ (8007da0 <osKernelStart+0x2c>)
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	2a01      	cmp	r2, #1
 8007d82:	d107      	bne.n	8007d94 <osKernelStart+0x20>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d84:	4907      	ldr	r1, [pc, #28]	@ (8007da4 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007d86:	2202      	movs	r2, #2
 8007d88:	77cc      	strb	r4, [r1, #31]
 8007d8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007d8c:	f001 fa84 	bl	8009298 <vTaskStartScheduler>
      stat = osOK;
 8007d90:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8007d92:	bd10      	pop	{r4, pc}
      stat = osError;
 8007d94:	f04f 30ff 	mov.w	r0, #4294967295
}
 8007d98:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8007d9a:	f06f 0005 	mvn.w	r0, #5
}
 8007d9e:	bd10      	pop	{r4, pc}
 8007da0:	24000bd4 	.word	0x24000bd4
 8007da4:	e000ed00 	.word	0xe000ed00

08007da8 <osKernelGetTickCount>:
 8007da8:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 8007dac:	b10b      	cbz	r3, 8007db2 <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 8007dae:	f001 bad1 	b.w	8009354 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
 8007db2:	f001 bac9 	b.w	8009348 <xTaskGetTickCount>
 8007db6:	bf00      	nop

08007db8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007db8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007dba:	2500      	movs	r5, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007dbc:	b087      	sub	sp, #28
  hTask = NULL;
 8007dbe:	9505      	str	r5, [sp, #20]
 8007dc0:	f3ef 8305 	mrs	r3, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8007dc4:	b300      	cbz	r0, 8007e08 <osThreadNew+0x50>
 8007dc6:	b9fb      	cbnz	r3, 8007e08 <osThreadNew+0x50>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8007dc8:	4614      	mov	r4, r2
 8007dca:	b302      	cbz	r2, 8007e0e <osThreadNew+0x56>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8007dcc:	6996      	ldr	r6, [r2, #24]
 8007dce:	b9c6      	cbnz	r6, 8007e02 <osThreadNew+0x4a>
 8007dd0:	2618      	movs	r6, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007dd2:	6863      	ldr	r3, [r4, #4]
 8007dd4:	07db      	lsls	r3, r3, #31
 8007dd6:	d417      	bmi.n	8007e08 <osThreadNew+0x50>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8007dd8:	6963      	ldr	r3, [r4, #20]
 8007dda:	b32b      	cbz	r3, 8007e28 <osThreadNew+0x70>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007ddc:	089a      	lsrs	r2, r3, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007dde:	68a5      	ldr	r5, [r4, #8]
      if (attr->name != NULL) {
 8007de0:	f8d4 c000 	ldr.w	ip, [r4]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007de4:	68e7      	ldr	r7, [r4, #12]
 8007de6:	b30d      	cbz	r5, 8007e2c <osThreadNew+0x74>
 8007de8:	2fa7      	cmp	r7, #167	@ 0xa7
 8007dea:	d90d      	bls.n	8007e08 <osThreadNew+0x50>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007dec:	6924      	ldr	r4, [r4, #16]
 8007dee:	b15b      	cbz	r3, 8007e08 <osThreadNew+0x50>
 8007df0:	b154      	cbz	r4, 8007e08 <osThreadNew+0x50>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007df2:	460b      	mov	r3, r1
 8007df4:	9600      	str	r6, [sp, #0]
 8007df6:	4661      	mov	r1, ip
 8007df8:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8007dfc:	f001 f9e2 	bl	80091c4 <xTaskCreateStatic>
 8007e00:	e003      	b.n	8007e0a <osThreadNew+0x52>
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007e02:	1e72      	subs	r2, r6, #1
 8007e04:	2a37      	cmp	r2, #55	@ 0x37
 8007e06:	d9e4      	bls.n	8007dd2 <osThreadNew+0x1a>
        return (NULL);
 8007e08:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8007e0a:	b007      	add	sp, #28
 8007e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e0e:	2280      	movs	r2, #128	@ 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 8007e10:	2618      	movs	r6, #24
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007e12:	460b      	mov	r3, r1
 8007e14:	4621      	mov	r1, r4
 8007e16:	ac05      	add	r4, sp, #20
 8007e18:	9600      	str	r6, [sp, #0]
 8007e1a:	9401      	str	r4, [sp, #4]
 8007e1c:	f001 fa0c 	bl	8009238 <xTaskCreate>
 8007e20:	2801      	cmp	r0, #1
 8007e22:	d1f1      	bne.n	8007e08 <osThreadNew+0x50>
  return ((osThreadId_t)hTask);
 8007e24:	9805      	ldr	r0, [sp, #20]
 8007e26:	e7f0      	b.n	8007e0a <osThreadNew+0x52>
    stack = configMINIMAL_STACK_SIZE;
 8007e28:	2280      	movs	r2, #128	@ 0x80
 8007e2a:	e7d8      	b.n	8007dde <osThreadNew+0x26>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007e2c:	2f00      	cmp	r7, #0
 8007e2e:	d1eb      	bne.n	8007e08 <osThreadNew+0x50>
 8007e30:	6923      	ldr	r3, [r4, #16]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e8      	bne.n	8007e08 <osThreadNew+0x50>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007e36:	b292      	uxth	r2, r2
 8007e38:	4664      	mov	r4, ip
 8007e3a:	e7ea      	b.n	8007e12 <osThreadNew+0x5a>

08007e3c <osThreadGetId>:
}

osThreadId_t osThreadGetId (void) {
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007e3c:	f001 bd2e 	b.w	800989c <xTaskGetCurrentTaskHandle>

08007e40 <osDelay>:
 8007e40:	f3ef 8205 	mrs	r2, IPSR
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e44:	b93a      	cbnz	r2, 8007e56 <osDelay+0x16>
osStatus_t osDelay (uint32_t ticks) {
 8007e46:	b508      	push	{r3, lr}
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8007e48:	b908      	cbnz	r0, 8007e4e <osDelay+0xe>
    stat = osOK;
 8007e4a:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8007e4c:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8007e4e:	f001 fbd7 	bl	8009600 <vTaskDelay>
    stat = osOK;
 8007e52:	2000      	movs	r0, #0
}
 8007e54:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8007e56:	f06f 0005 	mvn.w	r0, #5
}
 8007e5a:	4770      	bx	lr

08007e5c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007e5c:	b530      	push	{r4, r5, lr}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	f3ef 8505 	mrs	r5, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8007e64:	b9bd      	cbnz	r5, 8007e96 <osMutexNew+0x3a>
    if (attr != NULL) {
 8007e66:	4604      	mov	r4, r0
 8007e68:	b1c0      	cbz	r0, 8007e9c <osMutexNew+0x40>
      type = attr->attr_bits;
 8007e6a:	6845      	ldr	r5, [r0, #4]
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007e6c:	072b      	lsls	r3, r5, #28
 8007e6e:	d412      	bmi.n	8007e96 <osMutexNew+0x3a>
      mem = -1;

      if (attr != NULL) {
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007e70:	6881      	ldr	r1, [r0, #8]
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007e72:	f005 0501 	and.w	r5, r5, #1
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007e76:	68c3      	ldr	r3, [r0, #12]
 8007e78:	b309      	cbz	r1, 8007ebe <osMutexNew+0x62>
 8007e7a:	2b4f      	cmp	r3, #79	@ 0x4f
 8007e7c:	d90b      	bls.n	8007e96 <osMutexNew+0x3a>
        mem = 0;
      }

      if (mem == 1) {
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007e7e:	b345      	cbz	r5, 8007ed2 <osMutexNew+0x76>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007e80:	2004      	movs	r0, #4
 8007e82:	f000 fc79 	bl	8008778 <xQueueCreateMutexStatic>
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007e86:	b130      	cbz	r0, 8007e96 <osMutexNew+0x3a>
        if (attr != NULL) {
          name = attr->name;
 8007e88:	6824      	ldr	r4, [r4, #0]
 8007e8a:	e00c      	b.n	8007ea6 <osMutexNew+0x4a>
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007e8c:	2004      	movs	r0, #4
 8007e8e:	f000 fcc9 	bl	8008824 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8007e92:	2800      	cmp	r0, #0
 8007e94:	d1f8      	bne.n	8007e88 <osMutexNew+0x2c>
  hMutex = NULL;
 8007e96:	2000      	movs	r0, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8007e98:	b003      	add	sp, #12
 8007e9a:	bd30      	pop	{r4, r5, pc}
              hMutex = xSemaphoreCreateMutex ();
 8007e9c:	2001      	movs	r0, #1
 8007e9e:	f000 fcc1 	bl	8008824 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d0f7      	beq.n	8007e96 <osMutexNew+0x3a>
        vQueueAddToRegistry (hMutex, name);
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	9001      	str	r0, [sp, #4]
 8007eaa:	f000 ffd3 	bl	8008e54 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007eae:	9801      	ldr	r0, [sp, #4]
 8007eb0:	f015 0f01 	tst.w	r5, #1
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007eb4:	bf18      	it	ne
 8007eb6:	f040 0001 	orrne.w	r0, r0, #1
}
 8007eba:	b003      	add	sp, #12
 8007ebc:	bd30      	pop	{r4, r5, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1e9      	bne.n	8007e96 <osMutexNew+0x3a>
            if (rmtx != 0U) {
 8007ec2:	2d00      	cmp	r5, #0
 8007ec4:	d1e2      	bne.n	8007e8c <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 8007ec6:	2001      	movs	r0, #1
 8007ec8:	f000 fcac 	bl	8008824 <xQueueCreateMutex>
      if (hMutex != NULL) {
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	d1db      	bne.n	8007e88 <osMutexNew+0x2c>
 8007ed0:	e7e1      	b.n	8007e96 <osMutexNew+0x3a>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007ed2:	2001      	movs	r0, #1
 8007ed4:	f000 fc50 	bl	8008778 <xQueueCreateMutexStatic>
      if (hMutex != NULL) {
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d1d5      	bne.n	8007e88 <osMutexNew+0x2c>
 8007edc:	e7db      	b.n	8007e96 <osMutexNew+0x3a>
 8007ede:	bf00      	nop

08007ee0 <osMutexAcquire>:
 8007ee0:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8007ee4:	b9d2      	cbnz	r2, 8007f1c <osMutexAcquire+0x3c>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8007ee6:	2801      	cmp	r0, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007ee8:	b538      	push	{r3, r4, r5, lr}
 8007eea:	4603      	mov	r3, r0
  else if (hMutex == NULL) {
 8007eec:	d919      	bls.n	8007f22 <osMutexAcquire+0x42>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8007eee:	f003 0501 	and.w	r5, r3, #1
 8007ef2:	460c      	mov	r4, r1
 8007ef4:	f020 0001 	bic.w	r0, r0, #1
 8007ef8:	b955      	cbnz	r5, 8007f10 <osMutexAcquire+0x30>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007efa:	f000 fe2b 	bl	8008b54 <xQueueSemaphoreTake>
 8007efe:	2801      	cmp	r0, #1
 8007f00:	d00a      	beq.n	8007f18 <osMutexAcquire+0x38>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 8007f02:	2c00      	cmp	r4, #0
 8007f04:	bf14      	ite	ne
 8007f06:	f06f 0001 	mvnne.w	r0, #1
 8007f0a:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 8007f0e:	bd38      	pop	{r3, r4, r5, pc}
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007f10:	f000 fefa 	bl	8008d08 <xQueueTakeMutexRecursive>
 8007f14:	2801      	cmp	r0, #1
 8007f16:	d1f4      	bne.n	8007f02 <osMutexAcquire+0x22>
  stat = osOK;
 8007f18:	2000      	movs	r0, #0
}
 8007f1a:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorISR;
 8007f1c:	f06f 0005 	mvn.w	r0, #5
}
 8007f20:	4770      	bx	lr
    stat = osErrorParameter;
 8007f22:	f06f 0003 	mvn.w	r0, #3
}
 8007f26:	bd38      	pop	{r3, r4, r5, pc}

08007f28 <osMutexRelease>:
 8007f28:	f3ef 8105 	mrs	r1, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8007f2c:	b9b9      	cbnz	r1, 8007f5e <osMutexRelease+0x36>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8007f2e:	2801      	cmp	r0, #1
 8007f30:	4602      	mov	r2, r0
 8007f32:	d917      	bls.n	8007f64 <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8007f34:	f020 0001 	bic.w	r0, r0, #1
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8007f38:	b508      	push	{r3, lr}
 8007f3a:	f002 0301 	and.w	r3, r2, #1
    if (rmtx != 0U) {
 8007f3e:	b93b      	cbnz	r3, 8007f50 <osMutexRelease+0x28>
        stat = osErrorResource;
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007f40:	461a      	mov	r2, r3
 8007f42:	4619      	mov	r1, r3
 8007f44:	f000 fb54 	bl	80085f0 <xQueueGenericSend>
 8007f48:	2801      	cmp	r0, #1
 8007f4a:	d105      	bne.n	8007f58 <osMutexRelease+0x30>
  stat = osOK;
 8007f4c:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8007f4e:	bd08      	pop	{r3, pc}
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007f50:	f000 fc48 	bl	80087e4 <xQueueGiveMutexRecursive>
 8007f54:	2801      	cmp	r0, #1
 8007f56:	d0f9      	beq.n	8007f4c <osMutexRelease+0x24>
        stat = osErrorResource;
 8007f58:	f06f 0002 	mvn.w	r0, #2
}
 8007f5c:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8007f5e:	f06f 0005 	mvn.w	r0, #5
 8007f62:	4770      	bx	lr
    stat = osErrorParameter;
 8007f64:	f06f 0003 	mvn.w	r0, #3
}
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop

08007f6c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007f74:	b98e      	cbnz	r6, 8007f9a <osSemaphoreNew+0x2e>
 8007f76:	4605      	mov	r5, r0
 8007f78:	b178      	cbz	r0, 8007f9a <osSemaphoreNew+0x2e>
 8007f7a:	4288      	cmp	r0, r1
 8007f7c:	460f      	mov	r7, r1
 8007f7e:	d30c      	bcc.n	8007f9a <osSemaphoreNew+0x2e>
    mem = -1;

    if (attr != NULL) {
 8007f80:	4614      	mov	r4, r2
 8007f82:	b172      	cbz	r2, 8007fa2 <osSemaphoreNew+0x36>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007f84:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 8007f88:	b14a      	cbz	r2, 8007f9e <osSemaphoreNew+0x32>
 8007f8a:	2b4f      	cmp	r3, #79	@ 0x4f
 8007f8c:	d905      	bls.n	8007f9a <osSemaphoreNew+0x2e>
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 8007f8e:	2801      	cmp	r0, #1
 8007f90:	d02f      	beq.n	8007ff2 <osSemaphoreNew+0x86>
        }
      }
      else {
        if (mem == 1) {
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007f92:	f000 faeb 	bl	800856c <xQueueCreateCountingSemaphoreStatic>
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007f96:	4605      	mov	r5, r0
 8007f98:	b968      	cbnz	r0, 8007fb6 <osSemaphoreNew+0x4a>
  hSemaphore = NULL;
 8007f9a:	2500      	movs	r5, #0
 8007f9c:	e010      	b.n	8007fc0 <osSemaphoreNew+0x54>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1fb      	bne.n	8007f9a <osSemaphoreNew+0x2e>
      if (max_count == 1U) {
 8007fa2:	2d01      	cmp	r5, #1
 8007fa4:	d00f      	beq.n	8007fc6 <osSemaphoreNew+0x5a>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	4639      	mov	r1, r7
 8007faa:	f000 fb03 	bl	80085b4 <xQueueCreateCountingSemaphore>
 8007fae:	4605      	mov	r5, r0
      if (hSemaphore != NULL) {
 8007fb0:	2d00      	cmp	r5, #0
 8007fb2:	d0f2      	beq.n	8007f9a <osSemaphoreNew+0x2e>
        if (attr != NULL) {
 8007fb4:	b104      	cbz	r4, 8007fb8 <osSemaphoreNew+0x4c>
          name = attr->name;
 8007fb6:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007fb8:	4621      	mov	r1, r4
 8007fba:	4628      	mov	r0, r5
 8007fbc:	f000 ff4a 	bl	8008e54 <vQueueAddToRegistry>
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 8007fc0:	4628      	mov	r0, r5
 8007fc2:	b003      	add	sp, #12
 8007fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            hSemaphore = xSemaphoreCreateBinary();
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	2203      	movs	r2, #3
 8007fca:	2100      	movs	r1, #0
 8007fcc:	f000 faa6 	bl	800851c <xQueueGenericCreate>
 8007fd0:	4605      	mov	r5, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007fd2:	2d00      	cmp	r5, #0
 8007fd4:	d0e1      	beq.n	8007f9a <osSemaphoreNew+0x2e>
 8007fd6:	2f00      	cmp	r7, #0
 8007fd8:	d0ea      	beq.n	8007fb0 <osSemaphoreNew+0x44>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007fda:	2300      	movs	r3, #0
 8007fdc:	4628      	mov	r0, r5
 8007fde:	461a      	mov	r2, r3
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	f000 fb05 	bl	80085f0 <xQueueGenericSend>
 8007fe6:	2801      	cmp	r0, #1
 8007fe8:	d0e4      	beq.n	8007fb4 <osSemaphoreNew+0x48>
            vSemaphoreDelete (hSemaphore);
 8007fea:	4628      	mov	r0, r5
 8007fec:	f000 ff08 	bl	8008e00 <vQueueDelete>
      if (hSemaphore != NULL) {
 8007ff0:	e7d3      	b.n	8007f9a <osSemaphoreNew+0x2e>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	2203      	movs	r2, #3
 8007ff6:	4631      	mov	r1, r6
 8007ff8:	9200      	str	r2, [sp, #0]
 8007ffa:	4632      	mov	r2, r6
 8007ffc:	f000 fa3c 	bl	8008478 <xQueueGenericCreateStatic>
 8008000:	4605      	mov	r5, r0
 8008002:	e7e6      	b.n	8007fd2 <osSemaphoreNew+0x66>

08008004 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8008004:	b360      	cbz	r0, 8008060 <osSemaphoreAcquire+0x5c>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008006:	b510      	push	{r4, lr}
 8008008:	460c      	mov	r4, r1
 800800a:	b082      	sub	sp, #8
 800800c:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8008010:	b1b3      	cbz	r3, 8008040 <osSemaphoreAcquire+0x3c>
    if (timeout != 0U) {
 8008012:	bb11      	cbnz	r1, 800805a <osSemaphoreAcquire+0x56>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008014:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8008016:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008018:	f000 fe96 	bl	8008d48 <xQueueReceiveFromISR>
 800801c:	2801      	cmp	r0, #1
 800801e:	d118      	bne.n	8008052 <osSemaphoreAcquire+0x4e>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008020:	9b01      	ldr	r3, [sp, #4]
 8008022:	b913      	cbnz	r3, 800802a <osSemaphoreAcquire+0x26>
  stat = osOK;
 8008024:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008026:	b002      	add	sp, #8
 8008028:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 800802a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800802e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008032:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	e7f1      	b.n	8008024 <osSemaphoreAcquire+0x20>
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008040:	f000 fd88 	bl	8008b54 <xQueueSemaphoreTake>
 8008044:	2801      	cmp	r0, #1
 8008046:	d0ed      	beq.n	8008024 <osSemaphoreAcquire+0x20>
      if (timeout != 0U) {
 8008048:	b11c      	cbz	r4, 8008052 <osSemaphoreAcquire+0x4e>
        stat = osErrorTimeout;
 800804a:	f06f 0001 	mvn.w	r0, #1
}
 800804e:	b002      	add	sp, #8
 8008050:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 8008052:	f06f 0002 	mvn.w	r0, #2
}
 8008056:	b002      	add	sp, #8
 8008058:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 800805a:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800805e:	e7e2      	b.n	8008026 <osSemaphoreAcquire+0x22>
    stat = osErrorParameter;
 8008060:	f06f 0003 	mvn.w	r0, #3
}
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop

08008068 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8008068:	b328      	cbz	r0, 80080b6 <osSemaphoreRelease+0x4e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800806a:	b500      	push	{lr}
 800806c:	b083      	sub	sp, #12
 800806e:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8008072:	b19b      	cbz	r3, 800809c <osSemaphoreRelease+0x34>
    yield = pdFALSE;
 8008074:	2300      	movs	r3, #0

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008076:	a901      	add	r1, sp, #4
    yield = pdFALSE;
 8008078:	9301      	str	r3, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800807a:	f000 fc57 	bl	800892c <xQueueGiveFromISR>
 800807e:	2801      	cmp	r0, #1
 8008080:	d116      	bne.n	80080b0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 8008082:	9b01      	ldr	r3, [sp, #4]
 8008084:	b183      	cbz	r3, 80080a8 <osSemaphoreRelease+0x40>
 8008086:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800808a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800808e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	e005      	b.n	80080a8 <osSemaphoreRelease+0x40>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800809c:	461a      	mov	r2, r3
 800809e:	4619      	mov	r1, r3
 80080a0:	f000 faa6 	bl	80085f0 <xQueueGenericSend>
 80080a4:	2801      	cmp	r0, #1
 80080a6:	d103      	bne.n	80080b0 <osSemaphoreRelease+0x48>
  stat = osOK;
 80080a8:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 80080aa:	b003      	add	sp, #12
 80080ac:	f85d fb04 	ldr.w	pc, [sp], #4
      stat = osErrorResource;
 80080b0:	f06f 0002 	mvn.w	r0, #2
 80080b4:	e7f9      	b.n	80080aa <osSemaphoreRelease+0x42>
    stat = osErrorParameter;
 80080b6:	f06f 0003 	mvn.w	r0, #3
}
 80080ba:	4770      	bx	lr

080080bc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80080bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080be:	b083      	sub	sp, #12
 80080c0:	f3ef 8705 	mrs	r7, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80080c4:	b987      	cbnz	r7, 80080e8 <osMessageQueueNew+0x2c>
 80080c6:	4605      	mov	r5, r0
 80080c8:	b170      	cbz	r0, 80080e8 <osMessageQueueNew+0x2c>
 80080ca:	b169      	cbz	r1, 80080e8 <osMessageQueueNew+0x2c>
    mem = -1;

    if (attr != NULL) {
 80080cc:	4614      	mov	r4, r2
 80080ce:	b17a      	cbz	r2, 80080f0 <osMessageQueueNew+0x34>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80080d0:	e9d2 3202 	ldrd	r3, r2, [r2, #8]
 80080d4:	b1c3      	cbz	r3, 8008108 <osMessageQueueNew+0x4c>
 80080d6:	2a4f      	cmp	r2, #79	@ 0x4f
 80080d8:	d906      	bls.n	80080e8 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80080da:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80080dc:	b122      	cbz	r2, 80080e8 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80080de:	fb01 f505 	mul.w	r5, r1, r5
 80080e2:	6966      	ldr	r6, [r4, #20]
 80080e4:	42ae      	cmp	r6, r5
 80080e6:	d21e      	bcs.n	8008126 <osMessageQueueNew+0x6a>
  hQueue = NULL;
 80080e8:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80080ea:	4628      	mov	r0, r5
 80080ec:	b003      	add	sp, #12
 80080ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hQueue = xQueueCreate (msg_count, msg_size);
 80080f0:	f000 fa14 	bl	800851c <xQueueGenericCreate>
    if (hQueue != NULL) {
 80080f4:	4605      	mov	r5, r0
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d0f6      	beq.n	80080e8 <osMessageQueueNew+0x2c>
      vQueueAddToRegistry (hQueue, name);
 80080fa:	4628      	mov	r0, r5
 80080fc:	4621      	mov	r1, r4
 80080fe:	f000 fea9 	bl	8008e54 <vQueueAddToRegistry>
}
 8008102:	4628      	mov	r0, r5
 8008104:	b003      	add	sp, #12
 8008106:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008108:	2a00      	cmp	r2, #0
 800810a:	d1ed      	bne.n	80080e8 <osMessageQueueNew+0x2c>
 800810c:	6923      	ldr	r3, [r4, #16]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1ea      	bne.n	80080e8 <osMessageQueueNew+0x2c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008112:	6962      	ldr	r2, [r4, #20]
 8008114:	2a00      	cmp	r2, #0
 8008116:	d1e7      	bne.n	80080e8 <osMessageQueueNew+0x2c>
          hQueue = xQueueCreate (msg_count, msg_size);
 8008118:	f000 fa00 	bl	800851c <xQueueGenericCreate>
    if (hQueue != NULL) {
 800811c:	4605      	mov	r5, r0
 800811e:	2800      	cmp	r0, #0
 8008120:	d0e2      	beq.n	80080e8 <osMessageQueueNew+0x2c>
        name = attr->name;
 8008122:	6824      	ldr	r4, [r4, #0]
 8008124:	e7e9      	b.n	80080fa <osMessageQueueNew+0x3e>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008126:	9700      	str	r7, [sp, #0]
 8008128:	f000 f9a6 	bl	8008478 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 800812c:	4605      	mov	r5, r0
 800812e:	2800      	cmp	r0, #0
 8008130:	d1f7      	bne.n	8008122 <osMessageQueueNew+0x66>
 8008132:	e7d9      	b.n	80080e8 <osMessageQueueNew+0x2c>

08008134 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008134:	b560      	push	{r5, r6, lr}
 8008136:	461e      	mov	r6, r3
 8008138:	b083      	sub	sp, #12
 800813a:	f3ef 8205 	mrs	r2, IPSR
  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800813e:	fab0 f580 	clz	r5, r0
 8008142:	fab1 f381 	clz	r3, r1
 8008146:	096d      	lsrs	r5, r5, #5
 8008148:	095b      	lsrs	r3, r3, #5
  if (IS_IRQ()) {
 800814a:	b1da      	cbz	r2, 8008184 <osMessageQueuePut+0x50>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800814c:	2e00      	cmp	r6, #0
 800814e:	bf18      	it	ne
 8008150:	f043 0301 	orrne.w	r3, r3, #1
 8008154:	bb33      	cbnz	r3, 80081a4 <osMessageQueuePut+0x70>
 8008156:	bb2d      	cbnz	r5, 80081a4 <osMessageQueuePut+0x70>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008158:	462b      	mov	r3, r5
 800815a:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 800815c:	9501      	str	r5, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800815e:	f000 fb7f 	bl	8008860 <xQueueGenericSendFromISR>
 8008162:	2801      	cmp	r0, #1
 8008164:	d11a      	bne.n	800819c <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008166:	9b01      	ldr	r3, [sp, #4]
 8008168:	b14b      	cbz	r3, 800817e <osMessageQueuePut+0x4a>
 800816a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800816e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008172:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800817e:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008180:	b003      	add	sp, #12
 8008182:	bd60      	pop	{r5, r6, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008184:	b975      	cbnz	r5, 80081a4 <osMessageQueuePut+0x70>
 8008186:	b96b      	cbnz	r3, 80081a4 <osMessageQueuePut+0x70>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008188:	4632      	mov	r2, r6
 800818a:	f000 fa31 	bl	80085f0 <xQueueGenericSend>
 800818e:	2801      	cmp	r0, #1
 8008190:	d0f5      	beq.n	800817e <osMessageQueuePut+0x4a>
        if (timeout != 0U) {
 8008192:	b11e      	cbz	r6, 800819c <osMessageQueuePut+0x68>
          stat = osErrorTimeout;
 8008194:	f06f 0001 	mvn.w	r0, #1
}
 8008198:	b003      	add	sp, #12
 800819a:	bd60      	pop	{r5, r6, pc}
        stat = osErrorResource;
 800819c:	f06f 0002 	mvn.w	r0, #2
}
 80081a0:	b003      	add	sp, #12
 80081a2:	bd60      	pop	{r5, r6, pc}
      stat = osErrorParameter;
 80081a4:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 80081a8:	e7ea      	b.n	8008180 <osMessageQueuePut+0x4c>
 80081aa:	bf00      	nop

080081ac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	461e      	mov	r6, r3
 80081b0:	b082      	sub	sp, #8
 80081b2:	f3ef 8305 	mrs	r3, IPSR
  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80081b6:	fab0 f580 	clz	r5, r0
 80081ba:	fab1 f481 	clz	r4, r1
 80081be:	096d      	lsrs	r5, r5, #5
 80081c0:	0964      	lsrs	r4, r4, #5
  if (IS_IRQ()) {
 80081c2:	b1d3      	cbz	r3, 80081fa <osMessageQueueGet+0x4e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80081c4:	2e00      	cmp	r6, #0
 80081c6:	bf18      	it	ne
 80081c8:	f044 0401 	orrne.w	r4, r4, #1
 80081cc:	bb2c      	cbnz	r4, 800821a <osMessageQueueGet+0x6e>
 80081ce:	bb25      	cbnz	r5, 800821a <osMessageQueueGet+0x6e>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80081d0:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80081d2:	9501      	str	r5, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80081d4:	f000 fdb8 	bl	8008d48 <xQueueReceiveFromISR>
 80081d8:	2801      	cmp	r0, #1
 80081da:	d11a      	bne.n	8008212 <osMessageQueueGet+0x66>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	b14b      	cbz	r3, 80081f4 <osMessageQueueGet+0x48>
 80081e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80081e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80081ec:	f3bf 8f4f 	dsb	sy
 80081f0:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80081f4:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80081f6:	b002      	add	sp, #8
 80081f8:	bd70      	pop	{r4, r5, r6, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80081fa:	b975      	cbnz	r5, 800821a <osMessageQueueGet+0x6e>
 80081fc:	b96c      	cbnz	r4, 800821a <osMessageQueueGet+0x6e>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80081fe:	4632      	mov	r2, r6
 8008200:	f000 fbea 	bl	80089d8 <xQueueReceive>
 8008204:	2801      	cmp	r0, #1
 8008206:	d0f5      	beq.n	80081f4 <osMessageQueueGet+0x48>
        if (timeout != 0U) {
 8008208:	b11e      	cbz	r6, 8008212 <osMessageQueueGet+0x66>
          stat = osErrorTimeout;
 800820a:	f06f 0001 	mvn.w	r0, #1
}
 800820e:	b002      	add	sp, #8
 8008210:	bd70      	pop	{r4, r5, r6, pc}
        stat = osErrorResource;
 8008212:	f06f 0002 	mvn.w	r0, #2
}
 8008216:	b002      	add	sp, #8
 8008218:	bd70      	pop	{r4, r5, r6, pc}
      stat = osErrorParameter;
 800821a:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800821e:	e7ea      	b.n	80081f6 <osMessageQueueGet+0x4a>

08008220 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008220:	4b04      	ldr	r3, [pc, #16]	@ (8008234 <vApplicationGetIdleTaskMemory+0x14>)
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008222:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008224:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008226:	2380      	movs	r3, #128	@ 0x80
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008228:	4c03      	ldr	r4, [pc, #12]	@ (8008238 <vApplicationGetIdleTaskMemory+0x18>)
 800822a:	600c      	str	r4, [r1, #0]
}
 800822c:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008230:	6013      	str	r3, [r2, #0]
}
 8008232:	4770      	bx	lr
 8008234:	24000b2c 	.word	0x24000b2c
 8008238:	2400092c 	.word	0x2400092c

0800823c <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800823c:	4b05      	ldr	r3, [pc, #20]	@ (8008254 <vApplicationGetTimerTaskMemory+0x18>)
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800823e:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008240:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008242:	f44f 7380 	mov.w	r3, #256	@ 0x100
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008246:	4c04      	ldr	r4, [pc, #16]	@ (8008258 <vApplicationGetTimerTaskMemory+0x1c>)
 8008248:	600c      	str	r4, [r1, #0]
}
 800824a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800824e:	6013      	str	r3, [r2, #0]
}
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	24000884 	.word	0x24000884
 8008258:	24000484 	.word	0x24000484

0800825c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800825c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008260:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008264:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008266:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008268:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800826a:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800826c:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop

08008274 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008274:	2300      	movs	r3, #0
 8008276:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop

0800827c <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800827c:	6803      	ldr	r3, [r0, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800827e:	6842      	ldr	r2, [r0, #4]
	( pxList->uxNumberOfItems )++;
 8008280:	3301      	adds	r3, #1
{
 8008282:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008284:	6894      	ldr	r4, [r2, #8]
 8008286:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800828a:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800828c:	6091      	str	r1, [r2, #8]
}
 800828e:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8008292:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008294:	6003      	str	r3, [r0, #0]
}
 8008296:	4770      	bx	lr

08008298 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008298:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800829a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800829c:	1c6b      	adds	r3, r5, #1
 800829e:	d010      	beq.n	80082c2 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80082a0:	f100 0308 	add.w	r3, r0, #8
 80082a4:	461c      	mov	r4, r3
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	42aa      	cmp	r2, r5
 80082ac:	d9fa      	bls.n	80082a4 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80082ae:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80082b0:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80082b2:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80082b4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80082b6:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80082b8:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80082ba:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80082bc:	6002      	str	r2, [r0, #0]
}
 80082be:	bc30      	pop	{r4, r5}
 80082c0:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80082c2:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80082c4:	6863      	ldr	r3, [r4, #4]
 80082c6:	e7f2      	b.n	80082ae <vListInsert+0x16>

080082c8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80082c8:	6903      	ldr	r3, [r0, #16]
{
 80082ca:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80082cc:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80082ce:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 80082d2:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 80082d4:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80082d8:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80082da:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 80082dc:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80082e0:	bf08      	it	eq
 80082e2:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 80082e4:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 80082e6:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80082e8:	3a01      	subs	r2, #1
 80082ea:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80082ec:	6818      	ldr	r0, [r3, #0]
}
 80082ee:	4770      	bx	lr

080082f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082f0:	b570      	push	{r4, r5, r6, lr}
 80082f2:	4616      	mov	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082f4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 80082f6:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082f8:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082fa:	b92a      	cbnz	r2, 8008308 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082fc:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80082fe:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008300:	b34e      	cbz	r6, 8008356 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8008302:	4610      	mov	r0, r2
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008304:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 8008306:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8008308:	b97e      	cbnz	r6, 800832a <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800830a:	6840      	ldr	r0, [r0, #4]
 800830c:	f009 ff97 	bl	801223e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008310:	6863      	ldr	r3, [r4, #4]
 8008312:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008314:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008316:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008318:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800831a:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800831c:	bf24      	itt	cs
 800831e:	6823      	ldrcs	r3, [r4, #0]
 8008320:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008322:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 8008324:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008326:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8008328:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800832a:	68c0      	ldr	r0, [r0, #12]
 800832c:	f009 ff87 	bl	801223e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008330:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008332:	68e3      	ldr	r3, [r4, #12]
 8008334:	4251      	negs	r1, r2
 8008336:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008338:	6822      	ldr	r2, [r4, #0]
 800833a:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800833c:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800833e:	d202      	bcs.n	8008346 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008340:	68a3      	ldr	r3, [r4, #8]
 8008342:	440b      	add	r3, r1
 8008344:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8008346:	2e02      	cmp	r6, #2
 8008348:	d1eb      	bne.n	8008322 <prvCopyDataToQueue+0x32>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800834a:	2d01      	cmp	r5, #1
BaseType_t xReturn = pdFALSE;
 800834c:	f04f 0000 	mov.w	r0, #0
 8008350:	bf38      	it	cc
 8008352:	2501      	movcc	r5, #1
 8008354:	e7d6      	b.n	8008304 <prvCopyDataToQueue+0x14>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008356:	6880      	ldr	r0, [r0, #8]
 8008358:	f001 faf6 	bl	8009948 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800835c:	60a6      	str	r6, [r4, #8]
 800835e:	e7d1      	b.n	8008304 <prvCopyDataToQueue+0x14>

08008360 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008360:	b570      	push	{r4, r5, r6, lr}
 8008362:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008364:	f001 fe0e 	bl	8009f84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008368:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 800836c:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800836e:	2c00      	cmp	r4, #0
 8008370:	dd14      	ble.n	800839c <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008372:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 8008376:	e003      	b.n	8008380 <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008378:	1e63      	subs	r3, r4, #1
 800837a:	b2da      	uxtb	r2, r3
 800837c:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800837e:	b16a      	cbz	r2, 800839c <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008380:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008382:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008384:	b153      	cbz	r3, 800839c <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008386:	f001 f9ef 	bl	8009768 <xTaskRemoveFromEventList>
 800838a:	2800      	cmp	r0, #0
 800838c:	d0f4      	beq.n	8008378 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 800838e:	f001 fa7f 	bl	8009890 <vTaskMissedYield>
			--cTxLock;
 8008392:	1e63      	subs	r3, r4, #1
 8008394:	b2da      	uxtb	r2, r3
 8008396:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008398:	2a00      	cmp	r2, #0
 800839a:	d1f1      	bne.n	8008380 <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800839c:	23ff      	movs	r3, #255	@ 0xff
 800839e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80083a2:	f001 fe11 	bl	8009fc8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80083a6:	f001 fded 	bl	8009f84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80083aa:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 80083ae:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083b0:	2c00      	cmp	r4, #0
 80083b2:	dd14      	ble.n	80083de <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083b4:	f105 0610 	add.w	r6, r5, #16
 80083b8:	e003      	b.n	80083c2 <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80083ba:	1e63      	subs	r3, r4, #1
 80083bc:	b2da      	uxtb	r2, r3
 80083be:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083c0:	b16a      	cbz	r2, 80083de <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083c2:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083c4:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083c6:	b153      	cbz	r3, 80083de <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083c8:	f001 f9ce 	bl	8009768 <xTaskRemoveFromEventList>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d0f4      	beq.n	80083ba <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 80083d0:	f001 fa5e 	bl	8009890 <vTaskMissedYield>
				--cRxLock;
 80083d4:	1e63      	subs	r3, r4, #1
 80083d6:	b2da      	uxtb	r2, r3
 80083d8:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083da:	2a00      	cmp	r2, #0
 80083dc:	d1f1      	bne.n	80083c2 <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80083de:	23ff      	movs	r3, #255	@ 0xff
 80083e0:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
}
 80083e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80083e8:	f001 bdee 	b.w	8009fc8 <vPortExitCritical>

080083ec <xQueueGenericReset>:
{
 80083ec:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80083ee:	b1e0      	cbz	r0, 800842a <xQueueGenericReset+0x3e>
 80083f0:	4604      	mov	r4, r0
 80083f2:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 80083f4:	f001 fdc6 	bl	8009f84 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083f8:	6822      	ldr	r2, [r4, #0]
 80083fa:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80083fe:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008400:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008404:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008406:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008408:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800840a:	60a3      	str	r3, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800840c:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800840e:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008410:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008412:	63a1      	str	r1, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8008414:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008418:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800841c:	b975      	cbnz	r5, 800843c <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800841e:	6923      	ldr	r3, [r4, #16]
 8008420:	b9c3      	cbnz	r3, 8008454 <xQueueGenericReset+0x68>
	taskEXIT_CRITICAL();
 8008422:	f001 fdd1 	bl	8009fc8 <vPortExitCritical>
}
 8008426:	2001      	movs	r0, #1
 8008428:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800842a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842e:	f383 8811 	msr	BASEPRI, r3
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800843a:	e7fe      	b.n	800843a <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800843c:	f104 0010 	add.w	r0, r4, #16
 8008440:	f7ff ff0c 	bl	800825c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008444:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008448:	f7ff ff08 	bl	800825c <vListInitialise>
	taskEXIT_CRITICAL();
 800844c:	f001 fdbc 	bl	8009fc8 <vPortExitCritical>
}
 8008450:	2001      	movs	r0, #1
 8008452:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008454:	f104 0010 	add.w	r0, r4, #16
 8008458:	f001 f986 	bl	8009768 <xTaskRemoveFromEventList>
 800845c:	2800      	cmp	r0, #0
 800845e:	d0e0      	beq.n	8008422 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8008460:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008468:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	e7d5      	b.n	8008422 <xQueueGenericReset+0x36>
 8008476:	bf00      	nop

08008478 <xQueueGenericCreateStatic>:
	{
 8008478:	b530      	push	{r4, r5, lr}
 800847a:	b085      	sub	sp, #20
 800847c:	f89d 4020 	ldrb.w	r4, [sp, #32]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008480:	b940      	cbnz	r0, 8008494 <xQueueGenericCreateStatic+0x1c>
 8008482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	e7fe      	b.n	8008492 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8008494:	b153      	cbz	r3, 80084ac <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008496:	b30a      	cbz	r2, 80084dc <xQueueGenericCreateStatic+0x64>
 8008498:	b989      	cbnz	r1, 80084be <xQueueGenericCreateStatic+0x46>
 800849a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849e:	f383 8811 	msr	BASEPRI, r3
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	f3bf 8f4f 	dsb	sy
 80084aa:	e7fe      	b.n	80084aa <xQueueGenericCreateStatic+0x32>
 80084ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80084bc:	e7fe      	b.n	80084bc <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084be:	b16a      	cbz	r2, 80084dc <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80084c0:	2550      	movs	r5, #80	@ 0x50
 80084c2:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80084c4:	9d03      	ldr	r5, [sp, #12]
 80084c6:	2d50      	cmp	r5, #80	@ 0x50
 80084c8:	d013      	beq.n	80084f2 <xQueueGenericCreateStatic+0x7a>
 80084ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ce:	f383 8811 	msr	BASEPRI, r3
 80084d2:	f3bf 8f6f 	isb	sy
 80084d6:	f3bf 8f4f 	dsb	sy
 80084da:	e7fe      	b.n	80084da <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084dc:	2900      	cmp	r1, #0
 80084de:	d0ef      	beq.n	80084c0 <xQueueGenericCreateStatic+0x48>
 80084e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	e7fe      	b.n	80084f0 <xQueueGenericCreateStatic+0x78>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80084f2:	2900      	cmp	r1, #0
 80084f4:	bf08      	it	eq
 80084f6:	461a      	moveq	r2, r3
	pxNewQueue->uxItemSize = uxItemSize;
 80084f8:	6419      	str	r1, [r3, #64]	@ 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80084fa:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 80084fc:	63d8      	str	r0, [r3, #60]	@ 0x3c
 80084fe:	601a      	str	r2, [r3, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008500:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008502:	f883 1046 	strb.w	r1, [r3, #70]	@ 0x46
 8008506:	9301      	str	r3, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008508:	9a03      	ldr	r2, [sp, #12]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800850a:	f7ff ff6f 	bl	80083ec <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800850e:	9b01      	ldr	r3, [sp, #4]
	}
 8008510:	4618      	mov	r0, r3
		pxNewQueue->ucQueueType = ucQueueType;
 8008512:	f883 404c 	strb.w	r4, [r3, #76]	@ 0x4c
	}
 8008516:	b005      	add	sp, #20
 8008518:	bd30      	pop	{r4, r5, pc}
 800851a:	bf00      	nop

0800851c <xQueueGenericCreate>:
	{
 800851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800851e:	b940      	cbnz	r0, 8008532 <xQueueGenericCreate+0x16>
 8008520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008524:	f383 8811 	msr	BASEPRI, r3
 8008528:	f3bf 8f6f 	isb	sy
 800852c:	f3bf 8f4f 	dsb	sy
 8008530:	e7fe      	b.n	8008530 <xQueueGenericCreate+0x14>
 8008532:	4604      	mov	r4, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008534:	fb01 f000 	mul.w	r0, r1, r0
 8008538:	460d      	mov	r5, r1
 800853a:	4616      	mov	r6, r2
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800853c:	3050      	adds	r0, #80	@ 0x50
 800853e:	f001 fe95 	bl	800a26c <pvPortMalloc>
		if( pxNewQueue != NULL )
 8008542:	4607      	mov	r7, r0
 8008544:	b170      	cbz	r0, 8008564 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008546:	2300      	movs	r3, #0
 8008548:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 800854c:	b165      	cbz	r5, 8008568 <xQueueGenericCreate+0x4c>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800854e:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008552:	2101      	movs	r1, #1
 8008554:	4638      	mov	r0, r7
 8008556:	603b      	str	r3, [r7, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8008558:	e9c7 450f 	strd	r4, r5, [r7, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800855c:	f7ff ff46 	bl	80083ec <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8008560:	f887 604c 	strb.w	r6, [r7, #76]	@ 0x4c
	}
 8008564:	4638      	mov	r0, r7
 8008566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008568:	4603      	mov	r3, r0
 800856a:	e7f2      	b.n	8008552 <xQueueGenericCreate+0x36>

0800856c <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 800856c:	b940      	cbnz	r0, 8008580 <xQueueCreateCountingSemaphoreStatic+0x14>
 800856e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008572:	f383 8811 	msr	BASEPRI, r3
 8008576:	f3bf 8f6f 	isb	sy
 800857a:	f3bf 8f4f 	dsb	sy
 800857e:	e7fe      	b.n	800857e <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008580:	4288      	cmp	r0, r1
	{
 8008582:	b510      	push	{r4, lr}
 8008584:	460c      	mov	r4, r1
 8008586:	b082      	sub	sp, #8
		configASSERT( uxInitialCount <= uxMaxCount );
 8008588:	d208      	bcs.n	800859c <xQueueCreateCountingSemaphoreStatic+0x30>
 800858a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858e:	f383 8811 	msr	BASEPRI, r3
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	f3bf 8f4f 	dsb	sy
 800859a:	e7fe      	b.n	800859a <xQueueCreateCountingSemaphoreStatic+0x2e>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800859c:	2102      	movs	r1, #2
 800859e:	4613      	mov	r3, r2
 80085a0:	2200      	movs	r2, #0
 80085a2:	9100      	str	r1, [sp, #0]
 80085a4:	4611      	mov	r1, r2
 80085a6:	f7ff ff67 	bl	8008478 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 80085aa:	b100      	cbz	r0, 80085ae <xQueueCreateCountingSemaphoreStatic+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80085ac:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 80085ae:	b002      	add	sp, #8
 80085b0:	bd10      	pop	{r4, pc}
 80085b2:	bf00      	nop

080085b4 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 80085b4:	b940      	cbnz	r0, 80085c8 <xQueueCreateCountingSemaphore+0x14>
 80085b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ba:	f383 8811 	msr	BASEPRI, r3
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f3bf 8f4f 	dsb	sy
 80085c6:	e7fe      	b.n	80085c6 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 80085c8:	4288      	cmp	r0, r1
	{
 80085ca:	b510      	push	{r4, lr}
 80085cc:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 80085ce:	d208      	bcs.n	80085e2 <xQueueCreateCountingSemaphore+0x2e>
 80085d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	e7fe      	b.n	80085e0 <xQueueCreateCountingSemaphore+0x2c>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80085e2:	2202      	movs	r2, #2
 80085e4:	2100      	movs	r1, #0
 80085e6:	f7ff ff99 	bl	800851c <xQueueGenericCreate>
		if( xHandle != NULL )
 80085ea:	b100      	cbz	r0, 80085ee <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80085ec:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 80085ee:	bd10      	pop	{r4, pc}

080085f0 <xQueueGenericSend>:
{
 80085f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085f4:	b085      	sub	sp, #20
 80085f6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80085f8:	2800      	cmp	r0, #0
 80085fa:	d07e      	beq.n	80086fa <xQueueGenericSend+0x10a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085fc:	460f      	mov	r7, r1
 80085fe:	4604      	mov	r4, r0
 8008600:	461e      	mov	r6, r3
 8008602:	2900      	cmp	r1, #0
 8008604:	d069      	beq.n	80086da <xQueueGenericSend+0xea>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008606:	2e02      	cmp	r6, #2
 8008608:	d10b      	bne.n	8008622 <xQueueGenericSend+0x32>
 800860a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800860c:	2b01      	cmp	r3, #1
 800860e:	d008      	beq.n	8008622 <xQueueGenericSend+0x32>
 8008610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	e7fe      	b.n	8008620 <xQueueGenericSend+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008622:	f001 f941 	bl	80098a8 <xTaskGetSchedulerState>
 8008626:	2800      	cmp	r0, #0
 8008628:	d070      	beq.n	800870c <xQueueGenericSend+0x11c>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800862a:	f1a6 0802 	sub.w	r8, r6, #2
 800862e:	2500      	movs	r5, #0
 8008630:	fab8 f888 	clz	r8, r8
		prvLockQueue( pxQueue );
 8008634:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008636:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800863a:	e007      	b.n	800864c <xQueueGenericSend+0x5c>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800863c:	f001 fcc4 	bl	8009fc8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8008640:	4620      	mov	r0, r4
 8008642:	f7ff fe8d 	bl	8008360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008646:	f000 ffcb 	bl	80095e0 <xTaskResumeAll>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800864a:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 800864c:	f001 fc9a 	bl	8009f84 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008650:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8008652:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008654:	4290      	cmp	r0, r2
 8008656:	d365      	bcc.n	8008724 <xQueueGenericSend+0x134>
 8008658:	f1b8 0f00 	cmp.w	r8, #0
 800865c:	d162      	bne.n	8008724 <xQueueGenericSend+0x134>
				if( xTicksToWait == ( TickType_t ) 0 )
 800865e:	9b01      	ldr	r3, [sp, #4]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d077      	beq.n	8008754 <xQueueGenericSend+0x164>
				else if( xEntryTimeSet == pdFALSE )
 8008664:	2d00      	cmp	r5, #0
 8008666:	d044      	beq.n	80086f2 <xQueueGenericSend+0x102>
		taskEXIT_CRITICAL();
 8008668:	f001 fcae 	bl	8009fc8 <vPortExitCritical>
		vTaskSuspendAll();
 800866c:	f000 fe64 	bl	8009338 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008670:	f001 fc88 	bl	8009f84 <vPortEnterCritical>
 8008674:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008678:	2bff      	cmp	r3, #255	@ 0xff
 800867a:	d101      	bne.n	8008680 <xQueueGenericSend+0x90>
 800867c:	f884 9044 	strb.w	r9, [r4, #68]	@ 0x44
 8008680:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008684:	2bff      	cmp	r3, #255	@ 0xff
 8008686:	d101      	bne.n	800868c <xQueueGenericSend+0x9c>
 8008688:	f884 9045 	strb.w	r9, [r4, #69]	@ 0x45
 800868c:	f001 fc9c 	bl	8009fc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008690:	a901      	add	r1, sp, #4
 8008692:	a802      	add	r0, sp, #8
 8008694:	f001 f8ba 	bl	800980c <xTaskCheckForTimeOut>
 8008698:	2800      	cmp	r0, #0
 800869a:	d15f      	bne.n	800875c <xQueueGenericSend+0x16c>
	taskENTER_CRITICAL();
 800869c:	f001 fc72 	bl	8009f84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80086a0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80086a2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d1c9      	bne.n	800863c <xQueueGenericSend+0x4c>
	taskEXIT_CRITICAL();
 80086a8:	f001 fc8e 	bl	8009fc8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80086ac:	9901      	ldr	r1, [sp, #4]
 80086ae:	f104 0010 	add.w	r0, r4, #16
 80086b2:	f001 f821 	bl	80096f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80086b6:	4620      	mov	r0, r4
 80086b8:	f7ff fe52 	bl	8008360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80086bc:	f000 ff90 	bl	80095e0 <xTaskResumeAll>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d1c2      	bne.n	800864a <xQueueGenericSend+0x5a>
					portYIELD_WITHIN_API();
 80086c4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80086c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086cc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	e7b7      	b.n	800864a <xQueueGenericSend+0x5a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086da:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d092      	beq.n	8008606 <xQueueGenericSend+0x16>
 80086e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	e7fe      	b.n	80086f0 <xQueueGenericSend+0x100>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086f2:	a802      	add	r0, sp, #8
 80086f4:	f001 f87e 	bl	80097f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086f8:	e7b6      	b.n	8008668 <xQueueGenericSend+0x78>
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800870a:	e7fe      	b.n	800870a <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800870c:	9b01      	ldr	r3, [sp, #4]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d08b      	beq.n	800862a <xQueueGenericSend+0x3a>
 8008712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008716:	f383 8811 	msr	BASEPRI, r3
 800871a:	f3bf 8f6f 	isb	sy
 800871e:	f3bf 8f4f 	dsb	sy
 8008722:	e7fe      	b.n	8008722 <xQueueGenericSend+0x132>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008724:	4632      	mov	r2, r6
 8008726:	4639      	mov	r1, r7
 8008728:	4620      	mov	r0, r4
 800872a:	f7ff fde1 	bl	80082f0 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800872e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008730:	b9d3      	cbnz	r3, 8008768 <xQueueGenericSend+0x178>
					else if( xYieldRequired != pdFALSE )
 8008732:	b148      	cbz	r0, 8008748 <xQueueGenericSend+0x158>
						queueYIELD_IF_USING_PREEMPTION();
 8008734:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008738:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800873c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008740:	f3bf 8f4f 	dsb	sy
 8008744:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008748:	f001 fc3e 	bl	8009fc8 <vPortExitCritical>
				return pdPASS;
 800874c:	2001      	movs	r0, #1
}
 800874e:	b005      	add	sp, #20
 8008750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					taskEXIT_CRITICAL();
 8008754:	f001 fc38 	bl	8009fc8 <vPortExitCritical>
					return errQUEUE_FULL;
 8008758:	2000      	movs	r0, #0
 800875a:	e7f8      	b.n	800874e <xQueueGenericSend+0x15e>
			prvUnlockQueue( pxQueue );
 800875c:	4620      	mov	r0, r4
 800875e:	f7ff fdff 	bl	8008360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008762:	f000 ff3d 	bl	80095e0 <xTaskResumeAll>
			return errQUEUE_FULL;
 8008766:	e7f7      	b.n	8008758 <xQueueGenericSend+0x168>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008768:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800876c:	f000 fffc 	bl	8009768 <xTaskRemoveFromEventList>
 8008770:	2800      	cmp	r0, #0
 8008772:	d0e9      	beq.n	8008748 <xQueueGenericSend+0x158>
 8008774:	e7de      	b.n	8008734 <xQueueGenericSend+0x144>
 8008776:	bf00      	nop

08008778 <xQueueCreateMutexStatic>:
		configASSERT( pxStaticQueue != NULL );
 8008778:	b179      	cbz	r1, 800879a <xQueueCreateMutexStatic+0x22>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800877a:	2350      	movs	r3, #80	@ 0x50
	{
 800877c:	b570      	push	{r4, r5, r6, lr}
 800877e:	b082      	sub	sp, #8
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008780:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008782:	9b01      	ldr	r3, [sp, #4]
 8008784:	2b50      	cmp	r3, #80	@ 0x50
 8008786:	d011      	beq.n	80087ac <xQueueCreateMutexStatic+0x34>
 8008788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878c:	f383 8811 	msr	BASEPRI, r3
 8008790:	f3bf 8f6f 	isb	sy
 8008794:	f3bf 8f4f 	dsb	sy
 8008798:	e7fe      	b.n	8008798 <xQueueCreateMutexStatic+0x20>
 800879a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879e:	f383 8811 	msr	BASEPRI, r3
 80087a2:	f3bf 8f6f 	isb	sy
 80087a6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80087aa:	e7fe      	b.n	80087aa <xQueueCreateMutexStatic+0x32>
 80087ac:	460c      	mov	r4, r1
	pxNewQueue->uxLength = uxQueueLength;
 80087ae:	2600      	movs	r6, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80087b0:	2101      	movs	r1, #1
 80087b2:	4605      	mov	r5, r0
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80087b4:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80087b6:	4620      	mov	r0, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80087b8:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80087bc:	9a01      	ldr	r2, [sp, #4]
	pxNewQueue->uxLength = uxQueueLength;
 80087be:	e9c4 160f 	strd	r1, r6, [r4, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80087c2:	f7ff fe13 	bl	80083ec <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80087c6:	4633      	mov	r3, r6
 80087c8:	4632      	mov	r2, r6
 80087ca:	4631      	mov	r1, r6
 80087cc:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 80087ce:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80087d2:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80087d4:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80087d6:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80087d8:	f7ff ff0a 	bl	80085f0 <xQueueGenericSend>
	}
 80087dc:	4620      	mov	r0, r4
 80087de:	b002      	add	sp, #8
 80087e0:	bd70      	pop	{r4, r5, r6, pc}
 80087e2:	bf00      	nop

080087e4 <xQueueGiveMutexRecursive>:
	{
 80087e4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 80087e6:	b138      	cbz	r0, 80087f8 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80087e8:	6885      	ldr	r5, [r0, #8]
 80087ea:	4604      	mov	r4, r0
 80087ec:	f001 f856 	bl	800989c <xTaskGetCurrentTaskHandle>
 80087f0:	4285      	cmp	r5, r0
 80087f2:	d00a      	beq.n	800880a <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 80087f4:	2000      	movs	r0, #0
	}
 80087f6:	bd38      	pop	{r3, r4, r5, pc}
 80087f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fc:	f383 8811 	msr	BASEPRI, r3
 8008800:	f3bf 8f6f 	isb	sy
 8008804:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8008808:	e7fe      	b.n	8008808 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800880a:	68e3      	ldr	r3, [r4, #12]
 800880c:	3b01      	subs	r3, #1
 800880e:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8008810:	b10b      	cbz	r3, 8008816 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 8008812:	2001      	movs	r0, #1
	}
 8008814:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8008816:	461a      	mov	r2, r3
 8008818:	4619      	mov	r1, r3
 800881a:	4620      	mov	r0, r4
 800881c:	f7ff fee8 	bl	80085f0 <xQueueGenericSend>
 8008820:	e7f7      	b.n	8008812 <xQueueGiveMutexRecursive+0x2e>
 8008822:	bf00      	nop

08008824 <xQueueCreateMutex>:
	{
 8008824:	b570      	push	{r4, r5, r6, lr}
 8008826:	4605      	mov	r5, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008828:	2050      	movs	r0, #80	@ 0x50
 800882a:	f001 fd1f 	bl	800a26c <pvPortMalloc>
		if( pxNewQueue != NULL )
 800882e:	4604      	mov	r4, r0
 8008830:	b198      	cbz	r0, 800885a <xQueueCreateMutex+0x36>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008832:	2600      	movs	r6, #0
	pxNewQueue->uxLength = uxQueueLength;
 8008834:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008836:	6020      	str	r0, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008838:	f880 6046 	strb.w	r6, [r0, #70]	@ 0x46
	pxNewQueue->uxLength = uxQueueLength;
 800883c:	e9c0 160f 	strd	r1, r6, [r0, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008840:	f7ff fdd4 	bl	80083ec <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008844:	4633      	mov	r3, r6
 8008846:	4632      	mov	r2, r6
 8008848:	4631      	mov	r1, r6
 800884a:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800884c:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008850:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008852:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008854:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008856:	f7ff fecb 	bl	80085f0 <xQueueGenericSend>
	}
 800885a:	4620      	mov	r0, r4
 800885c:	bd70      	pop	{r4, r5, r6, pc}
 800885e:	bf00      	nop

08008860 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8008860:	2800      	cmp	r0, #0
 8008862:	d04b      	beq.n	80088fc <xQueueGenericSendFromISR+0x9c>
{
 8008864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008868:	460e      	mov	r6, r1
 800886a:	4604      	mov	r4, r0
 800886c:	4617      	mov	r7, r2
 800886e:	461d      	mov	r5, r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008870:	b339      	cbz	r1, 80088c2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008872:	2d02      	cmp	r5, #2
 8008874:	d10b      	bne.n	800888e <xQueueGenericSendFromISR+0x2e>
 8008876:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008878:	2b01      	cmp	r3, #1
 800887a:	d008      	beq.n	800888e <xQueueGenericSendFromISR+0x2e>
 800887c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008880:	f383 8811 	msr	BASEPRI, r3
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	f3bf 8f4f 	dsb	sy
 800888c:	e7fe      	b.n	800888c <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800888e:	f001 fc95 	bl	800a1bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008892:	f3ef 8811 	mrs	r8, BASEPRI
 8008896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889a:	f383 8811 	msr	BASEPRI, r3
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80088a6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80088a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d315      	bcc.n	80088da <xQueueGenericSendFromISR+0x7a>
 80088ae:	f1a5 0002 	sub.w	r0, r5, #2
 80088b2:	fab0 f080 	clz	r0, r0
 80088b6:	0940      	lsrs	r0, r0, #5
 80088b8:	b978      	cbnz	r0, 80088da <xQueueGenericSendFromISR+0x7a>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80088ba:	f388 8811 	msr	BASEPRI, r8
}
 80088be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088c2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d0d4      	beq.n	8008872 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 80088c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	e7fe      	b.n	80088d8 <xQueueGenericSendFromISR+0x78>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80088da:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 80088dc:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80088e0:	4631      	mov	r1, r6
 80088e2:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 80088e4:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088e6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80088e8:	f7ff fd02 	bl	80082f0 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80088ec:	1c6b      	adds	r3, r5, #1
 80088ee:	d00e      	beq.n	800890e <xQueueGenericSendFromISR+0xae>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80088f0:	1c6b      	adds	r3, r5, #1
 80088f2:	b25b      	sxtb	r3, r3
 80088f4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 80088f8:	2001      	movs	r0, #1
 80088fa:	e7de      	b.n	80088ba <xQueueGenericSendFromISR+0x5a>
 80088fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008900:	f383 8811 	msr	BASEPRI, r3
 8008904:	f3bf 8f6f 	isb	sy
 8008908:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800890c:	e7fe      	b.n	800890c <xQueueGenericSendFromISR+0xac>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800890e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008910:	2b00      	cmp	r3, #0
 8008912:	d0f1      	beq.n	80088f8 <xQueueGenericSendFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008914:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008918:	f000 ff26 	bl	8009768 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 800891c:	2800      	cmp	r0, #0
 800891e:	d0eb      	beq.n	80088f8 <xQueueGenericSendFromISR+0x98>
 8008920:	2f00      	cmp	r7, #0
 8008922:	d0e9      	beq.n	80088f8 <xQueueGenericSendFromISR+0x98>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008924:	2301      	movs	r3, #1
 8008926:	603b      	str	r3, [r7, #0]
 8008928:	e7e6      	b.n	80088f8 <xQueueGenericSendFromISR+0x98>
 800892a:	bf00      	nop

0800892c <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 800892c:	b360      	cbz	r0, 8008988 <xQueueGiveFromISR+0x5c>
	configASSERT( pxQueue->uxItemSize == 0 );
 800892e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8008934:	b143      	cbz	r3, 8008948 <xQueueGiveFromISR+0x1c>
 8008936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	e7fe      	b.n	8008946 <xQueueGiveFromISR+0x1a>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008948:	6803      	ldr	r3, [r0, #0]
 800894a:	460d      	mov	r5, r1
 800894c:	b32b      	cbz	r3, 800899a <xQueueGiveFromISR+0x6e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800894e:	f001 fc35 	bl	800a1bc <vPortValidateInterruptPriority>
	__asm volatile
 8008952:	f3ef 8611 	mrs	r6, BASEPRI
 8008956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800895a:	f383 8811 	msr	BASEPRI, r3
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008966:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008968:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800896a:	429a      	cmp	r2, r3
 800896c:	d921      	bls.n	80089b2 <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 800896e:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008972:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8008974:	2aff      	cmp	r2, #255	@ 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008976:	63a3      	str	r3, [r4, #56]	@ 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8008978:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 800897a:	d01e      	beq.n	80089ba <xQueueGiveFromISR+0x8e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800897c:	3301      	adds	r3, #1
 800897e:	b25b      	sxtb	r3, r3
 8008980:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 8008984:	2001      	movs	r0, #1
 8008986:	e015      	b.n	80089b4 <xQueueGiveFromISR+0x88>
	__asm volatile
 8008988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800898c:	f383 8811 	msr	BASEPRI, r3
 8008990:	f3bf 8f6f 	isb	sy
 8008994:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008998:	e7fe      	b.n	8008998 <xQueueGiveFromISR+0x6c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800899a:	6883      	ldr	r3, [r0, #8]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d0d6      	beq.n	800894e <xQueueGiveFromISR+0x22>
 80089a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a4:	f383 8811 	msr	BASEPRI, r3
 80089a8:	f3bf 8f6f 	isb	sy
 80089ac:	f3bf 8f4f 	dsb	sy
 80089b0:	e7fe      	b.n	80089b0 <xQueueGiveFromISR+0x84>
			xReturn = errQUEUE_FULL;
 80089b2:	2000      	movs	r0, #0
	__asm volatile
 80089b4:	f386 8811 	msr	BASEPRI, r6
}
 80089b8:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089ba:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d0e1      	beq.n	8008984 <xQueueGiveFromISR+0x58>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089c0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80089c4:	f000 fed0 	bl	8009768 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 80089c8:	2d00      	cmp	r5, #0
 80089ca:	d0db      	beq.n	8008984 <xQueueGiveFromISR+0x58>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	d0d9      	beq.n	8008984 <xQueueGiveFromISR+0x58>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80089d0:	2301      	movs	r3, #1
 80089d2:	602b      	str	r3, [r5, #0]
 80089d4:	e7d6      	b.n	8008984 <xQueueGiveFromISR+0x58>
 80089d6:	bf00      	nop

080089d8 <xQueueReceive>:
{
 80089d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089da:	b085      	sub	sp, #20
 80089dc:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80089de:	2800      	cmp	r0, #0
 80089e0:	f000 809d 	beq.w	8008b1e <xQueueReceive+0x146>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089e4:	460e      	mov	r6, r1
 80089e6:	4604      	mov	r4, r0
 80089e8:	2900      	cmp	r1, #0
 80089ea:	d041      	beq.n	8008a70 <xQueueReceive+0x98>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089ec:	f000 ff5c 	bl	80098a8 <xTaskGetSchedulerState>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d049      	beq.n	8008a88 <xQueueReceive+0xb0>
		taskENTER_CRITICAL();
 80089f4:	f001 fac6 	bl	8009f84 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089f8:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80089fa:	2d00      	cmp	r5, #0
 80089fc:	d161      	bne.n	8008ac2 <xQueueReceive+0xea>
				if( xTicksToWait == ( TickType_t ) 0 )
 80089fe:	9b01      	ldr	r3, [sp, #4]
 8008a00:	b38b      	cbz	r3, 8008a66 <xQueueReceive+0x8e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a02:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 8008a04:	462f      	mov	r7, r5
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a06:	f000 fef5 	bl	80097f4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008a0a:	f001 fadd 	bl	8009fc8 <vPortExitCritical>
		vTaskSuspendAll();
 8008a0e:	f000 fc93 	bl	8009338 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a12:	f001 fab7 	bl	8009f84 <vPortEnterCritical>
 8008a16:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008a1a:	2bff      	cmp	r3, #255	@ 0xff
 8008a1c:	d101      	bne.n	8008a22 <xQueueReceive+0x4a>
 8008a1e:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8008a22:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008a26:	2bff      	cmp	r3, #255	@ 0xff
 8008a28:	d101      	bne.n	8008a2e <xQueueReceive+0x56>
 8008a2a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a2e:	f001 facb 	bl	8009fc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a32:	a901      	add	r1, sp, #4
 8008a34:	a802      	add	r0, sp, #8
 8008a36:	f000 fee9 	bl	800980c <xTaskCheckForTimeOut>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d130      	bne.n	8008aa0 <xQueueReceive+0xc8>
	taskENTER_CRITICAL();
 8008a3e:	f001 faa1 	bl	8009f84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a42:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d051      	beq.n	8008aec <xQueueReceive+0x114>
	taskEXIT_CRITICAL();
 8008a48:	f001 fabe 	bl	8009fc8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	f7ff fc87 	bl	8008360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a52:	f000 fdc5 	bl	80095e0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008a56:	f001 fa95 	bl	8009f84 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a5a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a5c:	2d00      	cmp	r5, #0
 8008a5e:	d130      	bne.n	8008ac2 <xQueueReceive+0xea>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a60:	9b01      	ldr	r3, [sp, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1d1      	bne.n	8008a0a <xQueueReceive+0x32>
					taskEXIT_CRITICAL();
 8008a66:	f001 faaf 	bl	8009fc8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8008a6a:	2000      	movs	r0, #0
}
 8008a6c:	b005      	add	sp, #20
 8008a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a70:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d0ba      	beq.n	80089ec <xQueueReceive+0x14>
	__asm volatile
 8008a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7a:	f383 8811 	msr	BASEPRI, r3
 8008a7e:	f3bf 8f6f 	isb	sy
 8008a82:	f3bf 8f4f 	dsb	sy
 8008a86:	e7fe      	b.n	8008a86 <xQueueReceive+0xae>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a88:	9b01      	ldr	r3, [sp, #4]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d0b2      	beq.n	80089f4 <xQueueReceive+0x1c>
 8008a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	e7fe      	b.n	8008a9e <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f7ff fc5d 	bl	8008360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008aa6:	f000 fd9b 	bl	80095e0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008aaa:	f001 fa6b 	bl	8009f84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008aae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d0d8      	beq.n	8008a66 <xQueueReceive+0x8e>
	taskEXIT_CRITICAL();
 8008ab4:	f001 fa88 	bl	8009fc8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8008ab8:	f001 fa64 	bl	8009f84 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008abc:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008abe:	2d00      	cmp	r5, #0
 8008ac0:	d0ce      	beq.n	8008a60 <xQueueReceive+0x88>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008ac2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008ac4:	b152      	cbz	r2, 8008adc <xQueueReceive+0x104>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ac6:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ac8:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008aca:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008acc:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ace:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ad0:	d301      	bcc.n	8008ad6 <xQueueReceive+0xfe>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008ad2:	6821      	ldr	r1, [r4, #0]
 8008ad4:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	f009 fbb1 	bl	801223e <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008adc:	3d01      	subs	r5, #1
 8008ade:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ae0:	6923      	ldr	r3, [r4, #16]
 8008ae2:	bb2b      	cbnz	r3, 8008b30 <xQueueReceive+0x158>
				taskEXIT_CRITICAL();
 8008ae4:	f001 fa70 	bl	8009fc8 <vPortExitCritical>
				return pdPASS;
 8008ae8:	2001      	movs	r0, #1
 8008aea:	e7bf      	b.n	8008a6c <xQueueReceive+0x94>
	taskEXIT_CRITICAL();
 8008aec:	f001 fa6c 	bl	8009fc8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008af0:	9901      	ldr	r1, [sp, #4]
 8008af2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008af6:	f000 fdff 	bl	80096f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008afa:	4620      	mov	r0, r4
 8008afc:	f7ff fc30 	bl	8008360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b00:	f000 fd6e 	bl	80095e0 <xTaskResumeAll>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d1d7      	bne.n	8008ab8 <xQueueReceive+0xe0>
					portYIELD_WITHIN_API();
 8008b08:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b10:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008b14:	f3bf 8f4f 	dsb	sy
 8008b18:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8008b1c:	e7cc      	b.n	8008ab8 <xQueueReceive+0xe0>
 8008b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b22:	f383 8811 	msr	BASEPRI, r3
 8008b26:	f3bf 8f6f 	isb	sy
 8008b2a:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008b2e:	e7fe      	b.n	8008b2e <xQueueReceive+0x156>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b30:	f104 0010 	add.w	r0, r4, #16
 8008b34:	f000 fe18 	bl	8009768 <xTaskRemoveFromEventList>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d0d3      	beq.n	8008ae4 <xQueueReceive+0x10c>
						queueYIELD_IF_USING_PREEMPTION();
 8008b3c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008b40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b44:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	e7c8      	b.n	8008ae4 <xQueueReceive+0x10c>
 8008b52:	bf00      	nop

08008b54 <xQueueSemaphoreTake>:
{
 8008b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b56:	b085      	sub	sp, #20
 8008b58:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	d056      	beq.n	8008c0c <xQueueSemaphoreTake+0xb8>
	configASSERT( pxQueue->uxItemSize == 0 );
 8008b5e:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8008b60:	4604      	mov	r4, r0
 8008b62:	b146      	cbz	r6, 8008b76 <xQueueSemaphoreTake+0x22>
 8008b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b68:	f383 8811 	msr	BASEPRI, r3
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f3bf 8f4f 	dsb	sy
 8008b74:	e7fe      	b.n	8008b74 <xQueueSemaphoreTake+0x20>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b76:	f000 fe97 	bl	80098a8 <xTaskGetSchedulerState>
 8008b7a:	4605      	mov	r5, r0
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d04e      	beq.n	8008c1e <xQueueSemaphoreTake+0xca>
 8008b80:	4635      	mov	r5, r6
		taskENTER_CRITICAL();
 8008b82:	f001 f9ff 	bl	8009f84 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008b86:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		prvLockQueue( pxQueue );
 8008b88:	2700      	movs	r7, #0
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008b8a:	bb8b      	cbnz	r3, 8008bf0 <xQueueSemaphoreTake+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b8c:	9b01      	ldr	r3, [sp, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	f000 809a 	beq.w	8008cc8 <xQueueSemaphoreTake+0x174>
				else if( xEntryTimeSet == pdFALSE )
 8008b94:	2d00      	cmp	r5, #0
 8008b96:	d05c      	beq.n	8008c52 <xQueueSemaphoreTake+0xfe>
		taskEXIT_CRITICAL();
 8008b98:	f001 fa16 	bl	8009fc8 <vPortExitCritical>
		vTaskSuspendAll();
 8008b9c:	f000 fbcc 	bl	8009338 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ba0:	f001 f9f0 	bl	8009f84 <vPortEnterCritical>
 8008ba4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008ba8:	2bff      	cmp	r3, #255	@ 0xff
 8008baa:	d101      	bne.n	8008bb0 <xQueueSemaphoreTake+0x5c>
 8008bac:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8008bb0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008bb4:	2bff      	cmp	r3, #255	@ 0xff
 8008bb6:	d101      	bne.n	8008bbc <xQueueSemaphoreTake+0x68>
 8008bb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008bbc:	f001 fa04 	bl	8009fc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008bc0:	a901      	add	r1, sp, #4
 8008bc2:	a802      	add	r0, sp, #8
 8008bc4:	f000 fe22 	bl	800980c <xTaskCheckForTimeOut>
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	d134      	bne.n	8008c36 <xQueueSemaphoreTake+0xe2>
	taskENTER_CRITICAL();
 8008bcc:	f001 f9da 	bl	8009f84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008bd0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d044      	beq.n	8008c60 <xQueueSemaphoreTake+0x10c>
	taskEXIT_CRITICAL();
 8008bd6:	f001 f9f7 	bl	8009fc8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f7ff fbc0 	bl	8008360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008be0:	f000 fcfe 	bl	80095e0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008be4:	f001 f9ce 	bl	8009f84 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008be8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008bea:	2501      	movs	r5, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d0cd      	beq.n	8008b8c <xQueueSemaphoreTake+0x38>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008bf0:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008bf2:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008bf4:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008bf6:	2a00      	cmp	r2, #0
 8008bf8:	f000 8082 	beq.w	8008d00 <xQueueSemaphoreTake+0x1ac>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bfc:	6923      	ldr	r3, [r4, #16]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d16d      	bne.n	8008cde <xQueueSemaphoreTake+0x18a>
				taskEXIT_CRITICAL();
 8008c02:	f001 f9e1 	bl	8009fc8 <vPortExitCritical>
				return pdPASS;
 8008c06:	2001      	movs	r0, #1
}
 8008c08:	b005      	add	sp, #20
 8008c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008c1c:	e7fe      	b.n	8008c1c <xQueueSemaphoreTake+0xc8>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c1e:	9b01      	ldr	r3, [sp, #4]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d038      	beq.n	8008c96 <xQueueSemaphoreTake+0x142>
 8008c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c28:	f383 8811 	msr	BASEPRI, r3
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f3bf 8f4f 	dsb	sy
 8008c34:	e7fe      	b.n	8008c34 <xQueueSemaphoreTake+0xe0>
			prvUnlockQueue( pxQueue );
 8008c36:	4620      	mov	r0, r4
 8008c38:	f7ff fb92 	bl	8008360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c3c:	f000 fcd0 	bl	80095e0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008c40:	f001 f9a0 	bl	8009f84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c44:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008c46:	b943      	cbnz	r3, 8008c5a <xQueueSemaphoreTake+0x106>
	taskEXIT_CRITICAL();
 8008c48:	f001 f9be 	bl	8009fc8 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8008c4c:	bb2e      	cbnz	r6, 8008c9a <xQueueSemaphoreTake+0x146>
					return errQUEUE_EMPTY;
 8008c4e:	2000      	movs	r0, #0
 8008c50:	e7da      	b.n	8008c08 <xQueueSemaphoreTake+0xb4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c52:	a802      	add	r0, sp, #8
 8008c54:	f000 fdce 	bl	80097f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c58:	e79e      	b.n	8008b98 <xQueueSemaphoreTake+0x44>
	taskEXIT_CRITICAL();
 8008c5a:	f001 f9b5 	bl	8009fc8 <vPortExitCritical>
	return xReturn;
 8008c5e:	e7c1      	b.n	8008be4 <xQueueSemaphoreTake+0x90>
	taskEXIT_CRITICAL();
 8008c60:	f001 f9b2 	bl	8009fc8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c64:	6823      	ldr	r3, [r4, #0]
 8008c66:	b333      	cbz	r3, 8008cb6 <xQueueSemaphoreTake+0x162>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c68:	9901      	ldr	r1, [sp, #4]
 8008c6a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008c6e:	f000 fd43 	bl	80096f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008c72:	4620      	mov	r0, r4
 8008c74:	f7ff fb74 	bl	8008360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008c78:	f000 fcb2 	bl	80095e0 <xTaskResumeAll>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d1b1      	bne.n	8008be4 <xQueueSemaphoreTake+0x90>
					portYIELD_WITHIN_API();
 8008c80:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008c84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c88:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	f3bf 8f6f 	isb	sy
 8008c94:	e7a6      	b.n	8008be4 <xQueueSemaphoreTake+0x90>
 8008c96:	462e      	mov	r6, r5
 8008c98:	e773      	b.n	8008b82 <xQueueSemaphoreTake+0x2e>
						taskENTER_CRITICAL();
 8008c9a:	f001 f973 	bl	8009f84 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008c9e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008ca0:	b119      	cbz	r1, 8008caa <xQueueSemaphoreTake+0x156>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008ca2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008ca4:	6819      	ldr	r1, [r3, #0]
 8008ca6:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008caa:	68a0      	ldr	r0, [r4, #8]
 8008cac:	f000 fe90 	bl	80099d0 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8008cb0:	f001 f98a 	bl	8009fc8 <vPortExitCritical>
 8008cb4:	e7cb      	b.n	8008c4e <xQueueSemaphoreTake+0xfa>
						taskENTER_CRITICAL();
 8008cb6:	f001 f965 	bl	8009f84 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008cba:	68a0      	ldr	r0, [r4, #8]
 8008cbc:	f000 fe04 	bl	80098c8 <xTaskPriorityInherit>
 8008cc0:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8008cc2:	f001 f981 	bl	8009fc8 <vPortExitCritical>
 8008cc6:	e7cf      	b.n	8008c68 <xQueueSemaphoreTake+0x114>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008cc8:	2e00      	cmp	r6, #0
 8008cca:	d0f1      	beq.n	8008cb0 <xQueueSemaphoreTake+0x15c>
 8008ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd0:	f383 8811 	msr	BASEPRI, r3
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	f3bf 8f4f 	dsb	sy
 8008cdc:	e7fe      	b.n	8008cdc <xQueueSemaphoreTake+0x188>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cde:	f104 0010 	add.w	r0, r4, #16
 8008ce2:	f000 fd41 	bl	8009768 <xTaskRemoveFromEventList>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d08b      	beq.n	8008c02 <xQueueSemaphoreTake+0xae>
						queueYIELD_IF_USING_PREEMPTION();
 8008cea:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cf2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	f3bf 8f6f 	isb	sy
 8008cfe:	e780      	b.n	8008c02 <xQueueSemaphoreTake+0xae>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008d00:	f000 feb6 	bl	8009a70 <pvTaskIncrementMutexHeldCount>
 8008d04:	60a0      	str	r0, [r4, #8]
 8008d06:	e779      	b.n	8008bfc <xQueueSemaphoreTake+0xa8>

08008d08 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8008d08:	b1a8      	cbz	r0, 8008d36 <xQueueTakeMutexRecursive+0x2e>
	{
 8008d0a:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008d0c:	6886      	ldr	r6, [r0, #8]
 8008d0e:	4604      	mov	r4, r0
 8008d10:	460d      	mov	r5, r1
 8008d12:	f000 fdc3 	bl	800989c <xTaskGetCurrentTaskHandle>
 8008d16:	4286      	cmp	r6, r0
 8008d18:	d008      	beq.n	8008d2c <xQueueTakeMutexRecursive+0x24>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008d1a:	4629      	mov	r1, r5
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f7ff ff19 	bl	8008b54 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8008d22:	b110      	cbz	r0, 8008d2a <xQueueTakeMutexRecursive+0x22>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008d24:	68e3      	ldr	r3, [r4, #12]
 8008d26:	3301      	adds	r3, #1
 8008d28:	60e3      	str	r3, [r4, #12]
	}
 8008d2a:	bd70      	pop	{r4, r5, r6, pc}
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008d2c:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 8008d2e:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008d30:	4403      	add	r3, r0
 8008d32:	60e3      	str	r3, [r4, #12]
	}
 8008d34:	bd70      	pop	{r4, r5, r6, pc}
 8008d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8008d46:	e7fe      	b.n	8008d46 <xQueueTakeMutexRecursive+0x3e>

08008d48 <xQueueReceiveFromISR>:
{
 8008d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008d4c:	b310      	cbz	r0, 8008d94 <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d4e:	460f      	mov	r7, r1
 8008d50:	4604      	mov	r4, r0
 8008d52:	4616      	mov	r6, r2
 8008d54:	b191      	cbz	r1, 8008d7c <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d56:	f001 fa31 	bl	800a1bc <vPortValidateInterruptPriority>
	__asm volatile
 8008d5a:	f3ef 8911 	mrs	r9, BASEPRI
 8008d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d6e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d70:	b9cd      	cbnz	r5, 8008da6 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8008d72:	4628      	mov	r0, r5
	__asm volatile
 8008d74:	f389 8811 	msr	BASEPRI, r9
}
 8008d78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d7c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d0e9      	beq.n	8008d56 <xQueueReceiveFromISR+0xe>
	__asm volatile
 8008d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	e7fe      	b.n	8008d92 <xQueueReceiveFromISR+0x4a>
 8008d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008da4:	e7fe      	b.n	8008da4 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8008da6:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008daa:	6c22      	ldr	r2, [r4, #64]	@ 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8008dac:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008db0:	b142      	cbz	r2, 8008dc4 <xQueueReceiveFromISR+0x7c>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008db2:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008db4:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008db6:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008db8:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008dba:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008dbc:	d21c      	bcs.n	8008df8 <xQueueReceiveFromISR+0xb0>
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f009 fa3d 	bl	801223e <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008dc4:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8008dc6:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008dca:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8008dcc:	d006      	beq.n	8008ddc <xQueueReceiveFromISR+0x94>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008dce:	f108 0301 	add.w	r3, r8, #1
 8008dd2:	b25b      	sxtb	r3, r3
 8008dd4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8008dd8:	2001      	movs	r0, #1
 8008dda:	e7cb      	b.n	8008d74 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ddc:	6923      	ldr	r3, [r4, #16]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d0fa      	beq.n	8008dd8 <xQueueReceiveFromISR+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008de2:	f104 0010 	add.w	r0, r4, #16
 8008de6:	f000 fcbf 	bl	8009768 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8008dea:	2e00      	cmp	r6, #0
 8008dec:	d0f4      	beq.n	8008dd8 <xQueueReceiveFromISR+0x90>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d0f2      	beq.n	8008dd8 <xQueueReceiveFromISR+0x90>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008df2:	2301      	movs	r3, #1
 8008df4:	6033      	str	r3, [r6, #0]
 8008df6:	e7ef      	b.n	8008dd8 <xQueueReceiveFromISR+0x90>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008df8:	6821      	ldr	r1, [r4, #0]
 8008dfa:	60e1      	str	r1, [r4, #12]
 8008dfc:	e7df      	b.n	8008dbe <xQueueReceiveFromISR+0x76>
 8008dfe:	bf00      	nop

08008e00 <vQueueDelete>:
	configASSERT( pxQueue );
 8008e00:	b170      	cbz	r0, 8008e20 <vQueueDelete+0x20>
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e02:	2300      	movs	r3, #0
 8008e04:	4911      	ldr	r1, [pc, #68]	@ (8008e4c <vQueueDelete+0x4c>)
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008e06:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8008e0a:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e0e:	3301      	adds	r3, #1
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008e10:	4290      	cmp	r0, r2
 8008e12:	d010      	beq.n	8008e36 <vQueueDelete+0x36>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e14:	2b08      	cmp	r3, #8
 8008e16:	d1f6      	bne.n	8008e06 <vQueueDelete+0x6>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008e18:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8008e1c:	b14b      	cbz	r3, 8008e32 <vQueueDelete+0x32>
}
 8008e1e:	4770      	bx	lr
 8008e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008e30:	e7fe      	b.n	8008e30 <vQueueDelete+0x30>
			vPortFree( pxQueue );
 8008e32:	f001 bab1 	b.w	800a398 <vPortFree>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008e36:	4906      	ldr	r1, [pc, #24]	@ (8008e50 <vQueueDelete+0x50>)
 8008e38:	2300      	movs	r3, #0
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	448c      	add	ip, r1
 8008e3e:	e9cc 2300 	strd	r2, r3, [ip]
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008e42:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d1e9      	bne.n	8008e1e <vQueueDelete+0x1e>
 8008e4a:	e7f2      	b.n	8008e32 <vQueueDelete+0x32>
 8008e4c:	24000bdc 	.word	0x24000bdc
 8008e50:	24000bd8 	.word	0x24000bd8

08008e54 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e54:	2300      	movs	r3, #0
 8008e56:	4a0a      	ldr	r2, [pc, #40]	@ (8008e80 <vQueueAddToRegistry+0x2c>)
	{
 8008e58:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e5a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8008e5e:	eb02 0cc3 	add.w	ip, r2, r3, lsl #3
 8008e62:	b12c      	cbz	r4, 8008e70 <vQueueAddToRegistry+0x1c>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e64:	3301      	adds	r3, #1
 8008e66:	2b08      	cmp	r3, #8
 8008e68:	d1f7      	bne.n	8008e5a <vQueueAddToRegistry+0x6>
	}
 8008e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e6e:	4770      	bx	lr
 8008e70:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e74:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e78:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	24000bd8 	.word	0x24000bd8

08008e84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e84:	b570      	push	{r4, r5, r6, lr}
 8008e86:	4604      	mov	r4, r0
 8008e88:	460e      	mov	r6, r1
 8008e8a:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008e8c:	f001 f87a 	bl	8009f84 <vPortEnterCritical>
 8008e90:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008e94:	2bff      	cmp	r3, #255	@ 0xff
 8008e96:	d102      	bne.n	8008e9e <vQueueWaitForMessageRestricted+0x1a>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008e9e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008ea2:	2bff      	cmp	r3, #255	@ 0xff
 8008ea4:	d102      	bne.n	8008eac <vQueueWaitForMessageRestricted+0x28>
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008eac:	f001 f88c 	bl	8009fc8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008eb0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008eb2:	b123      	cbz	r3, 8008ebe <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008eb4:	4620      	mov	r0, r4
	}
 8008eb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8008eba:	f7ff ba51 	b.w	8008360 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008ebe:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008ec2:	462a      	mov	r2, r5
 8008ec4:	4631      	mov	r1, r6
 8008ec6:	f000 fc31 	bl	800972c <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 8008eca:	4620      	mov	r0, r4
	}
 8008ecc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8008ed0:	f7ff ba46 	b.w	8008360 <prvUnlockQueue>

08008ed4 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ed8:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008eda:	f001 f853 	bl	8009f84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008ede:	4a34      	ldr	r2, [pc, #208]	@ (8008fb0 <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8008ee0:	4e34      	ldr	r6, [pc, #208]	@ (8008fb4 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8008ee2:	6813      	ldr	r3, [r2, #0]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008ee8:	6833      	ldr	r3, [r6, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d031      	beq.n	8008f52 <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008eee:	4c32      	ldr	r4, [pc, #200]	@ (8008fb8 <prvAddNewTaskToReadyList+0xe4>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ef0:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8008ef2:	6823      	ldr	r3, [r4, #0]
 8008ef4:	b333      	cbz	r3, 8008f44 <prvAddNewTaskToReadyList+0x70>
 8008ef6:	4f31      	ldr	r7, [pc, #196]	@ (8008fbc <prvAddNewTaskToReadyList+0xe8>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ef8:	4a31      	ldr	r2, [pc, #196]	@ (8008fc0 <prvAddNewTaskToReadyList+0xec>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008efa:	4932      	ldr	r1, [pc, #200]	@ (8008fc4 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8008efc:	6813      	ldr	r3, [r2, #0]
 8008efe:	3301      	adds	r3, #1
 8008f00:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f02:	646b      	str	r3, [r5, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8008f04:	680b      	ldr	r3, [r1, #0]
 8008f06:	4283      	cmp	r3, r0
 8008f08:	d200      	bcs.n	8008f0c <prvAddNewTaskToReadyList+0x38>
 8008f0a:	6008      	str	r0, [r1, #0]
 8008f0c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008f10:	1d29      	adds	r1, r5, #4
 8008f12:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8008f16:	f7ff f9b1 	bl	800827c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f1a:	f001 f855 	bl	8009fc8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f1e:	6823      	ldr	r3, [r4, #0]
 8008f20:	b173      	cbz	r3, 8008f40 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008f22:	6832      	ldr	r2, [r6, #0]
 8008f24:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008f26:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d209      	bcs.n	8008f40 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008f2c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008f30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f34:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008f38:	f3bf 8f4f 	dsb	sy
 8008f3c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f44:	6833      	ldr	r3, [r6, #0]
 8008f46:	4f1d      	ldr	r7, [pc, #116]	@ (8008fbc <prvAddNewTaskToReadyList+0xe8>)
 8008f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4a:	4283      	cmp	r3, r0
 8008f4c:	d8d4      	bhi.n	8008ef8 <prvAddNewTaskToReadyList+0x24>
					pxCurrentTCB = pxNewTCB;
 8008f4e:	6035      	str	r5, [r6, #0]
 8008f50:	e7d2      	b.n	8008ef8 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8008f52:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f54:	6813      	ldr	r3, [r2, #0]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d003      	beq.n	8008f62 <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f5a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8008f5c:	4f17      	ldr	r7, [pc, #92]	@ (8008fbc <prvAddNewTaskToReadyList+0xe8>)
 8008f5e:	4c16      	ldr	r4, [pc, #88]	@ (8008fb8 <prvAddNewTaskToReadyList+0xe4>)
 8008f60:	e7ca      	b.n	8008ef8 <prvAddNewTaskToReadyList+0x24>
 8008f62:	4f16      	ldr	r7, [pc, #88]	@ (8008fbc <prvAddNewTaskToReadyList+0xe8>)
 8008f64:	463c      	mov	r4, r7
 8008f66:	f507 688c 	add.w	r8, r7, #1120	@ 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f6a:	4620      	mov	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f6c:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f6e:	f7ff f975 	bl	800825c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f72:	45a0      	cmp	r8, r4
 8008f74:	d1f9      	bne.n	8008f6a <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f76:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 8008fdc <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 8008f7a:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8008fe0 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList1 );
 8008f7e:	4648      	mov	r0, r9
 8008f80:	4c0d      	ldr	r4, [pc, #52]	@ (8008fb8 <prvAddNewTaskToReadyList+0xe4>)
 8008f82:	f7ff f96b 	bl	800825c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f86:	4640      	mov	r0, r8
 8008f88:	f7ff f968 	bl	800825c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f8c:	480e      	ldr	r0, [pc, #56]	@ (8008fc8 <prvAddNewTaskToReadyList+0xf4>)
 8008f8e:	f7ff f965 	bl	800825c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f92:	480e      	ldr	r0, [pc, #56]	@ (8008fcc <prvAddNewTaskToReadyList+0xf8>)
 8008f94:	f7ff f962 	bl	800825c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f98:	480d      	ldr	r0, [pc, #52]	@ (8008fd0 <prvAddNewTaskToReadyList+0xfc>)
 8008f9a:	f7ff f95f 	bl	800825c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd4 <prvAddNewTaskToReadyList+0x100>)
		prvAddTaskToReadyList( pxNewTCB );
 8008fa0:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 8008fa2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8008fd8 <prvAddNewTaskToReadyList+0x104>)
 8008fa8:	f8c3 8000 	str.w	r8, [r3]
}
 8008fac:	e7a4      	b.n	8008ef8 <prvAddNewTaskToReadyList+0x24>
 8008fae:	bf00      	nop
 8008fb0:	24000c3c 	.word	0x24000c3c
 8008fb4:	24001110 	.word	0x24001110
 8008fb8:	24000c30 	.word	0x24000c30
 8008fbc:	24000cb0 	.word	0x24000cb0
 8008fc0:	24000c20 	.word	0x24000c20
 8008fc4:	24000c34 	.word	0x24000c34
 8008fc8:	24000c6c 	.word	0x24000c6c
 8008fcc:	24000c58 	.word	0x24000c58
 8008fd0:	24000c40 	.word	0x24000c40
 8008fd4:	24000c84 	.word	0x24000c84
 8008fd8:	24000c80 	.word	0x24000c80
 8008fdc:	24000c9c 	.word	0x24000c9c
 8008fe0:	24000c88 	.word	0x24000c88

08008fe4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008fe6:	4b15      	ldr	r3, [pc, #84]	@ (800903c <prvAddCurrentTaskToDelayedList+0x58>)
{
 8008fe8:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008fea:	4e15      	ldr	r6, [pc, #84]	@ (8009040 <prvAddCurrentTaskToDelayedList+0x5c>)
{
 8008fec:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8008fee:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ff0:	6833      	ldr	r3, [r6, #0]
 8008ff2:	1d18      	adds	r0, r3, #4
 8008ff4:	f7ff f968 	bl	80082c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ff8:	1c63      	adds	r3, r4, #1
 8008ffa:	d100      	bne.n	8008ffe <prvAddCurrentTaskToDelayedList+0x1a>
 8008ffc:	b9bf      	cbnz	r7, 800902e <prvAddCurrentTaskToDelayedList+0x4a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008ffe:	192d      	adds	r5, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009000:	6833      	ldr	r3, [r6, #0]
 8009002:	605d      	str	r5, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8009004:	d307      	bcc.n	8009016 <prvAddCurrentTaskToDelayedList+0x32>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009006:	4b0f      	ldr	r3, [pc, #60]	@ (8009044 <prvAddCurrentTaskToDelayedList+0x60>)
 8009008:	6818      	ldr	r0, [r3, #0]
 800900a:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800900c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009010:	3104      	adds	r1, #4
 8009012:	f7ff b941 	b.w	8008298 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009016:	4b0c      	ldr	r3, [pc, #48]	@ (8009048 <prvAddCurrentTaskToDelayedList+0x64>)
 8009018:	6818      	ldr	r0, [r3, #0]
 800901a:	6831      	ldr	r1, [r6, #0]
 800901c:	3104      	adds	r1, #4
 800901e:	f7ff f93b 	bl	8008298 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009022:	4b0a      	ldr	r3, [pc, #40]	@ (800904c <prvAddCurrentTaskToDelayedList+0x68>)
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	42aa      	cmp	r2, r5
 8009028:	d900      	bls.n	800902c <prvAddCurrentTaskToDelayedList+0x48>
					xNextTaskUnblockTime = xTimeToWake;
 800902a:	601d      	str	r5, [r3, #0]
}
 800902c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800902e:	6831      	ldr	r1, [r6, #0]
 8009030:	4807      	ldr	r0, [pc, #28]	@ (8009050 <prvAddCurrentTaskToDelayedList+0x6c>)
 8009032:	3104      	adds	r1, #4
}
 8009034:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009038:	f7ff b920 	b.w	800827c <vListInsertEnd>
 800903c:	24000c38 	.word	0x24000c38
 8009040:	24001110 	.word	0x24001110
 8009044:	24000c80 	.word	0x24000c80
 8009048:	24000c84 	.word	0x24000c84
 800904c:	24000c1c 	.word	0x24000c1c
 8009050:	24000c40 	.word	0x24000c40

08009054 <prvDeleteTCB>:
	{
 8009054:	b510      	push	{r4, lr}
 8009056:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009058:	3054      	adds	r0, #84	@ 0x54
 800905a:	f009 f83d 	bl	80120d8 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800905e:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 8009062:	b163      	cbz	r3, 800907e <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009064:	2b01      	cmp	r3, #1
 8009066:	d013      	beq.n	8009090 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009068:	2b02      	cmp	r3, #2
 800906a:	d010      	beq.n	800908e <prvDeleteTCB+0x3a>
 800906c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009070:	f383 8811 	msr	BASEPRI, r3
 8009074:	f3bf 8f6f 	isb	sy
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	e7fe      	b.n	800907c <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 800907e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8009080:	f001 f98a 	bl	800a398 <vPortFree>
				vPortFree( pxTCB );
 8009084:	4620      	mov	r0, r4
	}
 8009086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800908a:	f001 b985 	b.w	800a398 <vPortFree>
	}
 800908e:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8009090:	4620      	mov	r0, r4
	}
 8009092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8009096:	f001 b97f 	b.w	800a398 <vPortFree>
 800909a:	bf00      	nop

0800909c <prvIdleTask>:
{
 800909c:	4c15      	ldr	r4, [pc, #84]	@ (80090f4 <prvIdleTask+0x58>)
				taskYIELD();
 800909e:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 80090a2:	4e15      	ldr	r6, [pc, #84]	@ (80090f8 <prvIdleTask+0x5c>)
 80090a4:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 80090a8:	4d14      	ldr	r5, [pc, #80]	@ (80090fc <prvIdleTask+0x60>)
 80090aa:	f8df a054 	ldr.w	sl, [pc, #84]	@ 8009100 <prvIdleTask+0x64>
{
 80090ae:	b580      	push	{r7, lr}
 80090b0:	e011      	b.n	80090d6 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 80090b2:	f000 ff67 	bl	8009f84 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090b6:	68f3      	ldr	r3, [r6, #12]
 80090b8:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090ba:	1d38      	adds	r0, r7, #4
 80090bc:	f7ff f904 	bl	80082c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80090c0:	682b      	ldr	r3, [r5, #0]
 80090c2:	3b01      	subs	r3, #1
 80090c4:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80090c6:	6823      	ldr	r3, [r4, #0]
 80090c8:	3b01      	subs	r3, #1
 80090ca:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80090cc:	f000 ff7c 	bl	8009fc8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80090d0:	4638      	mov	r0, r7
 80090d2:	f7ff ffbf 	bl	8009054 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090d6:	6823      	ldr	r3, [r4, #0]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d1ea      	bne.n	80090b2 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80090dc:	f8da 3000 	ldr.w	r3, [sl]
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d9f8      	bls.n	80090d6 <prvIdleTask+0x3a>
				taskYIELD();
 80090e4:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 80090e8:	f3bf 8f4f 	dsb	sy
 80090ec:	f3bf 8f6f 	isb	sy
 80090f0:	e7f1      	b.n	80090d6 <prvIdleTask+0x3a>
 80090f2:	bf00      	nop
 80090f4:	24000c54 	.word	0x24000c54
 80090f8:	24000c58 	.word	0x24000c58
 80090fc:	24000c3c 	.word	0x24000c3c
 8009100:	24000cb0 	.word	0x24000cb0

08009104 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8009104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009108:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800910a:	0095      	lsls	r5, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800910c:	4606      	mov	r6, r0
 800910e:	4689      	mov	r9, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009110:	462a      	mov	r2, r5
 8009112:	21a5      	movs	r1, #165	@ 0xa5
 8009114:	6b20      	ldr	r0, [r4, #48]	@ 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8009116:	461f      	mov	r7, r3
 8009118:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800911c:	3d04      	subs	r5, #4
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800911e:	f008 ffc2 	bl	80120a6 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009122:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009124:	441d      	add	r5, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009126:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 800912a:	f1b9 0f00 	cmp.w	r9, #0
 800912e:	d044      	beq.n	80091ba <prvInitialiseNewTask.constprop.0+0xb6>
 8009130:	f109 3cff 	add.w	ip, r9, #4294967295
 8009134:	f104 0333 	add.w	r3, r4, #51	@ 0x33
 8009138:	f109 090f 	add.w	r9, r9, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800913c:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8009140:	f803 2f01 	strb.w	r2, [r3, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8009144:	b10a      	cbz	r2, 800914a <prvInitialiseNewTask.constprop.0+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009146:	45cc      	cmp	ip, r9
 8009148:	d1f8      	bne.n	800913c <prvInitialiseNewTask.constprop.0+0x38>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800914a:	2300      	movs	r3, #0
 800914c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009150:	9b08      	ldr	r3, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8009152:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009156:	1d20      	adds	r0, r4, #4
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009158:	2b37      	cmp	r3, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 800915a:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800915e:	bf28      	it	cs
 8009160:	2337      	movcs	r3, #55	@ 0x37
 8009162:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8009164:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009166:	64e3      	str	r3, [r4, #76]	@ 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009168:	f7ff f884 	bl	8008274 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800916c:	f104 0018 	add.w	r0, r4, #24
 8009170:	f7ff f880 	bl	8008274 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009174:	f1c9 0338 	rsb	r3, r9, #56	@ 0x38
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009178:	4651      	mov	r1, sl
 800917a:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800917c:	61a3      	str	r3, [r4, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800917e:	f104 0054 	add.w	r0, r4, #84	@ 0x54
		pxNewTCB->ulNotifiedValue = 0;
 8009182:	f8c4 a0a0 	str.w	sl, [r4, #160]	@ 0xa0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009186:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009188:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800918a:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800918e:	f008 ff8a 	bl	80120a6 <memset>
 8009192:	4b0b      	ldr	r3, [pc, #44]	@ (80091c0 <prvInitialiseNewTask.constprop.0+0xbc>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009194:	4628      	mov	r0, r5
 8009196:	463a      	mov	r2, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009198:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 800919c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800919e:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80091a0:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80091a2:	65e5      	str	r5, [r4, #92]	@ 0x5c
 80091a4:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80091a6:	f000 fec1 	bl	8009f2c <pxPortInitialiseStack>
 80091aa:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80091ac:	f1b8 0f00 	cmp.w	r8, #0
 80091b0:	d001      	beq.n	80091b6 <prvInitialiseNewTask.constprop.0+0xb2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80091b2:	f8c8 4000 	str.w	r4, [r8]
}
 80091b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80091ba:	f884 9034 	strb.w	r9, [r4, #52]	@ 0x34
 80091be:	e7c7      	b.n	8009150 <prvInitialiseNewTask.constprop.0+0x4c>
 80091c0:	2400ba94 	.word	0x2400ba94

080091c4 <xTaskCreateStatic>:
	{
 80091c4:	b530      	push	{r4, r5, lr}
 80091c6:	b087      	sub	sp, #28
 80091c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 80091ca:	b1c4      	cbz	r4, 80091fe <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 80091cc:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80091ce:	b16d      	cbz	r5, 80091ec <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 80091d0:	25a8      	movs	r5, #168	@ 0xa8
 80091d2:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80091d4:	9d05      	ldr	r5, [sp, #20]
 80091d6:	2da8      	cmp	r5, #168	@ 0xa8
 80091d8:	d01a      	beq.n	8009210 <xTaskCreateStatic+0x4c>
 80091da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091de:	f383 8811 	msr	BASEPRI, r3
 80091e2:	f3bf 8f6f 	isb	sy
 80091e6:	f3bf 8f4f 	dsb	sy
 80091ea:	e7fe      	b.n	80091ea <xTaskCreateStatic+0x26>
 80091ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f0:	f383 8811 	msr	BASEPRI, r3
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80091fc:	e7fe      	b.n	80091fc <xTaskCreateStatic+0x38>
 80091fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009202:	f383 8811 	msr	BASEPRI, r3
 8009206:	f3bf 8f6f 	isb	sy
 800920a:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800920e:	e7fe      	b.n	800920e <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009210:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8009212:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009214:	2402      	movs	r4, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009216:	9502      	str	r5, [sp, #8]
 8009218:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800921a:	9500      	str	r5, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800921c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800921e:	f885 40a5 	strb.w	r4, [r5, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009222:	ac04      	add	r4, sp, #16
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009224:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009226:	9401      	str	r4, [sp, #4]
 8009228:	f7ff ff6c 	bl	8009104 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800922c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800922e:	f7ff fe51 	bl	8008ed4 <prvAddNewTaskToReadyList>
	}
 8009232:	9804      	ldr	r0, [sp, #16]
 8009234:	b007      	add	sp, #28
 8009236:	bd30      	pop	{r4, r5, pc}

08009238 <xTaskCreate>:
	{
 8009238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800923c:	4607      	mov	r7, r0
 800923e:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009240:	0090      	lsls	r0, r2, #2
	{
 8009242:	4615      	mov	r5, r2
 8009244:	4688      	mov	r8, r1
 8009246:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009248:	f001 f810 	bl	800a26c <pvPortMalloc>
			if( pxStack != NULL )
 800924c:	b1f0      	cbz	r0, 800928c <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800924e:	4604      	mov	r4, r0
 8009250:	20a8      	movs	r0, #168	@ 0xa8
 8009252:	f001 f80b 	bl	800a26c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009256:	4606      	mov	r6, r0
 8009258:	b1a8      	cbz	r0, 8009286 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 800925a:	6304      	str	r4, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800925c:	2400      	movs	r4, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800925e:	464b      	mov	r3, r9
 8009260:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009262:	f886 40a5 	strb.w	r4, [r6, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009266:	4641      	mov	r1, r8
 8009268:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800926a:	4638      	mov	r0, r7
 800926c:	9602      	str	r6, [sp, #8]
 800926e:	9401      	str	r4, [sp, #4]
 8009270:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009272:	9400      	str	r4, [sp, #0]
 8009274:	f7ff ff46 	bl	8009104 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009278:	4630      	mov	r0, r6
 800927a:	f7ff fe2b 	bl	8008ed4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800927e:	2001      	movs	r0, #1
	}
 8009280:	b005      	add	sp, #20
 8009282:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8009286:	4620      	mov	r0, r4
 8009288:	f001 f886 	bl	800a398 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800928c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8009290:	b005      	add	sp, #20
 8009292:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009296:	bf00      	nop

08009298 <vTaskStartScheduler>:
{
 8009298:	b510      	push	{r4, lr}
 800929a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800929c:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800929e:	aa07      	add	r2, sp, #28
 80092a0:	a906      	add	r1, sp, #24
 80092a2:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80092a4:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80092a8:	f7fe ffba 	bl	8008220 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80092ac:	4623      	mov	r3, r4
 80092ae:	9a07      	ldr	r2, [sp, #28]
 80092b0:	9400      	str	r4, [sp, #0]
 80092b2:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 80092b6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80092ba:	4918      	ldr	r1, [pc, #96]	@ (800931c <vTaskStartScheduler+0x84>)
 80092bc:	4818      	ldr	r0, [pc, #96]	@ (8009320 <vTaskStartScheduler+0x88>)
 80092be:	f7ff ff81 	bl	80091c4 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80092c2:	b170      	cbz	r0, 80092e2 <vTaskStartScheduler+0x4a>
			xReturn = xTimerCreateTimerTask();
 80092c4:	f000 fc16 	bl	8009af4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80092c8:	2801      	cmp	r0, #1
 80092ca:	d00c      	beq.n	80092e6 <vTaskStartScheduler+0x4e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80092cc:	3001      	adds	r0, #1
 80092ce:	d108      	bne.n	80092e2 <vTaskStartScheduler+0x4a>
 80092d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d4:	f383 8811 	msr	BASEPRI, r3
 80092d8:	f3bf 8f6f 	isb	sy
 80092dc:	f3bf 8f4f 	dsb	sy
 80092e0:	e7fe      	b.n	80092e0 <vTaskStartScheduler+0x48>
}
 80092e2:	b008      	add	sp, #32
 80092e4:	bd10      	pop	{r4, pc}
 80092e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ea:	f383 8811 	msr	BASEPRI, r3
 80092ee:	f3bf 8f6f 	isb	sy
 80092f2:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80092f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009324 <vTaskStartScheduler+0x8c>)
 80092f8:	4a0b      	ldr	r2, [pc, #44]	@ (8009328 <vTaskStartScheduler+0x90>)
 80092fa:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80092fc:	490b      	ldr	r1, [pc, #44]	@ (800932c <vTaskStartScheduler+0x94>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80092fe:	3354      	adds	r3, #84	@ 0x54
 8009300:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8009302:	f04f 33ff 	mov.w	r3, #4294967295
		xSchedulerRunning = pdTRUE;
 8009306:	4a0a      	ldr	r2, [pc, #40]	@ (8009330 <vTaskStartScheduler+0x98>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8009308:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800930a:	4b0a      	ldr	r3, [pc, #40]	@ (8009334 <vTaskStartScheduler+0x9c>)
		xSchedulerRunning = pdTRUE;
 800930c:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800930e:	601c      	str	r4, [r3, #0]
}
 8009310:	b008      	add	sp, #32
 8009312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8009316:	f000 bec7 	b.w	800a0a8 <xPortStartScheduler>
 800931a:	bf00      	nop
 800931c:	080137a4 	.word	0x080137a4
 8009320:	0800909d 	.word	0x0800909d
 8009324:	24001110 	.word	0x24001110
 8009328:	24000040 	.word	0x24000040
 800932c:	24000c1c 	.word	0x24000c1c
 8009330:	24000c30 	.word	0x24000c30
 8009334:	24000c38 	.word	0x24000c38

08009338 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009338:	4a02      	ldr	r2, [pc, #8]	@ (8009344 <vTaskSuspendAll+0xc>)
 800933a:	6813      	ldr	r3, [r2, #0]
 800933c:	3301      	adds	r3, #1
 800933e:	6013      	str	r3, [r2, #0]
}
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	24000c18 	.word	0x24000c18

08009348 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009348:	4b01      	ldr	r3, [pc, #4]	@ (8009350 <xTaskGetTickCount+0x8>)
 800934a:	6818      	ldr	r0, [r3, #0]
}
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	24000c38 	.word	0x24000c38

08009354 <xTaskGetTickCountFromISR>:
{
 8009354:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009356:	f000 ff31 	bl	800a1bc <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800935a:	4b01      	ldr	r3, [pc, #4]	@ (8009360 <xTaskGetTickCountFromISR+0xc>)
 800935c:	6818      	ldr	r0, [r3, #0]
}
 800935e:	bd08      	pop	{r3, pc}
 8009360:	24000c38 	.word	0x24000c38

08009364 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009364:	4b4f      	ldr	r3, [pc, #316]	@ (80094a4 <xTaskIncrementTick+0x140>)
 8009366:	681b      	ldr	r3, [r3, #0]
{
 8009368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936c:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800936e:	2b00      	cmp	r3, #0
 8009370:	d145      	bne.n	80093fe <xTaskIncrementTick+0x9a>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009372:	4b4d      	ldr	r3, [pc, #308]	@ (80094a8 <xTaskIncrementTick+0x144>)
 8009374:	681e      	ldr	r6, [r3, #0]
 8009376:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8009378:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800937a:	2e00      	cmp	r6, #0
 800937c:	d048      	beq.n	8009410 <xTaskIncrementTick+0xac>
 800937e:	4b4b      	ldr	r3, [pc, #300]	@ (80094ac <xTaskIncrementTick+0x148>)
 8009380:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009382:	9b01      	ldr	r3, [sp, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	429e      	cmp	r6, r3
 8009388:	d34f      	bcc.n	800942a <xTaskIncrementTick+0xc6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800938a:	4f49      	ldr	r7, [pc, #292]	@ (80094b0 <xTaskIncrementTick+0x14c>)
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	681d      	ldr	r5, [r3, #0]
 8009390:	2d00      	cmp	r5, #0
 8009392:	d076      	beq.n	8009482 <xTaskIncrementTick+0x11e>
BaseType_t xSwitchRequired = pdFALSE;
 8009394:	2500      	movs	r5, #0
 8009396:	f8df 912c 	ldr.w	r9, [pc, #300]	@ 80094c4 <xTaskIncrementTick+0x160>
 800939a:	f8df a12c 	ldr.w	sl, [pc, #300]	@ 80094c8 <xTaskIncrementTick+0x164>
					prvAddTaskToReadyList( pxTCB );
 800939e:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 80094cc <xTaskIncrementTick+0x168>
 80093a2:	e020      	b.n	80093e6 <xTaskIncrementTick+0x82>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093a4:	f7fe ff90 	bl	80082c8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80093a8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093aa:	f104 0018 	add.w	r0, r4, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80093ae:	b10b      	cbz	r3, 80093b4 <xTaskIncrementTick+0x50>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093b0:	f7fe ff8a 	bl	80082c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093b4:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80093b6:	4659      	mov	r1, fp
 80093b8:	f8d8 3000 	ldr.w	r3, [r8]
 80093bc:	4298      	cmp	r0, r3
 80093be:	d901      	bls.n	80093c4 <xTaskIncrementTick+0x60>
 80093c0:	f8c8 0000 	str.w	r0, [r8]
 80093c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80093c8:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 80093cc:	f7fe ff56 	bl	800827c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093d0:	f8da 3000 	ldr.w	r3, [sl]
 80093d4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80093d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 80093d8:	429a      	cmp	r2, r3
 80093da:	bf28      	it	cs
 80093dc:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d051      	beq.n	800948a <xTaskIncrementTick+0x126>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80093ec:	6863      	ldr	r3, [r4, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093ee:	f104 0b04 	add.w	fp, r4, #4
					if( xConstTickCount < xItemValue )
 80093f2:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093f4:	4658      	mov	r0, fp
					if( xConstTickCount < xItemValue )
 80093f6:	d2d5      	bcs.n	80093a4 <xTaskIncrementTick+0x40>
						xNextTaskUnblockTime = xItemValue;
 80093f8:	9a01      	ldr	r2, [sp, #4]
 80093fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80093fc:	e01a      	b.n	8009434 <xTaskIncrementTick+0xd0>
		++xPendedTicks;
 80093fe:	4a2d      	ldr	r2, [pc, #180]	@ (80094b4 <xTaskIncrementTick+0x150>)
BaseType_t xSwitchRequired = pdFALSE;
 8009400:	2500      	movs	r5, #0
		++xPendedTicks;
 8009402:	6813      	ldr	r3, [r2, #0]
}
 8009404:	4628      	mov	r0, r5
		++xPendedTicks;
 8009406:	3301      	adds	r3, #1
 8009408:	6013      	str	r3, [r2, #0]
}
 800940a:	b003      	add	sp, #12
 800940c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8009410:	4b27      	ldr	r3, [pc, #156]	@ (80094b0 <xTaskIncrementTick+0x14c>)
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	6812      	ldr	r2, [r2, #0]
 8009416:	b30a      	cbz	r2, 800945c <xTaskIncrementTick+0xf8>
 8009418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	e7fe      	b.n	8009428 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
 800942a:	2500      	movs	r5, #0
 800942c:	f8df 9094 	ldr.w	r9, [pc, #148]	@ 80094c4 <xTaskIncrementTick+0x160>
 8009430:	f8df a094 	ldr.w	sl, [pc, #148]	@ 80094c8 <xTaskIncrementTick+0x164>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009434:	f8da 3000 	ldr.w	r3, [sl]
			if( xYieldPending != pdFALSE )
 8009438:	491f      	ldr	r1, [pc, #124]	@ (80094b8 <xTaskIncrementTick+0x154>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800943a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800943c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 8009446:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8009448:	2a02      	cmp	r2, #2
 800944a:	bf28      	it	cs
 800944c:	2501      	movcs	r5, #1
				xSwitchRequired = pdTRUE;
 800944e:	2b00      	cmp	r3, #0
 8009450:	bf18      	it	ne
 8009452:	2501      	movne	r5, #1
}
 8009454:	4628      	mov	r0, r5
 8009456:	b003      	add	sp, #12
 8009458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800945c:	4a17      	ldr	r2, [pc, #92]	@ (80094bc <xTaskIncrementTick+0x158>)
 800945e:	6818      	ldr	r0, [r3, #0]
 8009460:	6811      	ldr	r1, [r2, #0]
 8009462:	6019      	str	r1, [r3, #0]
 8009464:	4916      	ldr	r1, [pc, #88]	@ (80094c0 <xTaskIncrementTick+0x15c>)
 8009466:	6010      	str	r0, [r2, #0]
 8009468:	680a      	ldr	r2, [r1, #0]
 800946a:	3201      	adds	r2, #1
 800946c:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	6812      	ldr	r2, [r2, #0]
 8009472:	b97a      	cbnz	r2, 8009494 <xTaskIncrementTick+0x130>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009474:	4b0d      	ldr	r3, [pc, #52]	@ (80094ac <xTaskIncrementTick+0x148>)
 8009476:	461a      	mov	r2, r3
 8009478:	9301      	str	r3, [sp, #4]
 800947a:	f04f 33ff 	mov.w	r3, #4294967295
 800947e:	6013      	str	r3, [r2, #0]
 8009480:	e77f      	b.n	8009382 <xTaskIncrementTick+0x1e>
 8009482:	f8df 9040 	ldr.w	r9, [pc, #64]	@ 80094c4 <xTaskIncrementTick+0x160>
 8009486:	f8df a040 	ldr.w	sl, [pc, #64]	@ 80094c8 <xTaskIncrementTick+0x164>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800948a:	f04f 33ff 	mov.w	r3, #4294967295
 800948e:	9a01      	ldr	r2, [sp, #4]
 8009490:	6013      	str	r3, [r2, #0]
					break;
 8009492:	e7cf      	b.n	8009434 <xTaskIncrementTick+0xd0>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009494:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009496:	4a05      	ldr	r2, [pc, #20]	@ (80094ac <xTaskIncrementTick+0x148>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009498:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800949a:	9201      	str	r2, [sp, #4]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	6013      	str	r3, [r2, #0]
}
 80094a2:	e76e      	b.n	8009382 <xTaskIncrementTick+0x1e>
 80094a4:	24000c18 	.word	0x24000c18
 80094a8:	24000c38 	.word	0x24000c38
 80094ac:	24000c1c 	.word	0x24000c1c
 80094b0:	24000c84 	.word	0x24000c84
 80094b4:	24000c2c 	.word	0x24000c2c
 80094b8:	24000c28 	.word	0x24000c28
 80094bc:	24000c80 	.word	0x24000c80
 80094c0:	24000c24 	.word	0x24000c24
 80094c4:	24000cb0 	.word	0x24000cb0
 80094c8:	24001110 	.word	0x24001110
 80094cc:	24000c34 	.word	0x24000c34

080094d0 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 80094d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	taskENTER_CRITICAL();
 80094d4:	f000 fd56 	bl	8009f84 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80094d8:	4b37      	ldr	r3, [pc, #220]	@ (80095b8 <xTaskResumeAll.part.0+0xe8>)
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	3a01      	subs	r2, #1
 80094de:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d159      	bne.n	800959a <xTaskResumeAll.part.0+0xca>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80094e6:	4b35      	ldr	r3, [pc, #212]	@ (80095bc <xTaskResumeAll.part.0+0xec>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d055      	beq.n	800959a <xTaskResumeAll.part.0+0xca>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80094ee:	4d34      	ldr	r5, [pc, #208]	@ (80095c0 <xTaskResumeAll.part.0+0xf0>)
 80094f0:	682b      	ldr	r3, [r5, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d05c      	beq.n	80095b0 <xTaskResumeAll.part.0+0xe0>
 80094f6:	4e33      	ldr	r6, [pc, #204]	@ (80095c4 <xTaskResumeAll.part.0+0xf4>)
						xYieldPending = pdTRUE;
 80094f8:	f04f 0a01 	mov.w	sl, #1
 80094fc:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 80095d8 <xTaskResumeAll.part.0+0x108>
 8009500:	4f31      	ldr	r7, [pc, #196]	@ (80095c8 <xTaskResumeAll.part.0+0xf8>)
 8009502:	f8df 90d8 	ldr.w	r9, [pc, #216]	@ 80095dc <xTaskResumeAll.part.0+0x10c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009506:	68eb      	ldr	r3, [r5, #12]
 8009508:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800950a:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800950e:	f104 0018 	add.w	r0, r4, #24
 8009512:	f7fe fed9 	bl	80082c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009516:	4658      	mov	r0, fp
 8009518:	f7fe fed6 	bl	80082c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800951c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800951e:	6832      	ldr	r2, [r6, #0]
 8009520:	4659      	mov	r1, fp
 8009522:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009526:	4293      	cmp	r3, r2
 8009528:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 800952c:	d900      	bls.n	8009530 <xTaskResumeAll.part.0+0x60>
 800952e:	6033      	str	r3, [r6, #0]
 8009530:	f7fe fea4 	bl	800827c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800953a:	429a      	cmp	r2, r3
 800953c:	d301      	bcc.n	8009542 <xTaskResumeAll.part.0+0x72>
						xYieldPending = pdTRUE;
 800953e:	f8c9 a000 	str.w	sl, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009542:	682b      	ldr	r3, [r5, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d1de      	bne.n	8009506 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009548:	4b20      	ldr	r3, [pc, #128]	@ (80095cc <xTaskResumeAll.part.0+0xfc>)
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	6812      	ldr	r2, [r2, #0]
 800954e:	b352      	cbz	r2, 80095a6 <xTaskResumeAll.part.0+0xd6>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009550:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009552:	4b1f      	ldr	r3, [pc, #124]	@ (80095d0 <xTaskResumeAll.part.0+0x100>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009554:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009556:	68d2      	ldr	r2, [r2, #12]
 8009558:	6852      	ldr	r2, [r2, #4]
 800955a:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800955c:	4e1d      	ldr	r6, [pc, #116]	@ (80095d4 <xTaskResumeAll.part.0+0x104>)
 800955e:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8009560:	b144      	cbz	r4, 8009574 <xTaskResumeAll.part.0+0xa4>
								xYieldPending = pdTRUE;
 8009562:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 8009564:	f7ff fefe 	bl	8009364 <xTaskIncrementTick>
 8009568:	b108      	cbz	r0, 800956e <xTaskResumeAll.part.0+0x9e>
								xYieldPending = pdTRUE;
 800956a:	f8c9 5000 	str.w	r5, [r9]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800956e:	3c01      	subs	r4, #1
 8009570:	d1f8      	bne.n	8009564 <xTaskResumeAll.part.0+0x94>
						xPendedTicks = 0;
 8009572:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8009574:	f8d9 3000 	ldr.w	r3, [r9]
 8009578:	b17b      	cbz	r3, 800959a <xTaskResumeAll.part.0+0xca>
					taskYIELD_IF_USING_PREEMPTION();
 800957a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800957e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009582:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009586:	f3bf 8f4f 	dsb	sy
 800958a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800958e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8009590:	f000 fd1a 	bl	8009fc8 <vPortExitCritical>
}
 8009594:	4620      	mov	r0, r4
 8009596:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 800959a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800959c:	f000 fd14 	bl	8009fc8 <vPortExitCritical>
}
 80095a0:	4620      	mov	r0, r4
 80095a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 80095a6:	4b0a      	ldr	r3, [pc, #40]	@ (80095d0 <xTaskResumeAll.part.0+0x100>)
 80095a8:	f04f 32ff 	mov.w	r2, #4294967295
 80095ac:	601a      	str	r2, [r3, #0]
 80095ae:	e7d5      	b.n	800955c <xTaskResumeAll.part.0+0x8c>
 80095b0:	f8df 9028 	ldr.w	r9, [pc, #40]	@ 80095dc <xTaskResumeAll.part.0+0x10c>
 80095b4:	e7d2      	b.n	800955c <xTaskResumeAll.part.0+0x8c>
 80095b6:	bf00      	nop
 80095b8:	24000c18 	.word	0x24000c18
 80095bc:	24000c3c 	.word	0x24000c3c
 80095c0:	24000c6c 	.word	0x24000c6c
 80095c4:	24000c34 	.word	0x24000c34
 80095c8:	24001110 	.word	0x24001110
 80095cc:	24000c84 	.word	0x24000c84
 80095d0:	24000c1c 	.word	0x24000c1c
 80095d4:	24000c2c 	.word	0x24000c2c
 80095d8:	24000cb0 	.word	0x24000cb0
 80095dc:	24000c28 	.word	0x24000c28

080095e0 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80095e0:	4b06      	ldr	r3, [pc, #24]	@ (80095fc <xTaskResumeAll+0x1c>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	b943      	cbnz	r3, 80095f8 <xTaskResumeAll+0x18>
 80095e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ea:	f383 8811 	msr	BASEPRI, r3
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	f3bf 8f4f 	dsb	sy
 80095f6:	e7fe      	b.n	80095f6 <xTaskResumeAll+0x16>
 80095f8:	f7ff bf6a 	b.w	80094d0 <xTaskResumeAll.part.0>
 80095fc:	24000c18 	.word	0x24000c18

08009600 <vTaskDelay>:
	{
 8009600:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009602:	b950      	cbnz	r0, 800961a <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8009604:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800960c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009610:	f3bf 8f4f 	dsb	sy
 8009614:	f3bf 8f6f 	isb	sy
	}
 8009618:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800961a:	4c10      	ldr	r4, [pc, #64]	@ (800965c <vTaskDelay+0x5c>)
 800961c:	6821      	ldr	r1, [r4, #0]
 800961e:	b141      	cbz	r1, 8009632 <vTaskDelay+0x32>
 8009620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009624:	f383 8811 	msr	BASEPRI, r3
 8009628:	f3bf 8f6f 	isb	sy
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	e7fe      	b.n	8009630 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 8009632:	6823      	ldr	r3, [r4, #0]
 8009634:	3301      	adds	r3, #1
 8009636:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009638:	f7ff fcd4 	bl	8008fe4 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 800963c:	6823      	ldr	r3, [r4, #0]
 800963e:	b943      	cbnz	r3, 8009652 <vTaskDelay+0x52>
 8009640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009644:	f383 8811 	msr	BASEPRI, r3
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	e7fe      	b.n	8009650 <vTaskDelay+0x50>
 8009652:	f7ff ff3d 	bl	80094d0 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8009656:	2800      	cmp	r0, #0
 8009658:	d0d4      	beq.n	8009604 <vTaskDelay+0x4>
	}
 800965a:	bd10      	pop	{r4, pc}
 800965c:	24000c18 	.word	0x24000c18

08009660 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009660:	4b1f      	ldr	r3, [pc, #124]	@ (80096e0 <vTaskSwitchContext+0x80>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	b11b      	cbz	r3, 800966e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8009666:	4b1f      	ldr	r3, [pc, #124]	@ (80096e4 <vTaskSwitchContext+0x84>)
 8009668:	2201      	movs	r2, #1
 800966a:	601a      	str	r2, [r3, #0]
 800966c:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800966e:	4a1d      	ldr	r2, [pc, #116]	@ (80096e4 <vTaskSwitchContext+0x84>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009670:	491d      	ldr	r1, [pc, #116]	@ (80096e8 <vTaskSwitchContext+0x88>)
{
 8009672:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009674:	4c1d      	ldr	r4, [pc, #116]	@ (80096ec <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8009676:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800967e:	0098      	lsls	r0, r3, #2
 8009680:	0092      	lsls	r2, r2, #2
 8009682:	588a      	ldr	r2, [r1, r2]
 8009684:	b942      	cbnz	r2, 8009698 <vTaskSwitchContext+0x38>
 8009686:	b1f3      	cbz	r3, 80096c6 <vTaskSwitchContext+0x66>
 8009688:	3b01      	subs	r3, #1
 800968a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800968e:	0098      	lsls	r0, r3, #2
 8009690:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009694:	2a00      	cmp	r2, #0
 8009696:	d0f6      	beq.n	8009686 <vTaskSwitchContext+0x26>
 8009698:	4418      	add	r0, r3
 800969a:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 800969e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80096a2:	4662      	mov	r2, ip
 80096a4:	6849      	ldr	r1, [r1, #4]
 80096a6:	3208      	adds	r2, #8
 80096a8:	4291      	cmp	r1, r2
 80096aa:	f8cc 1004 	str.w	r1, [ip, #4]
 80096ae:	d013      	beq.n	80096d8 <vTaskSwitchContext+0x78>
 80096b0:	4a0f      	ldr	r2, [pc, #60]	@ (80096f0 <vTaskSwitchContext+0x90>)
 80096b2:	68c8      	ldr	r0, [r1, #12]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096b4:	490f      	ldr	r1, [pc, #60]	@ (80096f4 <vTaskSwitchContext+0x94>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096b6:	6010      	str	r0, [r2, #0]
 80096b8:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096ba:	6813      	ldr	r3, [r2, #0]
}
 80096bc:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096c0:	3354      	adds	r3, #84	@ 0x54
 80096c2:	600b      	str	r3, [r1, #0]
}
 80096c4:	4770      	bx	lr
 80096c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ca:	f383 8811 	msr	BASEPRI, r3
 80096ce:	f3bf 8f6f 	isb	sy
 80096d2:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096d6:	e7fe      	b.n	80096d6 <vTaskSwitchContext+0x76>
 80096d8:	6849      	ldr	r1, [r1, #4]
 80096da:	f8cc 1004 	str.w	r1, [ip, #4]
 80096de:	e7e7      	b.n	80096b0 <vTaskSwitchContext+0x50>
 80096e0:	24000c18 	.word	0x24000c18
 80096e4:	24000c28 	.word	0x24000c28
 80096e8:	24000cb0 	.word	0x24000cb0
 80096ec:	24000c34 	.word	0x24000c34
 80096f0:	24001110 	.word	0x24001110
 80096f4:	24000040 	.word	0x24000040

080096f8 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80096f8:	b160      	cbz	r0, 8009714 <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80096fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009728 <vTaskPlaceOnEventList+0x30>)
{
 80096fc:	b510      	push	{r4, lr}
 80096fe:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009700:	6819      	ldr	r1, [r3, #0]
 8009702:	3118      	adds	r1, #24
 8009704:	f7fe fdc8 	bl	8008298 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009708:	4620      	mov	r0, r4
 800970a:	2101      	movs	r1, #1
}
 800970c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009710:	f7ff bc68 	b.w	8008fe4 <prvAddCurrentTaskToDelayedList>
 8009714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009718:	f383 8811 	msr	BASEPRI, r3
 800971c:	f3bf 8f6f 	isb	sy
 8009720:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8009724:	e7fe      	b.n	8009724 <vTaskPlaceOnEventList+0x2c>
 8009726:	bf00      	nop
 8009728:	24001110 	.word	0x24001110

0800972c <vTaskPlaceOnEventListRestricted>:
	{
 800972c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800972e:	b180      	cbz	r0, 8009752 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009730:	4b0c      	ldr	r3, [pc, #48]	@ (8009764 <vTaskPlaceOnEventListRestricted+0x38>)
 8009732:	460d      	mov	r5, r1
 8009734:	4614      	mov	r4, r2
 8009736:	6819      	ldr	r1, [r3, #0]
 8009738:	3118      	adds	r1, #24
 800973a:	f7fe fd9f 	bl	800827c <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 800973e:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009740:	4621      	mov	r1, r4
 8009742:	bf0c      	ite	eq
 8009744:	4628      	moveq	r0, r5
 8009746:	f04f 30ff 	movne.w	r0, #4294967295
	}
 800974a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800974e:	f7ff bc49 	b.w	8008fe4 <prvAddCurrentTaskToDelayedList>
 8009752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009756:	f383 8811 	msr	BASEPRI, r3
 800975a:	f3bf 8f6f 	isb	sy
 800975e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8009762:	e7fe      	b.n	8009762 <vTaskPlaceOnEventListRestricted+0x36>
 8009764:	24001110 	.word	0x24001110

08009768 <xTaskRemoveFromEventList>:
{
 8009768:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800976a:	68c3      	ldr	r3, [r0, #12]
 800976c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800976e:	b34c      	cbz	r4, 80097c4 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009770:	f104 0518 	add.w	r5, r4, #24
 8009774:	4628      	mov	r0, r5
 8009776:	f7fe fda7 	bl	80082c8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800977a:	4b18      	ldr	r3, [pc, #96]	@ (80097dc <xTaskRemoveFromEventList+0x74>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	b173      	cbz	r3, 800979e <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009780:	4629      	mov	r1, r5
 8009782:	4817      	ldr	r0, [pc, #92]	@ (80097e0 <xTaskRemoveFromEventList+0x78>)
 8009784:	f7fe fd7a 	bl	800827c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009788:	4b16      	ldr	r3, [pc, #88]	@ (80097e4 <xTaskRemoveFromEventList+0x7c>)
 800978a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009790:	429a      	cmp	r2, r3
 8009792:	d920      	bls.n	80097d6 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8009794:	2301      	movs	r3, #1
 8009796:	4a14      	ldr	r2, [pc, #80]	@ (80097e8 <xTaskRemoveFromEventList+0x80>)
		xReturn = pdTRUE;
 8009798:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 800979a:	6013      	str	r3, [r2, #0]
}
 800979c:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800979e:	1d25      	adds	r5, r4, #4
 80097a0:	4628      	mov	r0, r5
 80097a2:	f7fe fd91 	bl	80082c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097a6:	4b11      	ldr	r3, [pc, #68]	@ (80097ec <xTaskRemoveFromEventList+0x84>)
 80097a8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	4290      	cmp	r0, r2
 80097ae:	d900      	bls.n	80097b2 <xTaskRemoveFromEventList+0x4a>
 80097b0:	6018      	str	r0, [r3, #0]
 80097b2:	4b0f      	ldr	r3, [pc, #60]	@ (80097f0 <xTaskRemoveFromEventList+0x88>)
 80097b4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80097b8:	4629      	mov	r1, r5
 80097ba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80097be:	f7fe fd5d 	bl	800827c <vListInsertEnd>
 80097c2:	e7e1      	b.n	8009788 <xTaskRemoveFromEventList+0x20>
 80097c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80097d4:	e7fe      	b.n	80097d4 <xTaskRemoveFromEventList+0x6c>
		xReturn = pdFALSE;
 80097d6:	2000      	movs	r0, #0
}
 80097d8:	bd38      	pop	{r3, r4, r5, pc}
 80097da:	bf00      	nop
 80097dc:	24000c18 	.word	0x24000c18
 80097e0:	24000c6c 	.word	0x24000c6c
 80097e4:	24001110 	.word	0x24001110
 80097e8:	24000c28 	.word	0x24000c28
 80097ec:	24000c34 	.word	0x24000c34
 80097f0:	24000cb0 	.word	0x24000cb0

080097f4 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80097f4:	4a03      	ldr	r2, [pc, #12]	@ (8009804 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 80097f6:	4b04      	ldr	r3, [pc, #16]	@ (8009808 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80097f8:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	e9c0 2300 	strd	r2, r3, [r0]
}
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	24000c24 	.word	0x24000c24
 8009808:	24000c38 	.word	0x24000c38

0800980c <xTaskCheckForTimeOut>:
{
 800980c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800980e:	b308      	cbz	r0, 8009854 <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 8009810:	460d      	mov	r5, r1
 8009812:	b1b1      	cbz	r1, 8009842 <xTaskCheckForTimeOut+0x36>
 8009814:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009816:	f000 fbb5 	bl	8009f84 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800981a:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800981c:	4a1a      	ldr	r2, [pc, #104]	@ (8009888 <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 800981e:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8009820:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8009822:	d02c      	beq.n	800987e <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009824:	f8df c064 	ldr.w	ip, [pc, #100]	@ 800988c <xTaskCheckForTimeOut+0x80>
 8009828:	6826      	ldr	r6, [r4, #0]
 800982a:	f8dc 7000 	ldr.w	r7, [ip]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800982e:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009830:	42be      	cmp	r6, r7
 8009832:	d018      	beq.n	8009866 <xTaskCheckForTimeOut+0x5a>
 8009834:	4288      	cmp	r0, r1
 8009836:	d816      	bhi.n	8009866 <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 8009838:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800983a:	f000 fbc5 	bl	8009fc8 <vPortExitCritical>
}
 800983e:	4620      	mov	r0, r4
 8009840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009846:	f383 8811 	msr	BASEPRI, r3
 800984a:	f3bf 8f6f 	isb	sy
 800984e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8009852:	e7fe      	b.n	8009852 <xTaskCheckForTimeOut+0x46>
 8009854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009858:	f383 8811 	msr	BASEPRI, r3
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8009864:	e7fe      	b.n	8009864 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009866:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800986a:	4573      	cmp	r3, lr
 800986c:	d909      	bls.n	8009882 <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 800986e:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009870:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009874:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8009876:	4403      	add	r3, r0
 8009878:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800987a:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 800987e:	2400      	movs	r4, #0
 8009880:	e7db      	b.n	800983a <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 8009882:	2300      	movs	r3, #0
 8009884:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8009886:	e7d7      	b.n	8009838 <xTaskCheckForTimeOut+0x2c>
 8009888:	24000c38 	.word	0x24000c38
 800988c:	24000c24 	.word	0x24000c24

08009890 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009890:	4b01      	ldr	r3, [pc, #4]	@ (8009898 <vTaskMissedYield+0x8>)
 8009892:	2201      	movs	r2, #1
 8009894:	601a      	str	r2, [r3, #0]
}
 8009896:	4770      	bx	lr
 8009898:	24000c28 	.word	0x24000c28

0800989c <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800989c:	4b01      	ldr	r3, [pc, #4]	@ (80098a4 <xTaskGetCurrentTaskHandle+0x8>)
 800989e:	6818      	ldr	r0, [r3, #0]
	}
 80098a0:	4770      	bx	lr
 80098a2:	bf00      	nop
 80098a4:	24001110 	.word	0x24001110

080098a8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80098a8:	4b05      	ldr	r3, [pc, #20]	@ (80098c0 <xTaskGetSchedulerState+0x18>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	b133      	cbz	r3, 80098bc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098ae:	4b05      	ldr	r3, [pc, #20]	@ (80098c4 <xTaskGetSchedulerState+0x1c>)
 80098b0:	6818      	ldr	r0, [r3, #0]
 80098b2:	fab0 f080 	clz	r0, r0
 80098b6:	0940      	lsrs	r0, r0, #5
 80098b8:	0040      	lsls	r0, r0, #1
 80098ba:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80098bc:	2001      	movs	r0, #1
	}
 80098be:	4770      	bx	lr
 80098c0:	24000c30 	.word	0x24000c30
 80098c4:	24000c18 	.word	0x24000c18

080098c8 <xTaskPriorityInherit>:
	{
 80098c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80098ca:	4604      	mov	r4, r0
 80098cc:	b1c8      	cbz	r0, 8009902 <xTaskPriorityInherit+0x3a>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80098ce:	4d1b      	ldr	r5, [pc, #108]	@ (800993c <xTaskPriorityInherit+0x74>)
 80098d0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80098d2:	682a      	ldr	r2, [r5, #0]
 80098d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d214      	bcs.n	8009904 <xTaskPriorityInherit+0x3c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098da:	6982      	ldr	r2, [r0, #24]
 80098dc:	2a00      	cmp	r2, #0
 80098de:	db04      	blt.n	80098ea <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098e0:	682a      	ldr	r2, [r5, #0]
 80098e2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80098e4:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 80098e8:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80098ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80098ee:	4e14      	ldr	r6, [pc, #80]	@ (8009940 <xTaskPriorityInherit+0x78>)
 80098f0:	6962      	ldr	r2, [r4, #20]
 80098f2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d00c      	beq.n	8009914 <xTaskPriorityInherit+0x4c>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80098fa:	682b      	ldr	r3, [r5, #0]
 80098fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 8009900:	2001      	movs	r0, #1
	}
 8009902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009904:	682b      	ldr	r3, [r5, #0]
 8009906:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8009908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800990a:	4298      	cmp	r0, r3
 800990c:	bf2c      	ite	cs
 800990e:	2000      	movcs	r0, #0
 8009910:	2001      	movcc	r0, #1
	}
 8009912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009914:	1d27      	adds	r7, r4, #4
 8009916:	4638      	mov	r0, r7
 8009918:	f7fe fcd6 	bl	80082c8 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800991c:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800991e:	4b09      	ldr	r3, [pc, #36]	@ (8009944 <xTaskPriorityInherit+0x7c>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009920:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009922:	681a      	ldr	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009924:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009926:	4290      	cmp	r0, r2
 8009928:	d900      	bls.n	800992c <xTaskPriorityInherit+0x64>
 800992a:	6018      	str	r0, [r3, #0]
 800992c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009930:	4639      	mov	r1, r7
 8009932:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8009936:	f7fe fca1 	bl	800827c <vListInsertEnd>
 800993a:	e7e1      	b.n	8009900 <xTaskPriorityInherit+0x38>
 800993c:	24001110 	.word	0x24001110
 8009940:	24000cb0 	.word	0x24000cb0
 8009944:	24000c34 	.word	0x24000c34

08009948 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8009948:	b308      	cbz	r0, 800998e <xTaskPriorityDisinherit+0x46>
	{
 800994a:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800994c:	4b1d      	ldr	r3, [pc, #116]	@ (80099c4 <xTaskPriorityDisinherit+0x7c>)
 800994e:	681c      	ldr	r4, [r3, #0]
 8009950:	4284      	cmp	r4, r0
 8009952:	d008      	beq.n	8009966 <xTaskPriorityDisinherit+0x1e>
 8009954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	e7fe      	b.n	8009964 <xTaskPriorityDisinherit+0x1c>
			configASSERT( pxTCB->uxMutexesHeld );
 8009966:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8009968:	b143      	cbz	r3, 800997c <xTaskPriorityDisinherit+0x34>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800996a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
			( pxTCB->uxMutexesHeld )--;
 800996c:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800996e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 8009970:	6523      	str	r3, [r4, #80]	@ 0x50
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009972:	4291      	cmp	r1, r2
 8009974:	d000      	beq.n	8009978 <xTaskPriorityDisinherit+0x30>
 8009976:	b163      	cbz	r3, 8009992 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8009978:	2000      	movs	r0, #0
	}
 800997a:	bd38      	pop	{r3, r4, r5, pc}
 800997c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009980:	f383 8811 	msr	BASEPRI, r3
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 800998c:	e7fe      	b.n	800998c <xTaskPriorityDisinherit+0x44>
	BaseType_t xReturn = pdFALSE;
 800998e:	2000      	movs	r0, #0
	}
 8009990:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009992:	1d25      	adds	r5, r4, #4
 8009994:	4628      	mov	r0, r5
 8009996:	f7fe fc97 	bl	80082c8 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800999a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
					prvAddTaskToReadyList( pxTCB );
 800999c:	4b0a      	ldr	r3, [pc, #40]	@ (80099c8 <xTaskPriorityDisinherit+0x80>)
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800999e:	f1c0 0238 	rsb	r2, r0, #56	@ 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80099a2:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099a4:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80099a6:	681a      	ldr	r2, [r3, #0]
 80099a8:	4290      	cmp	r0, r2
 80099aa:	d900      	bls.n	80099ae <xTaskPriorityDisinherit+0x66>
 80099ac:	6018      	str	r0, [r3, #0]
 80099ae:	4b07      	ldr	r3, [pc, #28]	@ (80099cc <xTaskPriorityDisinherit+0x84>)
 80099b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80099b4:	4629      	mov	r1, r5
 80099b6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80099ba:	f7fe fc5f 	bl	800827c <vListInsertEnd>
					xReturn = pdTRUE;
 80099be:	2001      	movs	r0, #1
	}
 80099c0:	bd38      	pop	{r3, r4, r5, pc}
 80099c2:	bf00      	nop
 80099c4:	24001110 	.word	0x24001110
 80099c8:	24000c34 	.word	0x24000c34
 80099cc:	24000cb0 	.word	0x24000cb0

080099d0 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d03c      	beq.n	8009a4e <vTaskPriorityDisinheritAfterTimeout+0x7e>
			configASSERT( pxTCB->uxMutexesHeld );
 80099d4:	6d03      	ldr	r3, [r0, #80]	@ 0x50
	{
 80099d6:	b570      	push	{r4, r5, r6, lr}
 80099d8:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 80099da:	b14b      	cbz	r3, 80099f0 <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80099dc:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
			if( pxTCB->uxPriority != uxPriorityToUse )
 80099de:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80099e0:	4281      	cmp	r1, r0
 80099e2:	bf38      	it	cc
 80099e4:	4601      	movcc	r1, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d101      	bne.n	80099ee <vTaskPriorityDisinheritAfterTimeout+0x1e>
 80099ea:	428a      	cmp	r2, r1
 80099ec:	d109      	bne.n	8009a02 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 80099ee:	bd70      	pop	{r4, r5, r6, pc}
 80099f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8009a00:	e7fe      	b.n	8009a00 <vTaskPriorityDisinheritAfterTimeout+0x30>
					configASSERT( pxTCB != pxCurrentTCB );
 8009a02:	4b18      	ldr	r3, [pc, #96]	@ (8009a64 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	42a3      	cmp	r3, r4
 8009a08:	d022      	beq.n	8009a50 <vTaskPriorityDisinheritAfterTimeout+0x80>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a0a:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8009a0c:	62e1      	str	r1, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	db02      	blt.n	8009a18 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a12:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
 8009a16:	61a1      	str	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009a18:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009a1c:	4d12      	ldr	r5, [pc, #72]	@ (8009a68 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8009a1e:	6961      	ldr	r1, [r4, #20]
 8009a20:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8009a24:	4299      	cmp	r1, r3
 8009a26:	d1e2      	bne.n	80099ee <vTaskPriorityDisinheritAfterTimeout+0x1e>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a28:	1d26      	adds	r6, r4, #4
 8009a2a:	4630      	mov	r0, r6
 8009a2c:	f7fe fc4c 	bl	80082c8 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8009a30:	4b0e      	ldr	r3, [pc, #56]	@ (8009a6c <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8009a32:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	4290      	cmp	r0, r2
 8009a38:	d900      	bls.n	8009a3c <vTaskPriorityDisinheritAfterTimeout+0x6c>
 8009a3a:	6018      	str	r0, [r3, #0]
 8009a3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009a40:	4631      	mov	r1, r6
 8009a42:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	}
 8009a46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 8009a4a:	f7fe bc17 	b.w	800827c <vListInsertEnd>
 8009a4e:	4770      	bx	lr
 8009a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a54:	f383 8811 	msr	BASEPRI, r3
 8009a58:	f3bf 8f6f 	isb	sy
 8009a5c:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 8009a60:	e7fe      	b.n	8009a60 <vTaskPriorityDisinheritAfterTimeout+0x90>
 8009a62:	bf00      	nop
 8009a64:	24001110 	.word	0x24001110
 8009a68:	24000cb0 	.word	0x24000cb0
 8009a6c:	24000c34 	.word	0x24000c34

08009a70 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8009a70:	4b04      	ldr	r3, [pc, #16]	@ (8009a84 <pvTaskIncrementMutexHeldCount+0x14>)
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	b11a      	cbz	r2, 8009a7e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8009a76:	6819      	ldr	r1, [r3, #0]
 8009a78:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8009a7a:	3201      	adds	r2, #1
 8009a7c:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 8009a7e:	6818      	ldr	r0, [r3, #0]
	}
 8009a80:	4770      	bx	lr
 8009a82:	bf00      	nop
 8009a84:	24001110 	.word	0x24001110

08009a88 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a88:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8009a8a:	4c12      	ldr	r4, [pc, #72]	@ (8009ad4 <prvCheckForValidListAndQueue+0x4c>)
{
 8009a8c:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8009a8e:	f000 fa79 	bl	8009f84 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8009a92:	6825      	ldr	r5, [r4, #0]
 8009a94:	b125      	cbz	r5, 8009aa0 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8009a96:	b003      	add	sp, #12
 8009a98:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8009a9c:	f000 ba94 	b.w	8009fc8 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8009aa0:	4f0d      	ldr	r7, [pc, #52]	@ (8009ad8 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 8009aa2:	4e0e      	ldr	r6, [pc, #56]	@ (8009adc <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 8009aa4:	4638      	mov	r0, r7
 8009aa6:	f7fe fbd9 	bl	800825c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009aaa:	4630      	mov	r0, r6
 8009aac:	f7fe fbd6 	bl	800825c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009ab0:	4a0b      	ldr	r2, [pc, #44]	@ (8009ae0 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ab2:	9500      	str	r5, [sp, #0]
 8009ab4:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8009ab6:	6017      	str	r7, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ab8:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8009aba:	4a0a      	ldr	r2, [pc, #40]	@ (8009ae4 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009abc:	4b0a      	ldr	r3, [pc, #40]	@ (8009ae8 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8009abe:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8009aec <prvCheckForValidListAndQueue+0x64>)
 8009ac2:	f7fe fcd9 	bl	8008478 <xQueueGenericCreateStatic>
 8009ac6:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d0e4      	beq.n	8009a96 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009acc:	4908      	ldr	r1, [pc, #32]	@ (8009af0 <prvCheckForValidListAndQueue+0x68>)
 8009ace:	f7ff f9c1 	bl	8008e54 <vQueueAddToRegistry>
 8009ad2:	e7e0      	b.n	8009a96 <prvCheckForValidListAndQueue+0xe>
 8009ad4:	2400120c 	.word	0x2400120c
 8009ad8:	2400122c 	.word	0x2400122c
 8009adc:	24001218 	.word	0x24001218
 8009ae0:	24001214 	.word	0x24001214
 8009ae4:	24001210 	.word	0x24001210
 8009ae8:	24001114 	.word	0x24001114
 8009aec:	24001164 	.word	0x24001164
 8009af0:	080137ac 	.word	0x080137ac

08009af4 <xTimerCreateTimerTask>:
{
 8009af4:	b530      	push	{r4, r5, lr}
 8009af6:	b089      	sub	sp, #36	@ 0x24
	prvCheckForValidListAndQueue();
 8009af8:	f7ff ffc6 	bl	8009a88 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8009afc:	4b12      	ldr	r3, [pc, #72]	@ (8009b48 <xTimerCreateTimerTask+0x54>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	b1cb      	cbz	r3, 8009b36 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009b02:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009b04:	aa07      	add	r2, sp, #28
 8009b06:	a906      	add	r1, sp, #24
 8009b08:	a805      	add	r0, sp, #20
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009b0a:	2502      	movs	r5, #2
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009b0c:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009b10:	f7fe fb94 	bl	800823c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009b14:	4623      	mov	r3, r4
 8009b16:	9a07      	ldr	r2, [sp, #28]
 8009b18:	9500      	str	r5, [sp, #0]
 8009b1a:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8009b1e:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8009b22:	490a      	ldr	r1, [pc, #40]	@ (8009b4c <xTimerCreateTimerTask+0x58>)
 8009b24:	480a      	ldr	r0, [pc, #40]	@ (8009b50 <xTimerCreateTimerTask+0x5c>)
 8009b26:	f7ff fb4d 	bl	80091c4 <xTaskCreateStatic>
 8009b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8009b54 <xTimerCreateTimerTask+0x60>)
 8009b2c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8009b2e:	b110      	cbz	r0, 8009b36 <xTimerCreateTimerTask+0x42>
}
 8009b30:	2001      	movs	r0, #1
 8009b32:	b009      	add	sp, #36	@ 0x24
 8009b34:	bd30      	pop	{r4, r5, pc}
 8009b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8009b46:	e7fe      	b.n	8009b46 <xTimerCreateTimerTask+0x52>
 8009b48:	2400120c 	.word	0x2400120c
 8009b4c:	080137b4 	.word	0x080137b4
 8009b50:	08009c41 	.word	0x08009c41
 8009b54:	24001208 	.word	0x24001208

08009b58 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8009b58:	b1c8      	cbz	r0, 8009b8e <xTimerGenericCommand+0x36>
{
 8009b5a:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 8009b5c:	4d18      	ldr	r5, [pc, #96]	@ (8009bc0 <xTimerGenericCommand+0x68>)
{
 8009b5e:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 8009b60:	682c      	ldr	r4, [r5, #0]
 8009b62:	b18c      	cbz	r4, 8009b88 <xTimerGenericCommand+0x30>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b64:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009b66:	9002      	str	r0, [sp, #8]
		xMessage.xMessageID = xCommandID;
 8009b68:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b6c:	dc18      	bgt.n	8009ba0 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b6e:	f7ff fe9b 	bl	80098a8 <xTaskGetSchedulerState>
 8009b72:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009b74:	f04f 0300 	mov.w	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b78:	d01b      	beq.n	8009bb2 <xTimerGenericCommand+0x5a>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009b7a:	4669      	mov	r1, sp
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	6828      	ldr	r0, [r5, #0]
 8009b80:	f7fe fd36 	bl	80085f0 <xQueueGenericSend>
}
 8009b84:	b005      	add	sp, #20
 8009b86:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 8009b88:	4620      	mov	r0, r4
}
 8009b8a:	b005      	add	sp, #20
 8009b8c:	bd30      	pop	{r4, r5, pc}
 8009b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b92:	f383 8811 	msr	BASEPRI, r3
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8009b9e:	e7fe      	b.n	8009b9e <xTimerGenericCommand+0x46>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009ba0:	469c      	mov	ip, r3
 8009ba2:	4669      	mov	r1, sp
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	4662      	mov	r2, ip
 8009baa:	f7fe fe59 	bl	8008860 <xQueueGenericSendFromISR>
}
 8009bae:	b005      	add	sp, #20
 8009bb0:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009bb2:	9a08      	ldr	r2, [sp, #32]
 8009bb4:	4669      	mov	r1, sp
 8009bb6:	6828      	ldr	r0, [r5, #0]
 8009bb8:	f7fe fd1a 	bl	80085f0 <xQueueGenericSend>
 8009bbc:	e7e5      	b.n	8009b8a <xTimerGenericCommand+0x32>
 8009bbe:	bf00      	nop
 8009bc0:	2400120c 	.word	0x2400120c

08009bc4 <prvSwitchTimerLists>:
{
 8009bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bc6:	4e1c      	ldr	r6, [pc, #112]	@ (8009c38 <prvSwitchTimerLists+0x74>)
 8009bc8:	b083      	sub	sp, #12
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bca:	e00d      	b.n	8009be8 <prvSwitchTimerLists+0x24>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bcc:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bce:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bd0:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bd2:	1d25      	adds	r5, r4, #4
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	f7fe fb77 	bl	80082c8 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009bda:	6a23      	ldr	r3, [r4, #32]
 8009bdc:	4620      	mov	r0, r4
 8009bde:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009be0:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8009be4:	075b      	lsls	r3, r3, #29
 8009be6:	d409      	bmi.n	8009bfc <prvSwitchTimerLists+0x38>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009be8:	6833      	ldr	r3, [r6, #0]
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	2a00      	cmp	r2, #0
 8009bee:	d1ed      	bne.n	8009bcc <prvSwitchTimerLists+0x8>
	pxCurrentTimerList = pxOverflowTimerList;
 8009bf0:	4a12      	ldr	r2, [pc, #72]	@ (8009c3c <prvSwitchTimerLists+0x78>)
 8009bf2:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009bf4:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8009bf6:	6031      	str	r1, [r6, #0]
}
 8009bf8:	b003      	add	sp, #12
 8009bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009bfc:	69a2      	ldr	r2, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bfe:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c00:	2300      	movs	r3, #0
 8009c02:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c04:	18bd      	adds	r5, r7, r2
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c06:	463a      	mov	r2, r7
			if( xReloadTime > xNextExpireTime )
 8009c08:	42af      	cmp	r7, r5
 8009c0a:	d205      	bcs.n	8009c18 <prvSwitchTimerLists+0x54>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c0c:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c0e:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c10:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c12:	f7fe fb41 	bl	8008298 <vListInsert>
 8009c16:	e7e7      	b.n	8009be8 <prvSwitchTimerLists+0x24>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c18:	4619      	mov	r1, r3
 8009c1a:	9300      	str	r3, [sp, #0]
 8009c1c:	f7ff ff9c 	bl	8009b58 <xTimerGenericCommand>
				configASSERT( xResult );
 8009c20:	2800      	cmp	r0, #0
 8009c22:	d1e1      	bne.n	8009be8 <prvSwitchTimerLists+0x24>
 8009c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c28:	f383 8811 	msr	BASEPRI, r3
 8009c2c:	f3bf 8f6f 	isb	sy
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	e7fe      	b.n	8009c34 <prvSwitchTimerLists+0x70>
 8009c36:	bf00      	nop
 8009c38:	24001214 	.word	0x24001214
 8009c3c:	24001210 	.word	0x24001210

08009c40 <prvTimerTask>:
{
 8009c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	4e96      	ldr	r6, [pc, #600]	@ (8009ea0 <prvTimerTask+0x260>)
 8009c46:	b087      	sub	sp, #28
 8009c48:	4d96      	ldr	r5, [pc, #600]	@ (8009ea4 <prvTimerTask+0x264>)
					portYIELD_WITHIN_API();
 8009c4a:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 8009c4e:	4c96      	ldr	r4, [pc, #600]	@ (8009ea8 <prvTimerTask+0x268>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009c50:	6833      	ldr	r3, [r6, #0]
 8009c52:	681f      	ldr	r7, [r3, #0]
 8009c54:	2f00      	cmp	r7, #0
 8009c56:	f000 80a9 	beq.w	8009dac <prvTimerTask+0x16c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 8009c5e:	f7ff fb6b 	bl	8009338 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8009c62:	f7ff fb71 	bl	8009348 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009c66:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009c68:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8009c6a:	4290      	cmp	r0, r2
 8009c6c:	f0c0 80a6 	bcc.w	8009dbc <prvTimerTask+0x17c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c70:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 8009c72:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c74:	f200 80c7 	bhi.w	8009e06 <prvTimerTask+0x1c6>
				( void ) xTaskResumeAll();
 8009c78:	f7ff fcb2 	bl	80095e0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c7c:	6832      	ldr	r2, [r6, #0]
 8009c7e:	68d2      	ldr	r2, [r2, #12]
 8009c80:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c84:	f10b 0804 	add.w	r8, fp, #4
 8009c88:	4640      	mov	r0, r8
 8009c8a:	f7fe fb1d 	bl	80082c8 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c8e:	f89b 0028 	ldrb.w	r0, [fp, #40]	@ 0x28
 8009c92:	0743      	lsls	r3, r0, #29
 8009c94:	f100 80c6 	bmi.w	8009e24 <prvTimerTask+0x1e4>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c98:	f020 0001 	bic.w	r0, r0, #1
 8009c9c:	f88b 0028 	strb.w	r0, [fp, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ca0:	f8db 3020 	ldr.w	r3, [fp, #32]
 8009ca4:	4658      	mov	r0, fp
 8009ca6:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009ca8:	2200      	movs	r2, #0
 8009caa:	a902      	add	r1, sp, #8
 8009cac:	6820      	ldr	r0, [r4, #0]
 8009cae:	f7fe fe93 	bl	80089d8 <xQueueReceive>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d0cc      	beq.n	8009c50 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009cb6:	9b02      	ldr	r3, [sp, #8]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009cb8:	9804      	ldr	r0, [sp, #16]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	db6e      	blt.n	8009d9c <prvTimerTask+0x15c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009cbe:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	b113      	cbz	r3, 8009cca <prvTimerTask+0x8a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009cc4:	1d38      	adds	r0, r7, #4
 8009cc6:	f7fe faff 	bl	80082c8 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8009cca:	f7ff fb3d 	bl	8009348 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009cce:	682b      	ldr	r3, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009cd0:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8009cd2:	4298      	cmp	r0, r3
 8009cd4:	d379      	bcc.n	8009dca <prvTimerTask+0x18a>
			switch( xMessage.xMessageID )
 8009cd6:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8009cd8:	f8c5 8000 	str.w	r8, [r5]
			switch( xMessage.xMessageID )
 8009cdc:	2b09      	cmp	r3, #9
 8009cde:	d8e3      	bhi.n	8009ca8 <prvTimerTask+0x68>
 8009ce0:	e8df f003 	tbb	[pc, r3]
 8009ce4:	4c050505 	.word	0x4c050505
 8009ce8:	05055336 	.word	0x05055336
 8009cec:	364c      	.short	0x364c
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009cee:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009cf2:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009cf4:	f042 0201 	orr.w	r2, r2, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009cf8:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009cfa:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009cfc:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009d00:	185a      	adds	r2, r3, r1
 8009d02:	bf2c      	ite	cs
 8009d04:	2001      	movcs	r0, #1
 8009d06:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 8009d08:	4542      	cmp	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d0a:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009d0c:	d87d      	bhi.n	8009e0a <prvTimerTask+0x1ca>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d0e:	eba8 0303 	sub.w	r3, r8, r3
 8009d12:	4299      	cmp	r1, r3
 8009d14:	f200 80af 	bhi.w	8009e76 <prvTimerTask+0x236>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d18:	6a3b      	ldr	r3, [r7, #32]
 8009d1a:	4638      	mov	r0, r7
 8009d1c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d22:	0759      	lsls	r1, r3, #29
 8009d24:	d5c0      	bpl.n	8009ca8 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009d26:	2200      	movs	r2, #0
 8009d28:	69bb      	ldr	r3, [r7, #24]
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	9200      	str	r2, [sp, #0]
 8009d2e:	9a03      	ldr	r2, [sp, #12]
 8009d30:	441a      	add	r2, r3
 8009d32:	2300      	movs	r3, #0
 8009d34:	4619      	mov	r1, r3
 8009d36:	f7ff ff0f 	bl	8009b58 <xTimerGenericCommand>
							configASSERT( xResult );
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	d1b4      	bne.n	8009ca8 <prvTimerTask+0x68>
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	e7fe      	b.n	8009d4e <prvTimerTask+0x10e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d50:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d54:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d56:	f042 0201 	orr.w	r2, r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d5a:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d5c:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	f000 8094 	beq.w	8009e8e <prvTimerTask+0x24e>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d66:	4443      	add	r3, r8
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d68:	1d39      	adds	r1, r7, #4
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d6a:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 8009d6c:	4543      	cmp	r3, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d6e:	607b      	str	r3, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009d70:	d854      	bhi.n	8009e1c <prvTimerTask+0x1dc>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009d72:	4b4e      	ldr	r3, [pc, #312]	@ (8009eac <prvTimerTask+0x26c>)
 8009d74:	6818      	ldr	r0, [r3, #0]
 8009d76:	f7fe fa8f 	bl	8008298 <vListInsert>
 8009d7a:	e795      	b.n	8009ca8 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d7c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d80:	f023 0301 	bic.w	r3, r3, #1
 8009d84:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
					break;
 8009d88:	e78e      	b.n	8009ca8 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009d8e:	079a      	lsls	r2, r3, #30
 8009d90:	d568      	bpl.n	8009e64 <prvTimerTask+0x224>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d92:	f023 0301 	bic.w	r3, r3, #1
 8009d96:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8009d9a:	e785      	b.n	8009ca8 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009d9c:	9b03      	ldr	r3, [sp, #12]
 8009d9e:	9905      	ldr	r1, [sp, #20]
 8009da0:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009da2:	9b02      	ldr	r3, [sp, #8]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	f6ff af7f 	blt.w	8009ca8 <prvTimerTask+0x68>
 8009daa:	e788      	b.n	8009cbe <prvTimerTask+0x7e>
	vTaskSuspendAll();
 8009dac:	f7ff fac4 	bl	8009338 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8009db0:	f7ff faca 	bl	8009348 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009db4:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009db6:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8009db8:	4290      	cmp	r0, r2
 8009dba:	d209      	bcs.n	8009dd0 <prvTimerTask+0x190>
		prvSwitchTimerLists();
 8009dbc:	f7ff ff02 	bl	8009bc4 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8009dc0:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 8009dc4:	f7ff fc0c 	bl	80095e0 <xTaskResumeAll>
 8009dc8:	e76e      	b.n	8009ca8 <prvTimerTask+0x68>
		prvSwitchTimerLists();
 8009dca:	f7ff fefb 	bl	8009bc4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009dce:	e782      	b.n	8009cd6 <prvTimerTask+0x96>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009dd0:	4b36      	ldr	r3, [pc, #216]	@ (8009eac <prvTimerTask+0x26c>)
	xLastTime = xTimeNow;
 8009dd2:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	6812      	ldr	r2, [r2, #0]
 8009dda:	fab2 f282 	clz	r2, r2
 8009dde:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009de0:	eba7 010a 	sub.w	r1, r7, sl
 8009de4:	6820      	ldr	r0, [r4, #0]
 8009de6:	f7ff f84d 	bl	8008e84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009dea:	f7ff fbf9 	bl	80095e0 <xTaskResumeAll>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	f47f af5a 	bne.w	8009ca8 <prvTimerTask+0x68>
					portYIELD_WITHIN_API();
 8009df4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009df8:	f8c9 3d04 	str.w	r3, [r9, #3332]	@ 0xd04
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	f3bf 8f6f 	isb	sy
 8009e04:	e750      	b.n	8009ca8 <prvTimerTask+0x68>
 8009e06:	2200      	movs	r2, #0
 8009e08:	e7ea      	b.n	8009de0 <prvTimerTask+0x1a0>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009e0a:	4543      	cmp	r3, r8
 8009e0c:	d901      	bls.n	8009e12 <prvTimerTask+0x1d2>
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	d082      	beq.n	8009d18 <prvTimerTask+0xd8>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e12:	1d39      	adds	r1, r7, #4
 8009e14:	6830      	ldr	r0, [r6, #0]
 8009e16:	f7fe fa3f 	bl	8008298 <vListInsert>
	return xProcessTimerNow;
 8009e1a:	e745      	b.n	8009ca8 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e1c:	6830      	ldr	r0, [r6, #0]
 8009e1e:	f7fe fa3b 	bl	8008298 <vListInsert>
 8009e22:	e741      	b.n	8009ca8 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e24:	f8db 2018 	ldr.w	r2, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e28:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e2c:	18b8      	adds	r0, r7, r2
	if( xNextExpiryTime <= xTimeNow )
 8009e2e:	4582      	cmp	sl, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009e30:	f8cb 0004 	str.w	r0, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009e34:	d31a      	bcc.n	8009e6c <prvTimerTask+0x22c>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e36:	ebaa 0307 	sub.w	r3, sl, r7
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d821      	bhi.n	8009e82 <prvTimerTask+0x242>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e3e:	2300      	movs	r3, #0
 8009e40:	463a      	mov	r2, r7
 8009e42:	4658      	mov	r0, fp
 8009e44:	4619      	mov	r1, r3
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	f7ff fe86 	bl	8009b58 <xTimerGenericCommand>
			configASSERT( xResult );
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	f47f af27 	bne.w	8009ca0 <prvTimerTask+0x60>
 8009e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e56:	f383 8811 	msr	BASEPRI, r3
 8009e5a:	f3bf 8f6f 	isb	sy
 8009e5e:	f3bf 8f4f 	dsb	sy
 8009e62:	e7fe      	b.n	8009e62 <prvTimerTask+0x222>
							vPortFree( pxTimer );
 8009e64:	4638      	mov	r0, r7
 8009e66:	f000 fa97 	bl	800a398 <vPortFree>
 8009e6a:	e71d      	b.n	8009ca8 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e6c:	4641      	mov	r1, r8
 8009e6e:	6830      	ldr	r0, [r6, #0]
 8009e70:	f7fe fa12 	bl	8008298 <vListInsert>
	return xProcessTimerNow;
 8009e74:	e714      	b.n	8009ca0 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009e76:	4b0d      	ldr	r3, [pc, #52]	@ (8009eac <prvTimerTask+0x26c>)
 8009e78:	1d39      	adds	r1, r7, #4
 8009e7a:	6818      	ldr	r0, [r3, #0]
 8009e7c:	f7fe fa0c 	bl	8008298 <vListInsert>
	return xProcessTimerNow;
 8009e80:	e712      	b.n	8009ca8 <prvTimerTask+0x68>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009e82:	4b0a      	ldr	r3, [pc, #40]	@ (8009eac <prvTimerTask+0x26c>)
 8009e84:	4641      	mov	r1, r8
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	f7fe fa06 	bl	8008298 <vListInsert>
	return xProcessTimerNow;
 8009e8c:	e708      	b.n	8009ca0 <prvTimerTask+0x60>
 8009e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e92:	f383 8811 	msr	BASEPRI, r3
 8009e96:	f3bf 8f6f 	isb	sy
 8009e9a:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009e9e:	e7fe      	b.n	8009e9e <prvTimerTask+0x25e>
 8009ea0:	24001214 	.word	0x24001214
 8009ea4:	24001204 	.word	0x24001204
 8009ea8:	2400120c 	.word	0x2400120c
 8009eac:	24001210 	.word	0x24001210

08009eb0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009eb0:	4808      	ldr	r0, [pc, #32]	@ (8009ed4 <prvPortStartFirstTask+0x24>)
 8009eb2:	6800      	ldr	r0, [r0, #0]
 8009eb4:	6800      	ldr	r0, [r0, #0]
 8009eb6:	f380 8808 	msr	MSP, r0
 8009eba:	f04f 0000 	mov.w	r0, #0
 8009ebe:	f380 8814 	msr	CONTROL, r0
 8009ec2:	b662      	cpsie	i
 8009ec4:	b661      	cpsie	f
 8009ec6:	f3bf 8f4f 	dsb	sy
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	df00      	svc	0
 8009ed0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009ed2:	0000      	.short	0x0000
 8009ed4:	e000ed08 	.word	0xe000ed08

08009ed8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ed8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009ee8 <vPortEnableVFP+0x10>
 8009edc:	6801      	ldr	r1, [r0, #0]
 8009ede:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009ee2:	6001      	str	r1, [r0, #0]
 8009ee4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009ee6:	0000      	.short	0x0000
 8009ee8:	e000ed88 	.word	0xe000ed88

08009eec <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8009eec:	4b0e      	ldr	r3, [pc, #56]	@ (8009f28 <prvTaskExitError+0x3c>)
{
 8009eee:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8009ef0:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8009ef2:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8009ef4:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	d008      	beq.n	8009f0c <prvTaskExitError+0x20>
 8009efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009efe:	f383 8811 	msr	BASEPRI, r3
 8009f02:	f3bf 8f6f 	isb	sy
 8009f06:	f3bf 8f4f 	dsb	sy
 8009f0a:	e7fe      	b.n	8009f0a <prvTaskExitError+0x1e>
 8009f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f10:	f383 8811 	msr	BASEPRI, r3
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8009f1c:	9b01      	ldr	r3, [sp, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d0fc      	beq.n	8009f1c <prvTaskExitError+0x30>
}
 8009f22:	b002      	add	sp, #8
 8009f24:	4770      	bx	lr
 8009f26:	bf00      	nop
 8009f28:	24000028 	.word	0x24000028

08009f2c <pxPortInitialiseStack>:
{
 8009f2c:	4603      	mov	r3, r0
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f2e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f32:	4809      	ldr	r0, [pc, #36]	@ (8009f58 <pxPortInitialiseStack+0x2c>)
{
 8009f34:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f36:	f04f 7480 	mov.w	r4, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f3a:	f843 0c0c 	str.w	r0, [r3, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f3e:	f843 2c20 	str.w	r2, [r3, #-32]
}
 8009f42:	f1a3 0044 	sub.w	r0, r3, #68	@ 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f46:	e943 1402 	strd	r1, r4, [r3, #-8]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f4a:	f06f 0102 	mvn.w	r1, #2
}
 8009f4e:	f85d 4b04 	ldr.w	r4, [sp], #4
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f52:	f843 1c24 	str.w	r1, [r3, #-36]
}
 8009f56:	4770      	bx	lr
 8009f58:	08009eed 	.word	0x08009eed
 8009f5c:	00000000 	.word	0x00000000

08009f60 <SVC_Handler>:
	__asm volatile (
 8009f60:	4b07      	ldr	r3, [pc, #28]	@ (8009f80 <pxCurrentTCBConst2>)
 8009f62:	6819      	ldr	r1, [r3, #0]
 8009f64:	6808      	ldr	r0, [r1, #0]
 8009f66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f6a:	f380 8809 	msr	PSP, r0
 8009f6e:	f3bf 8f6f 	isb	sy
 8009f72:	f04f 0000 	mov.w	r0, #0
 8009f76:	f380 8811 	msr	BASEPRI, r0
 8009f7a:	4770      	bx	lr
 8009f7c:	f3af 8000 	nop.w

08009f80 <pxCurrentTCBConst2>:
 8009f80:	24001110 	.word	0x24001110

08009f84 <vPortEnterCritical>:
 8009f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f88:	f383 8811 	msr	BASEPRI, r3
 8009f8c:	f3bf 8f6f 	isb	sy
 8009f90:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009f94:	4a0b      	ldr	r2, [pc, #44]	@ (8009fc4 <vPortEnterCritical+0x40>)
 8009f96:	6813      	ldr	r3, [r2, #0]
 8009f98:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8009f9a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8009f9c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8009f9e:	d000      	beq.n	8009fa2 <vPortEnterCritical+0x1e>
}
 8009fa0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009fa2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009fa6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d0f7      	beq.n	8009fa0 <vPortEnterCritical+0x1c>
 8009fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb4:	f383 8811 	msr	BASEPRI, r3
 8009fb8:	f3bf 8f6f 	isb	sy
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	e7fe      	b.n	8009fc0 <vPortEnterCritical+0x3c>
 8009fc2:	bf00      	nop
 8009fc4:	24000028 	.word	0x24000028

08009fc8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009fc8:	4a08      	ldr	r2, [pc, #32]	@ (8009fec <vPortExitCritical+0x24>)
 8009fca:	6813      	ldr	r3, [r2, #0]
 8009fcc:	b943      	cbnz	r3, 8009fe0 <vPortExitCritical+0x18>
 8009fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	e7fe      	b.n	8009fde <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009fe4:	b90b      	cbnz	r3, 8009fea <vPortExitCritical+0x22>
	__asm volatile
 8009fe6:	f383 8811 	msr	BASEPRI, r3
}
 8009fea:	4770      	bx	lr
 8009fec:	24000028 	.word	0x24000028

08009ff0 <PendSV_Handler>:
	__asm volatile
 8009ff0:	f3ef 8009 	mrs	r0, PSP
 8009ff4:	f3bf 8f6f 	isb	sy
 8009ff8:	4b15      	ldr	r3, [pc, #84]	@ (800a050 <pxCurrentTCBConst>)
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	f01e 0f10 	tst.w	lr, #16
 800a000:	bf08      	it	eq
 800a002:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a006:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a00a:	6010      	str	r0, [r2, #0]
 800a00c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a010:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a014:	f380 8811 	msr	BASEPRI, r0
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	f3bf 8f6f 	isb	sy
 800a020:	f7ff fb1e 	bl	8009660 <vTaskSwitchContext>
 800a024:	f04f 0000 	mov.w	r0, #0
 800a028:	f380 8811 	msr	BASEPRI, r0
 800a02c:	bc09      	pop	{r0, r3}
 800a02e:	6819      	ldr	r1, [r3, #0]
 800a030:	6808      	ldr	r0, [r1, #0]
 800a032:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a036:	f01e 0f10 	tst.w	lr, #16
 800a03a:	bf08      	it	eq
 800a03c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a040:	f380 8809 	msr	PSP, r0
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	4770      	bx	lr
 800a04a:	bf00      	nop
 800a04c:	f3af 8000 	nop.w

0800a050 <pxCurrentTCBConst>:
 800a050:	24001110 	.word	0x24001110

0800a054 <xPortSysTickHandler>:
{
 800a054:	b508      	push	{r3, lr}
	__asm volatile
 800a056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a066:	f7ff f97d 	bl	8009364 <xTaskIncrementTick>
 800a06a:	b128      	cbz	r0, 800a078 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a06c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a070:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a074:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 800a078:	2300      	movs	r3, #0
 800a07a:	f383 8811 	msr	BASEPRI, r3
}
 800a07e:	bd08      	pop	{r3, pc}

0800a080 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a080:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800a084:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a086:	4806      	ldr	r0, [pc, #24]	@ (800a0a0 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a088:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a08a:	4906      	ldr	r1, [pc, #24]	@ (800a0a4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a08c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a08e:	6803      	ldr	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a090:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a092:	fba1 1303 	umull	r1, r3, r1, r3
 800a096:	099b      	lsrs	r3, r3, #6
 800a098:	3b01      	subs	r3, #1
 800a09a:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a09c:	6110      	str	r0, [r2, #16]
}
 800a09e:	4770      	bx	lr
 800a0a0:	24000008 	.word	0x24000008
 800a0a4:	10624dd3 	.word	0x10624dd3

0800a0a8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a0a8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a0ac:	4a3d      	ldr	r2, [pc, #244]	@ (800a1a4 <xPortStartScheduler+0xfc>)
 800a0ae:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 800a0b2:	4291      	cmp	r1, r2
 800a0b4:	d041      	beq.n	800a13a <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a0b6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800a0ba:	4b3b      	ldr	r3, [pc, #236]	@ (800a1a8 <xPortStartScheduler+0x100>)
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d033      	beq.n	800a128 <xPortStartScheduler+0x80>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a0c0:	4b3a      	ldr	r3, [pc, #232]	@ (800a1ac <xPortStartScheduler+0x104>)
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a0c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a0c6:	483a      	ldr	r0, [pc, #232]	@ (800a1b0 <xPortStartScheduler+0x108>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a0c8:	493a      	ldr	r1, [pc, #232]	@ (800a1b4 <xPortStartScheduler+0x10c>)
{
 800a0ca:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a0cc:	781a      	ldrb	r2, [r3, #0]
{
 800a0ce:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a0d0:	b2d2      	uxtb	r2, r2
 800a0d2:	9201      	str	r2, [sp, #4]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a0d4:	2207      	movs	r2, #7
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a0d6:	f883 c000 	strb.w	ip, [r3]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a0da:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a0dc:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a0e4:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0e8:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a0ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0f0:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a0f2:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0f4:	d50f      	bpl.n	800a116 <xPortStartScheduler+0x6e>
 800a0f6:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a0f8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a0fc:	4611      	mov	r1, r2
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0fe:	3a01      	subs	r2, #1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a100:	005b      	lsls	r3, r3, #1
 800a102:	b2db      	uxtb	r3, r3
 800a104:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a108:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a10c:	061b      	lsls	r3, r3, #24
 800a10e:	d4f3      	bmi.n	800a0f8 <xPortStartScheduler+0x50>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a110:	2903      	cmp	r1, #3
 800a112:	d01b      	beq.n	800a14c <xPortStartScheduler+0xa4>
 800a114:	6001      	str	r1, [r0, #0]
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	e7fe      	b.n	800a126 <xPortStartScheduler+0x7e>
 800a128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a12c:	f383 8811 	msr	BASEPRI, r3
 800a130:	f3bf 8f6f 	isb	sy
 800a134:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a138:	e7fe      	b.n	800a138 <xPortStartScheduler+0x90>
 800a13a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a14a:	e7fe      	b.n	800a14a <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a14c:	9b01      	ldr	r3, [sp, #4]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a14e:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a152:	4a16      	ldr	r2, [pc, #88]	@ (800a1ac <xPortStartScheduler+0x104>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a154:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a158:	b2db      	uxtb	r3, r3
	uxCriticalNesting = 0;
 800a15a:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a15c:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a15e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a160:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800a164:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a168:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a16c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800a170:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a174:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800a178:	f7ff ff82 	bl	800a080 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a17c:	4b0e      	ldr	r3, [pc, #56]	@ (800a1b8 <xPortStartScheduler+0x110>)
 800a17e:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800a180:	f7ff feaa 	bl	8009ed8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a184:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800a188:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a18c:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 800a190:	f7ff fe8e 	bl	8009eb0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800a194:	f7ff fa64 	bl	8009660 <vTaskSwitchContext>
}
 800a198:	4628      	mov	r0, r5
	prvTaskExitError();
 800a19a:	f7ff fea7 	bl	8009eec <prvTaskExitError>
}
 800a19e:	b003      	add	sp, #12
 800a1a0:	bd30      	pop	{r4, r5, pc}
 800a1a2:	bf00      	nop
 800a1a4:	410fc271 	.word	0x410fc271
 800a1a8:	410fc270 	.word	0x410fc270
 800a1ac:	e000e400 	.word	0xe000e400
 800a1b0:	24001240 	.word	0x24001240
 800a1b4:	24001244 	.word	0x24001244
 800a1b8:	24000028 	.word	0x24000028

0800a1bc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a1bc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a1c0:	2b0f      	cmp	r3, #15
 800a1c2:	d90e      	bls.n	800a1e2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a1c4:	4911      	ldr	r1, [pc, #68]	@ (800a20c <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a1c6:	4a12      	ldr	r2, [pc, #72]	@ (800a210 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a1c8:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a1ca:	7812      	ldrb	r2, [r2, #0]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d908      	bls.n	800a1e2 <vPortValidateInterruptPriority+0x26>
 800a1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d4:	f383 8811 	msr	BASEPRI, r3
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	f3bf 8f4f 	dsb	sy
 800a1e0:	e7fe      	b.n	800a1e0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a1e2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a1e6:	4a0b      	ldr	r2, [pc, #44]	@ (800a214 <vPortValidateInterruptPriority+0x58>)
 800a1e8:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 800a1ec:	6812      	ldr	r2, [r2, #0]
 800a1ee:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d908      	bls.n	800a208 <vPortValidateInterruptPriority+0x4c>
 800a1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	e7fe      	b.n	800a206 <vPortValidateInterruptPriority+0x4a>
	}
 800a208:	4770      	bx	lr
 800a20a:	bf00      	nop
 800a20c:	e000e3f0 	.word	0xe000e3f0
 800a210:	24001244 	.word	0x24001244
 800a214:	24001240 	.word	0x24001240

0800a218 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a218:	4b12      	ldr	r3, [pc, #72]	@ (800a264 <prvInsertBlockIntoFreeList+0x4c>)
{
 800a21a:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a21c:	461a      	mov	r2, r3
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4283      	cmp	r3, r0
 800a222:	d3fb      	bcc.n	800a21c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a224:	6854      	ldr	r4, [r2, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a226:	6841      	ldr	r1, [r0, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a228:	eb02 0c04 	add.w	ip, r2, r4
 800a22c:	4560      	cmp	r0, ip
 800a22e:	d008      	beq.n	800a242 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a230:	1844      	adds	r4, r0, r1
 800a232:	42a3      	cmp	r3, r4
 800a234:	d00b      	beq.n	800a24e <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a236:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a238:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a23a:	bf18      	it	ne
 800a23c:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a23e:	bc30      	pop	{r4, r5}
 800a240:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a242:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a244:	1850      	adds	r0, r2, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a246:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a248:	4283      	cmp	r3, r0
 800a24a:	d1f8      	bne.n	800a23e <prvInsertBlockIntoFreeList+0x26>
 800a24c:	4610      	mov	r0, r2
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a24e:	4c06      	ldr	r4, [pc, #24]	@ (800a268 <prvInsertBlockIntoFreeList+0x50>)
 800a250:	6824      	ldr	r4, [r4, #0]
 800a252:	42a3      	cmp	r3, r4
 800a254:	d003      	beq.n	800a25e <prvInsertBlockIntoFreeList+0x46>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a256:	e9d3 4500 	ldrd	r4, r5, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a25a:	4429      	add	r1, r5
 800a25c:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a25e:	6004      	str	r4, [r0, #0]
 800a260:	e7ea      	b.n	800a238 <prvInsertBlockIntoFreeList+0x20>
 800a262:	bf00      	nop
 800a264:	24001260 	.word	0x24001260
 800a268:	2400125c 	.word	0x2400125c

0800a26c <pvPortMalloc>:
{
 800a26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		if( pxEnd == NULL )
 800a270:	4d41      	ldr	r5, [pc, #260]	@ (800a378 <pvPortMalloc+0x10c>)
{
 800a272:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800a274:	f7ff f860 	bl	8009338 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800a278:	682b      	ldr	r3, [r5, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d05c      	beq.n	800a338 <pvPortMalloc+0xcc>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a27e:	4b3f      	ldr	r3, [pc, #252]	@ (800a37c <pvPortMalloc+0x110>)
 800a280:	681e      	ldr	r6, [r3, #0]
 800a282:	4234      	tst	r4, r6
 800a284:	d12e      	bne.n	800a2e4 <pvPortMalloc+0x78>
			if( xWantedSize > 0 )
 800a286:	b36c      	cbz	r4, 800a2e4 <pvPortMalloc+0x78>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a288:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 800a28a:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a28e:	d002      	beq.n	800a296 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a290:	f021 0107 	bic.w	r1, r1, #7
 800a294:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a296:	b329      	cbz	r1, 800a2e4 <pvPortMalloc+0x78>
 800a298:	f8df 80f8 	ldr.w	r8, [pc, #248]	@ 800a394 <pvPortMalloc+0x128>
 800a29c:	f8d8 7000 	ldr.w	r7, [r8]
 800a2a0:	428f      	cmp	r7, r1
 800a2a2:	d31f      	bcc.n	800a2e4 <pvPortMalloc+0x78>
				pxBlock = xStart.pxNextFreeBlock;
 800a2a4:	4836      	ldr	r0, [pc, #216]	@ (800a380 <pvPortMalloc+0x114>)
 800a2a6:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a2a8:	e003      	b.n	800a2b2 <pvPortMalloc+0x46>
 800a2aa:	6823      	ldr	r3, [r4, #0]
 800a2ac:	b123      	cbz	r3, 800a2b8 <pvPortMalloc+0x4c>
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	461c      	mov	r4, r3
 800a2b2:	6862      	ldr	r2, [r4, #4]
 800a2b4:	428a      	cmp	r2, r1
 800a2b6:	d3f8      	bcc.n	800a2aa <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 800a2b8:	682b      	ldr	r3, [r5, #0]
 800a2ba:	42a3      	cmp	r3, r4
 800a2bc:	d012      	beq.n	800a2e4 <pvPortMalloc+0x78>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a2be:	1a53      	subs	r3, r2, r1
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a2c0:	6825      	ldr	r5, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a2c2:	f8d0 9000 	ldr.w	r9, [r0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a2c6:	2b10      	cmp	r3, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a2c8:	6005      	str	r5, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a2ca:	d916      	bls.n	800a2fa <pvPortMalloc+0x8e>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a2cc:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2ce:	0742      	lsls	r2, r0, #29
 800a2d0:	d00e      	beq.n	800a2f0 <pvPortMalloc+0x84>
 800a2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d6:	f383 8811 	msr	BASEPRI, r3
 800a2da:	f3bf 8f6f 	isb	sy
 800a2de:	f3bf 8f4f 	dsb	sy
 800a2e2:	e7fe      	b.n	800a2e2 <pvPortMalloc+0x76>
void *pvReturn = NULL;
 800a2e4:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 800a2e6:	f7ff f97b 	bl	80095e0 <xTaskResumeAll>
}
 800a2ea:	4628      	mov	r0, r5
 800a2ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a2f0:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a2f2:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a2f4:	f7ff ff90 	bl	800a218 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2f8:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a2fa:	4b22      	ldr	r3, [pc, #136]	@ (800a384 <pvPortMalloc+0x118>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2fc:	1abf      	subs	r7, r7, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a2fe:	4332      	orrs	r2, r6
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a300:	f109 0508 	add.w	r5, r9, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a304:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a306:	f8c8 7000 	str.w	r7, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a30a:	428f      	cmp	r7, r1
					xNumberOfSuccessfulAllocations++;
 800a30c:	491e      	ldr	r1, [pc, #120]	@ (800a388 <pvPortMalloc+0x11c>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a30e:	bf38      	it	cc
 800a310:	601f      	strcc	r7, [r3, #0]
					pxBlock->pxNextFreeBlock = NULL;
 800a312:	2300      	movs	r3, #0
 800a314:	e9c4 3200 	strd	r3, r2, [r4]
					xNumberOfSuccessfulAllocations++;
 800a318:	680b      	ldr	r3, [r1, #0]
 800a31a:	3301      	adds	r3, #1
 800a31c:	600b      	str	r3, [r1, #0]
	( void ) xTaskResumeAll();
 800a31e:	f7ff f95f 	bl	80095e0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a322:	076b      	lsls	r3, r5, #29
 800a324:	d0e1      	beq.n	800a2ea <pvPortMalloc+0x7e>
 800a326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a32a:	f383 8811 	msr	BASEPRI, r3
 800a32e:	f3bf 8f6f 	isb	sy
 800a332:	f3bf 8f4f 	dsb	sy
 800a336:	e7fe      	b.n	800a336 <pvPortMalloc+0xca>
	uxAddress = ( size_t ) ucHeap;
 800a338:	4b14      	ldr	r3, [pc, #80]	@ (800a38c <pvPortMalloc+0x120>)
	xStart.xBlockSize = ( size_t ) 0;
 800a33a:	2100      	movs	r1, #0
	uxAddress -= xHeapStructSize;
 800a33c:	4a14      	ldr	r2, [pc, #80]	@ (800a390 <pvPortMalloc+0x124>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a33e:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a342:	075e      	lsls	r6, r3, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a344:	4e0e      	ldr	r6, [pc, #56]	@ (800a380 <pvPortMalloc+0x114>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a346:	f022 0207 	bic.w	r2, r2, #7
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a34a:	bf18      	it	ne
 800a34c:	3307      	addne	r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 800a34e:	6071      	str	r1, [r6, #4]
	pxEnd = ( void * ) uxAddress;
 800a350:	602a      	str	r2, [r5, #0]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a352:	bf18      	it	ne
 800a354:	f023 0307 	bicne.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a358:	6033      	str	r3, [r6, #0]
 800a35a:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a35c:	1ad3      	subs	r3, r2, r3
}
 800a35e:	463e      	mov	r6, r7
	pxEnd->pxNextFreeBlock = NULL;
 800a360:	e9c2 1100 	strd	r1, r1, [r2]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a364:	e9c0 2300 	strd	r2, r3, [r0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a368:	4a06      	ldr	r2, [pc, #24]	@ (800a384 <pvPortMalloc+0x118>)
 800a36a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a36c:	4a09      	ldr	r2, [pc, #36]	@ (800a394 <pvPortMalloc+0x128>)
 800a36e:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a370:	4b02      	ldr	r3, [pc, #8]	@ (800a37c <pvPortMalloc+0x110>)
 800a372:	601f      	str	r7, [r3, #0]
}
 800a374:	e785      	b.n	800a282 <pvPortMalloc+0x16>
 800a376:	bf00      	nop
 800a378:	2400125c 	.word	0x2400125c
 800a37c:	24001248 	.word	0x24001248
 800a380:	24001260 	.word	0x24001260
 800a384:	24001254 	.word	0x24001254
 800a388:	24001250 	.word	0x24001250
 800a38c:	24001268 	.word	0x24001268
 800a390:	24004e60 	.word	0x24004e60
 800a394:	24001258 	.word	0x24001258

0800a398 <vPortFree>:
	if( pv != NULL )
 800a398:	b1d0      	cbz	r0, 800a3d0 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a39a:	4a1c      	ldr	r2, [pc, #112]	@ (800a40c <vPortFree+0x74>)
 800a39c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a3a0:	6812      	ldr	r2, [r2, #0]
 800a3a2:	4213      	tst	r3, r2
 800a3a4:	d00b      	beq.n	800a3be <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a3a6:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800a3aa:	b191      	cbz	r1, 800a3d2 <vPortFree+0x3a>
 800a3ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b0:	f383 8811 	msr	BASEPRI, r3
 800a3b4:	f3bf 8f6f 	isb	sy
 800a3b8:	f3bf 8f4f 	dsb	sy
 800a3bc:	e7fe      	b.n	800a3bc <vPortFree+0x24>
 800a3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c2:	f383 8811 	msr	BASEPRI, r3
 800a3c6:	f3bf 8f6f 	isb	sy
 800a3ca:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a3ce:	e7fe      	b.n	800a3ce <vPortFree+0x36>
 800a3d0:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3d2:	ea23 0302 	bic.w	r3, r3, r2
{
 800a3d6:	b500      	push	{lr}
 800a3d8:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3da:	f840 3c04 	str.w	r3, [r0, #-4]
 800a3de:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 800a3e0:	f7fe ffaa 	bl	8009338 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3e4:	4a0a      	ldr	r2, [pc, #40]	@ (800a410 <vPortFree+0x78>)
 800a3e6:	9801      	ldr	r0, [sp, #4]
 800a3e8:	6811      	ldr	r1, [r2, #0]
 800a3ea:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3ee:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3f0:	440b      	add	r3, r1
 800a3f2:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3f4:	f7ff ff10 	bl	800a218 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a3f8:	4a06      	ldr	r2, [pc, #24]	@ (800a414 <vPortFree+0x7c>)
 800a3fa:	6813      	ldr	r3, [r2, #0]
 800a3fc:	3301      	adds	r3, #1
 800a3fe:	6013      	str	r3, [r2, #0]
}
 800a400:	b003      	add	sp, #12
 800a402:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 800a406:	f7ff b8eb 	b.w	80095e0 <xTaskResumeAll>
 800a40a:	bf00      	nop
 800a40c:	24001248 	.word	0x24001248
 800a410:	24001258 	.word	0x24001258
 800a414:	2400124c 	.word	0x2400124c

0800a418 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();
 800a41c:	f7fd fc82 	bl	8007d24 <sys_mark_tcpip_thread>

  LOCK_TCPIP_CORE();
 800a420:	f7fd fbc8 	bl	8007bb4 <sys_lock_tcpip_core>
  if (tcpip_init_done != NULL) {
 800a424:	4b2c      	ldr	r3, [pc, #176]	@ (800a4d8 <tcpip_thread+0xc0>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	b113      	cbz	r3, 800a430 <tcpip_thread+0x18>
    tcpip_init_done(tcpip_init_done_arg);
 800a42a:	4a2c      	ldr	r2, [pc, #176]	@ (800a4dc <tcpip_thread+0xc4>)
 800a42c:	6810      	ldr	r0, [r2, #0]
 800a42e:	4798      	blx	r3
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a430:	4d2b      	ldr	r5, [pc, #172]	@ (800a4e0 <tcpip_thread+0xc8>)
      msg->msg.cb.function(msg->msg.cb.ctx);
      break;

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a432:	4f2c      	ldr	r7, [pc, #176]	@ (800a4e4 <tcpip_thread+0xcc>)
 800a434:	4e2c      	ldr	r6, [pc, #176]	@ (800a4e8 <tcpip_thread+0xd0>)
 800a436:	e00e      	b.n	800a456 <tcpip_thread+0x3e>
  } else if (sleeptime == 0) {
 800a438:	b158      	cbz	r0, 800a452 <tcpip_thread+0x3a>
  UNLOCK_TCPIP_CORE();
 800a43a:	f7fd fc39 	bl	8007cb0 <sys_unlock_tcpip_core>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a43e:	4622      	mov	r2, r4
 800a440:	a901      	add	r1, sp, #4
 800a442:	4628      	mov	r0, r5
 800a444:	f007 fc5e 	bl	8011d04 <sys_arch_mbox_fetch>
 800a448:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 800a44a:	f7fd fbb3 	bl	8007bb4 <sys_lock_tcpip_core>
  if (res == SYS_ARCH_TIMEOUT) {
 800a44e:	3401      	adds	r4, #1
 800a450:	d111      	bne.n	800a476 <tcpip_thread+0x5e>
    sys_check_timeouts();
 800a452:	f005 fceb 	bl	800fe2c <sys_check_timeouts>
  LWIP_ASSERT_CORE_LOCKED();
 800a456:	f7fd fc35 	bl	8007cc4 <sys_check_core_locking>
  sleeptime = sys_timeouts_sleeptime();
 800a45a:	f005 fd11 	bl	800fe80 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a45e:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 800a460:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a462:	d1e9      	bne.n	800a438 <tcpip_thread+0x20>
    UNLOCK_TCPIP_CORE();
 800a464:	f7fd fc24 	bl	8007cb0 <sys_unlock_tcpip_core>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a468:	2200      	movs	r2, #0
 800a46a:	a901      	add	r1, sp, #4
 800a46c:	4628      	mov	r0, r5
 800a46e:	f007 fc49 	bl	8011d04 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800a472:	f7fd fb9f 	bl	8007bb4 <sys_lock_tcpip_core>
    if (msg == NULL) {
 800a476:	9c01      	ldr	r4, [sp, #4]
 800a478:	b164      	cbz	r4, 800a494 <tcpip_thread+0x7c>
  switch (msg->type) {
 800a47a:	7823      	ldrb	r3, [r4, #0]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d01e      	beq.n	800a4be <tcpip_thread+0xa6>
 800a480:	2b02      	cmp	r3, #2
 800a482:	d018      	beq.n	800a4b6 <tcpip_thread+0x9e>
 800a484:	b16b      	cbz	r3, 800a4a2 <tcpip_thread+0x8a>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a486:	463b      	mov	r3, r7
 800a488:	22cf      	movs	r2, #207	@ 0xcf
 800a48a:	4631      	mov	r1, r6
 800a48c:	4817      	ldr	r0, [pc, #92]	@ (800a4ec <tcpip_thread+0xd4>)
 800a48e:	f007 fda5 	bl	8011fdc <iprintf>
      break;
 800a492:	e7e0      	b.n	800a456 <tcpip_thread+0x3e>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a494:	463b      	mov	r3, r7
 800a496:	2291      	movs	r2, #145	@ 0x91
 800a498:	4631      	mov	r1, r6
 800a49a:	4814      	ldr	r0, [pc, #80]	@ (800a4ec <tcpip_thread+0xd4>)
 800a49c:	f007 fd9e 	bl	8011fdc <iprintf>
      continue;
 800a4a0:	e7d9      	b.n	800a456 <tcpip_thread+0x3e>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a4a2:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 800a4a6:	6860      	ldr	r0, [r4, #4]
 800a4a8:	4798      	blx	r3
 800a4aa:	b980      	cbnz	r0, 800a4ce <tcpip_thread+0xb6>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a4ac:	4621      	mov	r1, r4
 800a4ae:	2009      	movs	r0, #9
 800a4b0:	f000 fc98 	bl	800ade4 <memp_free>
      break;
 800a4b4:	e7cf      	b.n	800a456 <tcpip_thread+0x3e>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a4b6:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800a4ba:	4798      	blx	r3
      break;
 800a4bc:	e7cb      	b.n	800a456 <tcpip_thread+0x3e>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a4be:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 800a4c2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	2008      	movs	r0, #8
 800a4c8:	f000 fc8c 	bl	800ade4 <memp_free>
      break;
 800a4cc:	e7c3      	b.n	800a456 <tcpip_thread+0x3e>
        pbuf_free(msg->msg.inp.p);
 800a4ce:	6860      	ldr	r0, [r4, #4]
 800a4d0:	f000 ff94 	bl	800b3fc <pbuf_free>
 800a4d4:	e7ea      	b.n	800a4ac <tcpip_thread+0x94>
 800a4d6:	bf00      	nop
 800a4d8:	24004e74 	.word	0x24004e74
 800a4dc:	24004e70 	.word	0x24004e70
 800a4e0:	24004e6c 	.word	0x24004e6c
 800a4e4:	080137bc 	.word	0x080137bc
 800a4e8:	080137ec 	.word	0x080137ec
 800a4ec:	08012edc 	.word	0x08012edc

0800a4f0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f2:	4607      	mov	r7, r0
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a4f4:	4811      	ldr	r0, [pc, #68]	@ (800a53c <tcpip_inpkt+0x4c>)
{
 800a4f6:	460e      	mov	r6, r1
 800a4f8:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a4fa:	f007 fc21 	bl	8011d40 <sys_mbox_valid>
 800a4fe:	b178      	cbz	r0, 800a520 <tcpip_inpkt+0x30>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a500:	2009      	movs	r0, #9
 800a502:	f000 fc29 	bl	800ad58 <memp_malloc>
  if (msg == NULL) {
 800a506:	4604      	mov	r4, r0
 800a508:	b1a8      	cbz	r0, 800a536 <tcpip_inpkt+0x46>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_INPKT;
 800a50a:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
 800a50c:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 800a50e:	6086      	str	r6, [r0, #8]
  msg->msg.inp.input_fn = input_fn;
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a510:	4601      	mov	r1, r0
  msg->type = TCPIP_MSG_INPKT;
 800a512:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a514:	4809      	ldr	r0, [pc, #36]	@ (800a53c <tcpip_inpkt+0x4c>)
  msg->msg.inp.input_fn = input_fn;
 800a516:	60e5      	str	r5, [r4, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a518:	f007 fbe4 	bl	8011ce4 <sys_mbox_trypost>
 800a51c:	b938      	cbnz	r0, 800a52e <tcpip_inpkt+0x3e>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a51e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a520:	4b07      	ldr	r3, [pc, #28]	@ (800a540 <tcpip_inpkt+0x50>)
 800a522:	22fc      	movs	r2, #252	@ 0xfc
 800a524:	4907      	ldr	r1, [pc, #28]	@ (800a544 <tcpip_inpkt+0x54>)
 800a526:	4808      	ldr	r0, [pc, #32]	@ (800a548 <tcpip_inpkt+0x58>)
 800a528:	f007 fd58 	bl	8011fdc <iprintf>
 800a52c:	e7e8      	b.n	800a500 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a52e:	4621      	mov	r1, r4
 800a530:	2009      	movs	r0, #9
 800a532:	f000 fc57 	bl	800ade4 <memp_free>
    return ERR_MEM;
 800a536:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a53a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a53c:	24004e6c 	.word	0x24004e6c
 800a540:	080137bc 	.word	0x080137bc
 800a544:	0801380c 	.word	0x0801380c
 800a548:	08012edc 	.word	0x08012edc

0800a54c <tcpip_input>:
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a54c:	f891 302d 	ldrb.w	r3, [r1, #45]	@ 0x2d
 800a550:	f013 0f18 	tst.w	r3, #24
 800a554:	d002      	beq.n	800a55c <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a556:	4a03      	ldr	r2, [pc, #12]	@ (800a564 <tcpip_input+0x18>)
 800a558:	f7ff bfca 	b.w	800a4f0 <tcpip_inpkt>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a55c:	4a02      	ldr	r2, [pc, #8]	@ (800a568 <tcpip_input+0x1c>)
 800a55e:	f7ff bfc7 	b.w	800a4f0 <tcpip_inpkt>
 800a562:	bf00      	nop
 800a564:	08011bad 	.word	0x08011bad
 800a568:	08010fe1 	.word	0x08010fe1

0800a56c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800a56c:	b570      	push	{r4, r5, r6, lr}
 800a56e:	4606      	mov	r6, r0
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a570:	4811      	ldr	r0, [pc, #68]	@ (800a5b8 <tcpip_try_callback+0x4c>)
{
 800a572:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a574:	f007 fbe4 	bl	8011d40 <sys_mbox_valid>
 800a578:	b170      	cbz	r0, 800a598 <tcpip_try_callback+0x2c>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800a57a:	2008      	movs	r0, #8
 800a57c:	f000 fbec 	bl	800ad58 <memp_malloc>
  if (msg == NULL) {
 800a580:	4604      	mov	r4, r0
 800a582:	b1a8      	cbz	r0, 800a5b0 <tcpip_try_callback+0x44>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800a584:	2301      	movs	r3, #1
  msg->msg.cb.function = function;
  msg->msg.cb.ctx = ctx;

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a586:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 800a588:	e9c0 6501 	strd	r6, r5, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a58c:	480a      	ldr	r0, [pc, #40]	@ (800a5b8 <tcpip_try_callback+0x4c>)
  msg->type = TCPIP_MSG_CALLBACK;
 800a58e:	7023      	strb	r3, [r4, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a590:	f007 fba8 	bl	8011ce4 <sys_mbox_trypost>
 800a594:	b940      	cbnz	r0, 800a5a8 <tcpip_try_callback+0x3c>
    memp_free(MEMP_TCPIP_MSG_API, msg);
    return ERR_MEM;
  }
  return ERR_OK;
}
 800a596:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a598:	4b08      	ldr	r3, [pc, #32]	@ (800a5bc <tcpip_try_callback+0x50>)
 800a59a:	f240 125d 	movw	r2, #349	@ 0x15d
 800a59e:	4908      	ldr	r1, [pc, #32]	@ (800a5c0 <tcpip_try_callback+0x54>)
 800a5a0:	4808      	ldr	r0, [pc, #32]	@ (800a5c4 <tcpip_try_callback+0x58>)
 800a5a2:	f007 fd1b 	bl	8011fdc <iprintf>
 800a5a6:	e7e8      	b.n	800a57a <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800a5a8:	4621      	mov	r1, r4
 800a5aa:	2008      	movs	r0, #8
 800a5ac:	f000 fc1a 	bl	800ade4 <memp_free>
    return ERR_MEM;
 800a5b0:	f04f 30ff 	mov.w	r0, #4294967295
}
 800a5b4:	bd70      	pop	{r4, r5, r6, pc}
 800a5b6:	bf00      	nop
 800a5b8:	24004e6c 	.word	0x24004e6c
 800a5bc:	080137bc 	.word	0x080137bc
 800a5c0:	0801380c 	.word	0x0801380c
 800a5c4:	08012edc 	.word	0x08012edc

0800a5c8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a5c8:	b530      	push	{r4, r5, lr}
 800a5ca:	b083      	sub	sp, #12
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	460c      	mov	r4, r1
  lwip_init();
 800a5d0:	f000 f8b2 	bl	800a738 <lwip_init>

  tcpip_init_done = initfunc;
 800a5d4:	4a15      	ldr	r2, [pc, #84]	@ (800a62c <tcpip_init+0x64>)
  tcpip_init_done_arg = arg;
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a5d6:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 800a5d8:	4b15      	ldr	r3, [pc, #84]	@ (800a630 <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a5da:	4816      	ldr	r0, [pc, #88]	@ (800a634 <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 800a5dc:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 800a5de:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a5e0:	f007 fb72 	bl	8011cc8 <sys_mbox_new>
 800a5e4:	b970      	cbnz	r0, 800a604 <tcpip_init+0x3c>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a5e6:	4814      	ldr	r0, [pc, #80]	@ (800a638 <tcpip_init+0x70>)
 800a5e8:	f007 fbba 	bl	8011d60 <sys_mutex_new>
 800a5ec:	b9b0      	cbnz	r0, 800a61c <tcpip_init+0x54>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a5ee:	2418      	movs	r4, #24
 800a5f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	4911      	ldr	r1, [pc, #68]	@ (800a63c <tcpip_init+0x74>)
 800a5f8:	9400      	str	r4, [sp, #0]
 800a5fa:	4811      	ldr	r0, [pc, #68]	@ (800a640 <tcpip_init+0x78>)
 800a5fc:	f007 fbc6 	bl	8011d8c <sys_thread_new>
}
 800a600:	b003      	add	sp, #12
 800a602:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a604:	4b0f      	ldr	r3, [pc, #60]	@ (800a644 <tcpip_init+0x7c>)
 800a606:	f240 2261 	movw	r2, #609	@ 0x261
 800a60a:	490f      	ldr	r1, [pc, #60]	@ (800a648 <tcpip_init+0x80>)
 800a60c:	480f      	ldr	r0, [pc, #60]	@ (800a64c <tcpip_init+0x84>)
 800a60e:	f007 fce5 	bl	8011fdc <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a612:	4809      	ldr	r0, [pc, #36]	@ (800a638 <tcpip_init+0x70>)
 800a614:	f007 fba4 	bl	8011d60 <sys_mutex_new>
 800a618:	2800      	cmp	r0, #0
 800a61a:	d0e8      	beq.n	800a5ee <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a61c:	4b09      	ldr	r3, [pc, #36]	@ (800a644 <tcpip_init+0x7c>)
 800a61e:	f240 2265 	movw	r2, #613	@ 0x265
 800a622:	490b      	ldr	r1, [pc, #44]	@ (800a650 <tcpip_init+0x88>)
 800a624:	4809      	ldr	r0, [pc, #36]	@ (800a64c <tcpip_init+0x84>)
 800a626:	f007 fcd9 	bl	8011fdc <iprintf>
 800a62a:	e7e0      	b.n	800a5ee <tcpip_init+0x26>
 800a62c:	24004e74 	.word	0x24004e74
 800a630:	24004e70 	.word	0x24004e70
 800a634:	24004e6c 	.word	0x24004e6c
 800a638:	24004e68 	.word	0x24004e68
 800a63c:	0800a419 	.word	0x0800a419
 800a640:	08013864 	.word	0x08013864
 800a644:	080137bc 	.word	0x080137bc
 800a648:	0801381c 	.word	0x0801381c
 800a64c:	08012edc 	.word	0x08012edc
 800a650:	08013840 	.word	0x08013840

0800a654 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 800a654:	ba40      	rev16	r0, r0
}
 800a656:	b280      	uxth	r0, r0
 800a658:	4770      	bx	lr
 800a65a:	bf00      	nop

0800a65c <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 800a65c:	ba00      	rev	r0, r0
 800a65e:	4770      	bx	lr

0800a660 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800a660:	b530      	push	{r4, r5, lr}
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 800a662:	f04f 0e00 	mov.w	lr, #0
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);
 800a666:	f000 0501 	and.w	r5, r0, #1

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800a66a:	4571      	cmp	r1, lr
 800a66c:	dd05      	ble.n	800a67a <lwip_standard_chksum+0x1a>
 800a66e:	b125      	cbz	r5, 800a67a <lwip_standard_chksum+0x1a>
    ((u8_t *)&t)[1] = *pb++;
 800a670:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 800a674:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 800a676:	f363 2e1f 	bfi	lr, r3, #8, #24
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 800a67a:	2901      	cmp	r1, #1
 800a67c:	dd27      	ble.n	800a6ce <lwip_standard_chksum+0x6e>
 800a67e:	3902      	subs	r1, #2
  u32_t sum = 0;
 800a680:	2300      	movs	r3, #0
 800a682:	084c      	lsrs	r4, r1, #1
 800a684:	f104 0c01 	add.w	ip, r4, #1
 800a688:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    sum += *ps++;
 800a68c:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 800a690:	4584      	cmp	ip, r0
    sum += *ps++;
 800a692:	4413      	add	r3, r2
  while (len > 1) {
 800a694:	d1fa      	bne.n	800a68c <lwip_standard_chksum+0x2c>
    len -= 2;
 800a696:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
 800a69a:	eb01 0144 	add.w	r1, r1, r4, lsl #1
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800a69e:	2901      	cmp	r1, #1
 800a6a0:	d105      	bne.n	800a6ae <lwip_standard_chksum+0x4e>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800a6a2:	f89c 2000 	ldrb.w	r2, [ip]
 800a6a6:	f362 0e07 	bfi	lr, r2, #0, #8
 800a6aa:	fa1f fe8e 	uxth.w	lr, lr
  }

  /* Add end bytes */
  sum += t;
 800a6ae:	449e      	add	lr, r3

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800a6b0:	fa1f f38e 	uxth.w	r3, lr
 800a6b4:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  sum = FOLD_U32T(sum);
 800a6b8:	b298      	uxth	r0, r3
 800a6ba:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 800a6be:	b125      	cbz	r5, 800a6ca <lwip_standard_chksum+0x6a>
    sum = SWAP_BYTES_IN_WORD(sum);
 800a6c0:	0203      	lsls	r3, r0, #8
 800a6c2:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 800a6ca:	b280      	uxth	r0, r0
 800a6cc:	bd30      	pop	{r4, r5, pc}
  ps = (const u16_t *)(const void *)pb;
 800a6ce:	4684      	mov	ip, r0
  u32_t sum = 0;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	e7e4      	b.n	800a69e <lwip_standard_chksum+0x3e>

0800a6d4 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800a6d4:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800a6d6:	f7ff ffc3 	bl	800a660 <lwip_standard_chksum>
 800a6da:	43c0      	mvns	r0, r0
}
 800a6dc:	b280      	uxth	r0, r0
 800a6de:	bd08      	pop	{r3, pc}

0800a6e0 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 800a6e0:	b338      	cbz	r0, 800a732 <inet_chksum_pbuf+0x52>
{
 800a6e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  int swapped = 0;
 800a6e4:	2700      	movs	r7, #0
 800a6e6:	4605      	mov	r5, r0
  acc = 0;
 800a6e8:	463c      	mov	r4, r7
    acc += LWIP_CHKSUM(q->payload, q->len);
 800a6ea:	896e      	ldrh	r6, [r5, #10]
 800a6ec:	6868      	ldr	r0, [r5, #4]
 800a6ee:	4631      	mov	r1, r6
 800a6f0:	f7ff ffb6 	bl	800a660 <lwip_standard_chksum>
 800a6f4:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 800a6f6:	f016 0f01 	tst.w	r6, #1
    acc = FOLD_U32T(acc);
 800a6fa:	b2a3      	uxth	r3, r4
 800a6fc:	eb03 4414 	add.w	r4, r3, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 800a700:	ea4f 2304 	mov.w	r3, r4, lsl #8
 800a704:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 800a708:	d004      	beq.n	800a714 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	f087 0701 	eor.w	r7, r7, #1
 800a710:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 800a714:	682d      	ldr	r5, [r5, #0]
 800a716:	2d00      	cmp	r5, #0
 800a718:	d1e7      	bne.n	800a6ea <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 800a71a:	b13f      	cbz	r7, 800a72c <inet_chksum_pbuf+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 800a71c:	0220      	lsls	r0, r4, #8
 800a71e:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800a722:	b280      	uxth	r0, r0
 800a724:	4320      	orrs	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
 800a726:	43c0      	mvns	r0, r0
 800a728:	b280      	uxth	r0, r0
}
 800a72a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (u16_t)~(acc & 0xffffUL);
 800a72c:	43e4      	mvns	r4, r4
 800a72e:	b2a0      	uxth	r0, r4
}
 800a730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (q = p; q != NULL; q = q->next) {
 800a732:	f64f 70ff 	movw	r0, #65535	@ 0xffff
}
 800a736:	4770      	bx	lr

0800a738 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a738:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a73a:	f007 fb07 	bl	8011d4c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a73e:	f000 f80d 	bl	800a75c <mem_init>
  memp_init();
 800a742:	f000 fac7 	bl	800acd4 <memp_init>
  pbuf_init();
  netif_init();
 800a746:	f000 fba1 	bl	800ae8c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a74a:	f005 fbad 	bl	800fea8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a74e:	f001 fa11 	bl	800bb74 <tcp_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 800a752:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 800a756:	f005 bb4b 	b.w	800fdf0 <sys_timeouts_init>
 800a75a:	bf00      	nop

0800a75c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a75c:	b510      	push	{r4, lr}

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a75e:	4b11      	ldr	r3, [pc, #68]	@ (800a7a4 <mem_init+0x48>)
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
  mem->prev = 0;
 800a760:	2200      	movs	r2, #0
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a762:	4c11      	ldr	r4, [pc, #68]	@ (800a7a8 <mem_init+0x4c>)
  mem->next = MEM_SIZE_ALIGNED;
 800a764:	4911      	ldr	r1, [pc, #68]	@ (800a7ac <mem_init+0x50>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a766:	6023      	str	r3, [r4, #0]
  mem->used = 0;
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a768:	4811      	ldr	r0, [pc, #68]	@ (800a7b0 <mem_init+0x54>)
 800a76a:	4c12      	ldr	r4, [pc, #72]	@ (800a7b4 <mem_init+0x58>)
  mem->used = 0;
 800a76c:	721a      	strb	r2, [r3, #8]
  mem->prev = 0;
 800a76e:	e9c3 1200 	strd	r1, r2, [r3]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a772:	6004      	str	r4, [r0, #0]
  ram_end->used = 1;
 800a774:	2001      	movs	r0, #1
 800a776:	4a10      	ldr	r2, [pc, #64]	@ (800a7b8 <mem_init+0x5c>)
  ram_end->next = MEM_SIZE_ALIGNED;
  ram_end->prev = MEM_SIZE_ALIGNED;
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a778:	4c10      	ldr	r4, [pc, #64]	@ (800a7bc <mem_init+0x60>)
  ram_end->used = 1;
 800a77a:	f882 00f0 	strb.w	r0, [r2, #240]	@ 0xf0
  ram_end->next = MEM_SIZE_ALIGNED;
 800a77e:	f8c2 10e8 	str.w	r1, [r2, #232]	@ 0xe8
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a782:	f8c2 10ec 	str.w	r1, [r2, #236]	@ 0xec

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a786:	480e      	ldr	r0, [pc, #56]	@ (800a7c0 <mem_init+0x64>)
  lfree = (struct mem *)(void *)ram;
 800a788:	6023      	str	r3, [r4, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a78a:	f007 fae9 	bl	8011d60 <sys_mutex_new>
 800a78e:	b900      	cbnz	r0, 800a792 <mem_init+0x36>
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800a790:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a792:	4b0c      	ldr	r3, [pc, #48]	@ (800a7c4 <mem_init+0x68>)
 800a794:	f240 221f 	movw	r2, #543	@ 0x21f
 800a798:	490b      	ldr	r1, [pc, #44]	@ (800a7c8 <mem_init+0x6c>)
 800a79a:	480c      	ldr	r0, [pc, #48]	@ (800a7cc <mem_init+0x70>)
}
 800a79c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a7a0:	f007 bc1c 	b.w	8011fdc <iprintf>
 800a7a4:	30020000 	.word	0x30020000
 800a7a8:	24004e9c 	.word	0x24004e9c
 800a7ac:	0001ffe8 	.word	0x0001ffe8
 800a7b0:	24004e98 	.word	0x24004e98
 800a7b4:	3003ffe8 	.word	0x3003ffe8
 800a7b8:	3003ff00 	.word	0x3003ff00
 800a7bc:	24004e90 	.word	0x24004e90
 800a7c0:	24004e94 	.word	0x24004e94
 800a7c4:	08013874 	.word	0x08013874
 800a7c8:	080138a4 	.word	0x080138a4
 800a7cc:	08012edc 	.word	0x08012edc

0800a7d0 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	f000 8095 	beq.w	800a900 <mem_free+0x130>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a7d6:	0783      	lsls	r3, r0, #30
{
 800a7d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7dc:	4604      	mov	r4, r0
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a7de:	f040 808a 	bne.w	800a8f6 <mem_free+0x126>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a7e2:	4e5f      	ldr	r6, [pc, #380]	@ (800a960 <mem_free+0x190>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a7e4:	f1a0 050c 	sub.w	r5, r0, #12
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a7e8:	6833      	ldr	r3, [r6, #0]
 800a7ea:	42ab      	cmp	r3, r5
 800a7ec:	d805      	bhi.n	800a7fa <mem_free+0x2a>
 800a7ee:	4f5d      	ldr	r7, [pc, #372]	@ (800a964 <mem_free+0x194>)
 800a7f0:	f100 030c 	add.w	r3, r0, #12
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d20c      	bcs.n	800a814 <mem_free+0x44>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a7fa:	4b5b      	ldr	r3, [pc, #364]	@ (800a968 <mem_free+0x198>)
 800a7fc:	f240 227f 	movw	r2, #639	@ 0x27f
 800a800:	495a      	ldr	r1, [pc, #360]	@ (800a96c <mem_free+0x19c>)
 800a802:	485b      	ldr	r0, [pc, #364]	@ (800a970 <mem_free+0x1a0>)
 800a804:	f007 fbea 	bl	8011fdc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a808:	f007 fad6 	bl	8011db8 <sys_arch_protect>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800a80c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 800a810:	f007 bade 	b.w	8011dd0 <sys_arch_unprotect>
  LWIP_MEM_FREE_PROTECT();
 800a814:	4857      	ldr	r0, [pc, #348]	@ (800a974 <mem_free+0x1a4>)
 800a816:	f007 faaf 	bl	8011d78 <sys_mutex_lock>
  if (!mem->used) {
 800a81a:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f000 8099 	beq.w	800a956 <mem_free+0x186>
  pmem = ptr_to_mem(mem->prev);
 800a824:	f854 1c08 	ldr.w	r1, [r4, #-8]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a828:	4853      	ldr	r0, [pc, #332]	@ (800a978 <mem_free+0x1a8>)
  return (mem_size_t)((u8_t *)mem - ram);
 800a82a:	6832      	ldr	r2, [r6, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a82c:	4281      	cmp	r1, r0
  nmem = ptr_to_mem(mem->next);
 800a82e:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a832:	d807      	bhi.n	800a844 <mem_free+0x74>
 800a834:	4283      	cmp	r3, r0
 800a836:	d805      	bhi.n	800a844 <mem_free+0x74>
  return (mem_size_t)((u8_t *)mem - ram);
 800a838:	1aa8      	subs	r0, r5, r2
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a83a:	4288      	cmp	r0, r1
 800a83c:	d012      	beq.n	800a864 <mem_free+0x94>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a83e:	5851      	ldr	r1, [r2, r1]
 800a840:	4288      	cmp	r0, r1
 800a842:	d00f      	beq.n	800a864 <mem_free+0x94>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a844:	4b48      	ldr	r3, [pc, #288]	@ (800a968 <mem_free+0x198>)
 800a846:	f240 2295 	movw	r2, #661	@ 0x295
 800a84a:	494c      	ldr	r1, [pc, #304]	@ (800a97c <mem_free+0x1ac>)
 800a84c:	4848      	ldr	r0, [pc, #288]	@ (800a970 <mem_free+0x1a0>)
 800a84e:	f007 fbc5 	bl	8011fdc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a852:	4848      	ldr	r0, [pc, #288]	@ (800a974 <mem_free+0x1a4>)
 800a854:	f007 fa96 	bl	8011d84 <sys_mutex_unlock>
    MEM_STATS_INC_LOCKED(illegal);
 800a858:	f007 faae 	bl	8011db8 <sys_arch_protect>
}
 800a85c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 800a860:	f007 bab6 	b.w	8011dd0 <sys_arch_unprotect>
  return (struct mem *)(void *)&ram[ptr];
 800a864:	18d1      	adds	r1, r2, r3
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a866:	f8d7 c000 	ldr.w	ip, [r7]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a86a:	4561      	cmp	r1, ip
 800a86c:	d002      	beq.n	800a874 <mem_free+0xa4>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a86e:	6849      	ldr	r1, [r1, #4]
 800a870:	4288      	cmp	r0, r1
 800a872:	d1e7      	bne.n	800a844 <mem_free+0x74>
  if (mem < lfree) {
 800a874:	f8df 8120 	ldr.w	r8, [pc, #288]	@ 800a998 <mem_free+0x1c8>
  mem->used = 0;
 800a878:	2100      	movs	r1, #0
 800a87a:	f804 1c04 	strb.w	r1, [r4, #-4]
  if (mem < lfree) {
 800a87e:	f8d8 1000 	ldr.w	r1, [r8]
 800a882:	42a9      	cmp	r1, r5
    lfree = mem;
 800a884:	bf88      	it	hi
 800a886:	f8c8 5000 	strhi.w	r5, [r8]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a88a:	4295      	cmp	r5, r2
 800a88c:	d339      	bcc.n	800a902 <mem_free+0x132>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a88e:	4565      	cmp	r5, ip
 800a890:	d241      	bcs.n	800a916 <mem_free+0x146>
  return (struct mem *)(void *)&ram[ptr];
 800a892:	6832      	ldr	r2, [r6, #0]
 800a894:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a896:	429d      	cmp	r5, r3
 800a898:	d013      	beq.n	800a8c2 <mem_free+0xf2>
 800a89a:	7a19      	ldrb	r1, [r3, #8]
 800a89c:	b989      	cbnz	r1, 800a8c2 <mem_free+0xf2>
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	428b      	cmp	r3, r1
 800a8a2:	d00e      	beq.n	800a8c2 <mem_free+0xf2>
    if (lfree == nmem) {
 800a8a4:	f8d8 1000 	ldr.w	r1, [r8]
 800a8a8:	428b      	cmp	r3, r1
    mem->next = nmem->next;
 800a8aa:	681b      	ldr	r3, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a8ac:	4932      	ldr	r1, [pc, #200]	@ (800a978 <mem_free+0x1a8>)
      lfree = mem;
 800a8ae:	bf08      	it	eq
 800a8b0:	f8c8 5000 	streq.w	r5, [r8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a8b4:	428b      	cmp	r3, r1
    mem->next = nmem->next;
 800a8b6:	f844 3c0c 	str.w	r3, [r4, #-12]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a8ba:	d002      	beq.n	800a8c2 <mem_free+0xf2>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a8bc:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 800a8be:	1aa9      	subs	r1, r5, r2
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a8c0:	6059      	str	r1, [r3, #4]
  pmem = ptr_to_mem(mem->prev);
 800a8c2:	f854 1c08 	ldr.w	r1, [r4, #-8]
  return (struct mem *)(void *)&ram[ptr];
 800a8c6:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 800a8c8:	429d      	cmp	r5, r3
 800a8ca:	d00f      	beq.n	800a8ec <mem_free+0x11c>
 800a8cc:	7a18      	ldrb	r0, [r3, #8]
 800a8ce:	b968      	cbnz	r0, 800a8ec <mem_free+0x11c>
    if (lfree == mem) {
 800a8d0:	f8d8 0000 	ldr.w	r0, [r8]
 800a8d4:	4285      	cmp	r5, r0
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a8d6:	4828      	ldr	r0, [pc, #160]	@ (800a978 <mem_free+0x1a8>)
      lfree = pmem;
 800a8d8:	bf08      	it	eq
 800a8da:	f8c8 3000 	streq.w	r3, [r8]
    pmem->next = mem->next;
 800a8de:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a8e2:	4283      	cmp	r3, r0
    pmem->next = mem->next;
 800a8e4:	5053      	str	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a8e6:	d001      	beq.n	800a8ec <mem_free+0x11c>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a8e8:	441a      	add	r2, r3
 800a8ea:	6051      	str	r1, [r2, #4]
  LWIP_MEM_FREE_UNPROTECT();
 800a8ec:	4821      	ldr	r0, [pc, #132]	@ (800a974 <mem_free+0x1a4>)
}
 800a8ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_MEM_FREE_UNPROTECT();
 800a8f2:	f007 ba47 	b.w	8011d84 <sys_mutex_unlock>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a8f6:	4b1c      	ldr	r3, [pc, #112]	@ (800a968 <mem_free+0x198>)
 800a8f8:	f240 2273 	movw	r2, #627	@ 0x273
 800a8fc:	4920      	ldr	r1, [pc, #128]	@ (800a980 <mem_free+0x1b0>)
 800a8fe:	e780      	b.n	800a802 <mem_free+0x32>
 800a900:	4770      	bx	lr
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a902:	4b19      	ldr	r3, [pc, #100]	@ (800a968 <mem_free+0x198>)
 800a904:	f240 12df 	movw	r2, #479	@ 0x1df
 800a908:	491e      	ldr	r1, [pc, #120]	@ (800a984 <mem_free+0x1b4>)
 800a90a:	4819      	ldr	r0, [pc, #100]	@ (800a970 <mem_free+0x1a0>)
 800a90c:	f007 fb66 	bl	8011fdc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	429d      	cmp	r5, r3
 800a914:	d306      	bcc.n	800a924 <mem_free+0x154>
 800a916:	4b14      	ldr	r3, [pc, #80]	@ (800a968 <mem_free+0x198>)
 800a918:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800a91c:	491a      	ldr	r1, [pc, #104]	@ (800a988 <mem_free+0x1b8>)
 800a91e:	4814      	ldr	r0, [pc, #80]	@ (800a970 <mem_free+0x1a0>)
 800a920:	f007 fb5c 	bl	8011fdc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a924:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800a928:	b133      	cbz	r3, 800a938 <mem_free+0x168>
 800a92a:	4b0f      	ldr	r3, [pc, #60]	@ (800a968 <mem_free+0x198>)
 800a92c:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800a930:	4916      	ldr	r1, [pc, #88]	@ (800a98c <mem_free+0x1bc>)
 800a932:	480f      	ldr	r0, [pc, #60]	@ (800a970 <mem_free+0x1a0>)
 800a934:	f007 fb52 	bl	8011fdc <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a938:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 800a93c:	4a0e      	ldr	r2, [pc, #56]	@ (800a978 <mem_free+0x1a8>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d9a7      	bls.n	800a892 <mem_free+0xc2>
 800a942:	4b09      	ldr	r3, [pc, #36]	@ (800a968 <mem_free+0x198>)
 800a944:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800a948:	4911      	ldr	r1, [pc, #68]	@ (800a990 <mem_free+0x1c0>)
 800a94a:	4809      	ldr	r0, [pc, #36]	@ (800a970 <mem_free+0x1a0>)
 800a94c:	f007 fb46 	bl	8011fdc <iprintf>
  nmem = ptr_to_mem(mem->next);
 800a950:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 800a954:	e79d      	b.n	800a892 <mem_free+0xc2>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a956:	4b04      	ldr	r3, [pc, #16]	@ (800a968 <mem_free+0x198>)
 800a958:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800a95c:	490d      	ldr	r1, [pc, #52]	@ (800a994 <mem_free+0x1c4>)
 800a95e:	e775      	b.n	800a84c <mem_free+0x7c>
 800a960:	24004e9c 	.word	0x24004e9c
 800a964:	24004e98 	.word	0x24004e98
 800a968:	08013874 	.word	0x08013874
 800a96c:	080138e4 	.word	0x080138e4
 800a970:	08012edc 	.word	0x08012edc
 800a974:	24004e94 	.word	0x24004e94
 800a978:	0001ffe8 	.word	0x0001ffe8
 800a97c:	08013928 	.word	0x08013928
 800a980:	080138c0 	.word	0x080138c0
 800a984:	0801395c 	.word	0x0801395c
 800a988:	08013974 	.word	0x08013974
 800a98c:	08013990 	.word	0x08013990
 800a990:	080139ac 	.word	0x080139ac
 800a994:	08013900 	.word	0x08013900
 800a998:	24004e90 	.word	0x24004e90

0800a99c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a99c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a9a0:	1ccb      	adds	r3, r1, #3
 800a9a2:	f023 0303 	bic.w	r3, r3, #3
  if (newsize < MIN_SIZE_ALIGNED) {
 800a9a6:	2b0c      	cmp	r3, #12
 800a9a8:	461d      	mov	r5, r3
 800a9aa:	bf38      	it	cc
 800a9ac:	250c      	movcc	r5, #12
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800a9ae:	428d      	cmp	r5, r1
 800a9b0:	d37a      	bcc.n	800aaa8 <mem_trim+0x10c>
 800a9b2:	4a49      	ldr	r2, [pc, #292]	@ (800aad8 <mem_trim+0x13c>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d877      	bhi.n	800aaa8 <mem_trim+0x10c>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a9b8:	4f48      	ldr	r7, [pc, #288]	@ (800aadc <mem_trim+0x140>)
 800a9ba:	4604      	mov	r4, r0
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	4283      	cmp	r3, r0
 800a9c0:	d83a      	bhi.n	800aa38 <mem_trim+0x9c>
 800a9c2:	4a47      	ldr	r2, [pc, #284]	@ (800aae0 <mem_trim+0x144>)
 800a9c4:	6812      	ldr	r2, [r2, #0]
 800a9c6:	4282      	cmp	r2, r0
 800a9c8:	d936      	bls.n	800aa38 <mem_trim+0x9c>
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a9ca:	f1a4 080c 	sub.w	r8, r4, #12
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800a9ce:	f854 6c0c 	ldr.w	r6, [r4, #-12]
  return (mem_size_t)((u8_t *)mem - ram);
 800a9d2:	eba8 0803 	sub.w	r8, r8, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800a9d6:	3e0c      	subs	r6, #12
 800a9d8:	eba6 0608 	sub.w	r6, r6, r8
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800a9dc:	42b5      	cmp	r5, r6
 800a9de:	d85c      	bhi.n	800aa9a <mem_trim+0xfe>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 800a9e0:	d028      	beq.n	800aa34 <mem_trim+0x98>
    /* No change in size, simply return */
    return rmem;
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800a9e2:	4840      	ldr	r0, [pc, #256]	@ (800aae4 <mem_trim+0x148>)
 800a9e4:	f007 f9c8 	bl	8011d78 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800a9e8:	f854 2c0c 	ldr.w	r2, [r4, #-12]
  return (struct mem *)(void *)&ram[ptr];
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	eb03 0902 	add.w	r9, r3, r2
  if (mem2->used == 0) {
 800a9f2:	f899 1008 	ldrb.w	r1, [r9, #8]
 800a9f6:	2900      	cmp	r1, #0
 800a9f8:	d132      	bne.n	800aa60 <mem_trim+0xc4>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a9fa:	4937      	ldr	r1, [pc, #220]	@ (800aad8 <mem_trim+0x13c>)
 800a9fc:	428a      	cmp	r2, r1
 800a9fe:	d061      	beq.n	800aac4 <mem_trim+0x128>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
    if (lfree == mem2) {
 800aa00:	4939      	ldr	r1, [pc, #228]	@ (800aae8 <mem_trim+0x14c>)
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aa02:	350c      	adds	r5, #12
    next = mem2->next;
 800aa04:	f8d9 6000 	ldr.w	r6, [r9]
    if (lfree == mem2) {
 800aa08:	6808      	ldr	r0, [r1, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aa0a:	4445      	add	r5, r8
    if (lfree == mem2) {
 800aa0c:	4548      	cmp	r0, r9
  return (struct mem *)(void *)&ram[ptr];
 800aa0e:	eb03 0205 	add.w	r2, r3, r5
      lfree = ptr_to_mem(ptr2);
 800aa12:	bf08      	it	eq
 800aa14:	600a      	streq	r2, [r1, #0]
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 800aa16:	2100      	movs	r1, #0
    /* restore the next pointer */
    mem2->next = next;
    /* link it back to mem */
    mem2->prev = ptr;
 800aa18:	e9c2 6800 	strd	r6, r8, [r2]
    mem2->used = 0;
 800aa1c:	7211      	strb	r1, [r2, #8]
    /* link mem to it */
    mem->next = ptr2;
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aa1e:	492e      	ldr	r1, [pc, #184]	@ (800aad8 <mem_trim+0x13c>)
    mem->next = ptr2;
 800aa20:	f844 5c0c 	str.w	r5, [r4, #-12]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aa24:	6812      	ldr	r2, [r2, #0]
 800aa26:	428a      	cmp	r2, r1
 800aa28:	d001      	beq.n	800aa2e <mem_trim+0x92>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800aa2a:	441a      	add	r2, r3
 800aa2c:	6055      	str	r5, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800aa2e:	482d      	ldr	r0, [pc, #180]	@ (800aae4 <mem_trim+0x148>)
 800aa30:	f007 f9a8 	bl	8011d84 <sys_mutex_unlock>
    return NULL;
 800aa34:	4620      	mov	r0, r4
 800aa36:	e038      	b.n	800aaaa <mem_trim+0x10e>
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800aa38:	4b2c      	ldr	r3, [pc, #176]	@ (800aaec <mem_trim+0x150>)
 800aa3a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800aa3e:	492c      	ldr	r1, [pc, #176]	@ (800aaf0 <mem_trim+0x154>)
 800aa40:	482c      	ldr	r0, [pc, #176]	@ (800aaf4 <mem_trim+0x158>)
 800aa42:	f007 facb 	bl	8011fdc <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	42a3      	cmp	r3, r4
 800aa4a:	d803      	bhi.n	800aa54 <mem_trim+0xb8>
 800aa4c:	4a24      	ldr	r2, [pc, #144]	@ (800aae0 <mem_trim+0x144>)
 800aa4e:	6812      	ldr	r2, [r2, #0]
 800aa50:	42a2      	cmp	r2, r4
 800aa52:	d8ba      	bhi.n	800a9ca <mem_trim+0x2e>
    MEM_STATS_INC_LOCKED(illegal);
 800aa54:	f007 f9b0 	bl	8011db8 <sys_arch_protect>
 800aa58:	f007 f9ba 	bl	8011dd0 <sys_arch_unprotect>
    return NULL;
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	e024      	b.n	800aaaa <mem_trim+0x10e>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800aa60:	f105 0118 	add.w	r1, r5, #24
 800aa64:	42b1      	cmp	r1, r6
 800aa66:	d8e2      	bhi.n	800aa2e <mem_trim+0x92>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aa68:	491b      	ldr	r1, [pc, #108]	@ (800aad8 <mem_trim+0x13c>)
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aa6a:	350c      	adds	r5, #12
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aa6c:	428a      	cmp	r2, r1
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aa6e:	4445      	add	r5, r8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aa70:	d01d      	beq.n	800aaae <mem_trim+0x112>
    if (mem2 < lfree) {
 800aa72:	481d      	ldr	r0, [pc, #116]	@ (800aae8 <mem_trim+0x14c>)
  return (struct mem *)(void *)&ram[ptr];
 800aa74:	1959      	adds	r1, r3, r5
    if (mem2 < lfree) {
 800aa76:	6806      	ldr	r6, [r0, #0]
    mem2->prev = ptr;
 800aa78:	e9c1 2800 	strd	r2, r8, [r1]
    if (mem2 < lfree) {
 800aa7c:	428e      	cmp	r6, r1
    mem2->used = 0;
 800aa7e:	f04f 0200 	mov.w	r2, #0
      lfree = mem2;
 800aa82:	bf88      	it	hi
 800aa84:	6001      	strhi	r1, [r0, #0]
    mem2->used = 0;
 800aa86:	720a      	strb	r2, [r1, #8]
    mem->next = ptr2;
 800aa88:	f844 5c0c 	str.w	r5, [r4, #-12]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aa8c:	680a      	ldr	r2, [r1, #0]
 800aa8e:	4912      	ldr	r1, [pc, #72]	@ (800aad8 <mem_trim+0x13c>)
 800aa90:	428a      	cmp	r2, r1
 800aa92:	d0cc      	beq.n	800aa2e <mem_trim+0x92>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800aa94:	4413      	add	r3, r2
 800aa96:	605d      	str	r5, [r3, #4]
 800aa98:	e7c9      	b.n	800aa2e <mem_trim+0x92>
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800aa9a:	4b14      	ldr	r3, [pc, #80]	@ (800aaec <mem_trim+0x150>)
 800aa9c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800aaa0:	4915      	ldr	r1, [pc, #84]	@ (800aaf8 <mem_trim+0x15c>)
 800aaa2:	4814      	ldr	r0, [pc, #80]	@ (800aaf4 <mem_trim+0x158>)
 800aaa4:	f007 fa9a 	bl	8011fdc <iprintf>
    return NULL;
 800aaa8:	2000      	movs	r0, #0
  return rmem;
}
 800aaaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aaae:	4b0f      	ldr	r3, [pc, #60]	@ (800aaec <mem_trim+0x150>)
 800aab0:	f240 3216 	movw	r2, #790	@ 0x316
 800aab4:	4911      	ldr	r1, [pc, #68]	@ (800aafc <mem_trim+0x160>)
 800aab6:	480f      	ldr	r0, [pc, #60]	@ (800aaf4 <mem_trim+0x158>)
 800aab8:	f007 fa90 	bl	8011fdc <iprintf>
    mem2->next = mem->next;
 800aabc:	f854 2c0c 	ldr.w	r2, [r4, #-12]
  return (struct mem *)(void *)&ram[ptr];
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	e7d6      	b.n	800aa72 <mem_trim+0xd6>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aac4:	4b09      	ldr	r3, [pc, #36]	@ (800aaec <mem_trim+0x150>)
 800aac6:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800aaca:	490c      	ldr	r1, [pc, #48]	@ (800aafc <mem_trim+0x160>)
 800aacc:	4809      	ldr	r0, [pc, #36]	@ (800aaf4 <mem_trim+0x158>)
 800aace:	f007 fa85 	bl	8011fdc <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	e794      	b.n	800aa00 <mem_trim+0x64>
 800aad6:	bf00      	nop
 800aad8:	0001ffe8 	.word	0x0001ffe8
 800aadc:	24004e9c 	.word	0x24004e9c
 800aae0:	24004e98 	.word	0x24004e98
 800aae4:	24004e94 	.word	0x24004e94
 800aae8:	24004e90 	.word	0x24004e90
 800aaec:	08013874 	.word	0x08013874
 800aaf0:	080139d8 	.word	0x080139d8
 800aaf4:	08012edc 	.word	0x08012edc
 800aaf8:	080139f0 	.word	0x080139f0
 800aafc:	08013a10 	.word	0x08013a10

0800ab00 <mem_malloc>:
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800ab00:	2800      	cmp	r0, #0
 800ab02:	d061      	beq.n	800abc8 <mem_malloc+0xc8>
{
 800ab04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800ab08:	1cc3      	adds	r3, r0, #3
 800ab0a:	f023 0303 	bic.w	r3, r3, #3
  if (size < MIN_SIZE_ALIGNED) {
 800ab0e:	2b0c      	cmp	r3, #12
 800ab10:	4698      	mov	r8, r3
 800ab12:	bf38      	it	cc
 800ab14:	f04f 080c 	movcc.w	r8, #12
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800ab18:	4540      	cmp	r0, r8
 800ab1a:	d821      	bhi.n	800ab60 <mem_malloc+0x60>
 800ab1c:	4c43      	ldr	r4, [pc, #268]	@ (800ac2c <mem_malloc+0x12c>)
 800ab1e:	42a3      	cmp	r3, r4
 800ab20:	d81e      	bhi.n	800ab60 <mem_malloc+0x60>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ab22:	4f43      	ldr	r7, [pc, #268]	@ (800ac30 <mem_malloc+0x130>)
  return (mem_size_t)((u8_t *)mem - ram);
 800ab24:	4e43      	ldr	r6, [pc, #268]	@ (800ac34 <mem_malloc+0x134>)
  sys_mutex_lock(&mem_mutex);
 800ab26:	4844      	ldr	r0, [pc, #272]	@ (800ac38 <mem_malloc+0x138>)
 800ab28:	f007 f926 	bl	8011d78 <sys_mutex_lock>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ab2c:	f8d7 c000 	ldr.w	ip, [r7]
  return (mem_size_t)((u8_t *)mem - ram);
 800ab30:	6831      	ldr	r1, [r6, #0]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ab32:	eba4 0e08 	sub.w	lr, r4, r8
  return (mem_size_t)((u8_t *)mem - ram);
 800ab36:	ebac 0301 	sub.w	r3, ip, r1
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ab3a:	4573      	cmp	r3, lr
 800ab3c:	d20d      	bcs.n	800ab5a <mem_malloc+0x5a>
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ab3e:	f06f 090b 	mvn.w	r9, #11
  return (struct mem *)(void *)&ram[ptr];
 800ab42:	18cc      	adds	r4, r1, r3
      if ((!mem->used) &&
 800ab44:	461d      	mov	r5, r3
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ab46:	58cb      	ldr	r3, [r1, r3]
 800ab48:	eba9 0205 	sub.w	r2, r9, r5
      if ((!mem->used) &&
 800ab4c:	7a20      	ldrb	r0, [r4, #8]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ab4e:	441a      	add	r2, r3
      if ((!mem->used) &&
 800ab50:	b908      	cbnz	r0, 800ab56 <mem_malloc+0x56>
 800ab52:	4542      	cmp	r2, r8
 800ab54:	d207      	bcs.n	800ab66 <mem_malloc+0x66>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ab56:	459e      	cmp	lr, r3
 800ab58:	d8f3      	bhi.n	800ab42 <mem_malloc+0x42>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800ab5a:	4837      	ldr	r0, [pc, #220]	@ (800ac38 <mem_malloc+0x138>)
 800ab5c:	f007 f912 	bl	8011d84 <sys_mutex_unlock>
    return NULL;
 800ab60:	2000      	movs	r0, #0
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 800ab62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ab66:	f108 0018 	add.w	r0, r8, #24
 800ab6a:	f108 080c 	add.w	r8, r8, #12
 800ab6e:	4282      	cmp	r2, r0
 800ab70:	d327      	bcc.n	800abc2 <mem_malloc+0xc2>
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ab72:	eb05 0908 	add.w	r9, r5, r8
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ab76:	4a2d      	ldr	r2, [pc, #180]	@ (800ac2c <mem_malloc+0x12c>)
 800ab78:	4591      	cmp	r9, r2
 800ab7a:	d04a      	beq.n	800ac12 <mem_malloc+0x112>
  return (struct mem *)(void *)&ram[ptr];
 800ab7c:	eb01 0209 	add.w	r2, r1, r9
          mem2->used = 0;
 800ab80:	2000      	movs	r0, #0
 800ab82:	7210      	strb	r0, [r2, #8]
          mem2->next = mem->next;
 800ab84:	f841 3009 	str.w	r3, [r1, r9]
          mem->used = 1;
 800ab88:	2301      	movs	r3, #1
          mem2->prev = ptr;
 800ab8a:	6055      	str	r5, [r2, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ab8c:	4a27      	ldr	r2, [pc, #156]	@ (800ac2c <mem_malloc+0x12c>)
          mem->next = ptr2;
 800ab8e:	f8c4 9000 	str.w	r9, [r4]
          mem->used = 1;
 800ab92:	7223      	strb	r3, [r4, #8]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ab94:	f851 3009 	ldr.w	r3, [r1, r9]
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d002      	beq.n	800aba2 <mem_malloc+0xa2>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800ab9c:	4419      	add	r1, r3
 800ab9e:	f8c1 9004 	str.w	r9, [r1, #4]
        if (mem == lfree) {
 800aba2:	4564      	cmp	r4, ip
          while (cur->used && cur != ram_end) {
 800aba4:	4d25      	ldr	r5, [pc, #148]	@ (800ac3c <mem_malloc+0x13c>)
        if (mem == lfree) {
 800aba6:	d028      	beq.n	800abfa <mem_malloc+0xfa>
        sys_mutex_unlock(&mem_mutex);
 800aba8:	4823      	ldr	r0, [pc, #140]	@ (800ac38 <mem_malloc+0x138>)
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800abaa:	44a0      	add	r8, r4
        sys_mutex_unlock(&mem_mutex);
 800abac:	f007 f8ea 	bl	8011d84 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800abb0:	682b      	ldr	r3, [r5, #0]
 800abb2:	4543      	cmp	r3, r8
 800abb4:	d319      	bcc.n	800abea <mem_malloc+0xea>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800abb6:	07a3      	lsls	r3, r4, #30
 800abb8:	d108      	bne.n	800abcc <mem_malloc+0xcc>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800abba:	f104 000c 	add.w	r0, r4, #12
}
 800abbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          mem->used = 1;
 800abc2:	2301      	movs	r3, #1
 800abc4:	7223      	strb	r3, [r4, #8]
 800abc6:	e7ec      	b.n	800aba2 <mem_malloc+0xa2>
    return NULL;
 800abc8:	2000      	movs	r0, #0
}
 800abca:	4770      	bx	lr
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800abcc:	4b1c      	ldr	r3, [pc, #112]	@ (800ac40 <mem_malloc+0x140>)
 800abce:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800abd2:	491c      	ldr	r1, [pc, #112]	@ (800ac44 <mem_malloc+0x144>)
 800abd4:	481c      	ldr	r0, [pc, #112]	@ (800ac48 <mem_malloc+0x148>)
 800abd6:	f007 fa01 	bl	8011fdc <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800abda:	4b19      	ldr	r3, [pc, #100]	@ (800ac40 <mem_malloc+0x140>)
 800abdc:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800abe0:	491a      	ldr	r1, [pc, #104]	@ (800ac4c <mem_malloc+0x14c>)
 800abe2:	4819      	ldr	r0, [pc, #100]	@ (800ac48 <mem_malloc+0x148>)
 800abe4:	f007 f9fa 	bl	8011fdc <iprintf>
 800abe8:	e7e7      	b.n	800abba <mem_malloc+0xba>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800abea:	4b15      	ldr	r3, [pc, #84]	@ (800ac40 <mem_malloc+0x140>)
 800abec:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800abf0:	4917      	ldr	r1, [pc, #92]	@ (800ac50 <mem_malloc+0x150>)
 800abf2:	4815      	ldr	r0, [pc, #84]	@ (800ac48 <mem_malloc+0x148>)
 800abf4:	f007 f9f2 	bl	8011fdc <iprintf>
 800abf8:	e7dd      	b.n	800abb6 <mem_malloc+0xb6>
  return (struct mem *)(void *)&ram[ptr];
 800abfa:	6830      	ldr	r0, [r6, #0]
 800abfc:	4623      	mov	r3, r4
          while (cur->used && cur != ram_end) {
 800abfe:	6829      	ldr	r1, [r5, #0]
 800ac00:	e003      	b.n	800ac0a <mem_malloc+0x10a>
  return (struct mem *)(void *)&ram[ptr];
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 800ac06:	7a1a      	ldrb	r2, [r3, #8]
 800ac08:	b10a      	cbz	r2, 800ac0e <mem_malloc+0x10e>
 800ac0a:	4299      	cmp	r1, r3
 800ac0c:	d1f9      	bne.n	800ac02 <mem_malloc+0x102>
          lfree = cur;
 800ac0e:	603b      	str	r3, [r7, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ac10:	e7ca      	b.n	800aba8 <mem_malloc+0xa8>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ac12:	4b0b      	ldr	r3, [pc, #44]	@ (800ac40 <mem_malloc+0x140>)
 800ac14:	f240 3287 	movw	r2, #903	@ 0x387
 800ac18:	490e      	ldr	r1, [pc, #56]	@ (800ac54 <mem_malloc+0x154>)
 800ac1a:	480b      	ldr	r0, [pc, #44]	@ (800ac48 <mem_malloc+0x148>)
 800ac1c:	f007 f9de 	bl	8011fdc <iprintf>
          mem2->next = mem->next;
 800ac20:	6823      	ldr	r3, [r4, #0]
  return (struct mem *)(void *)&ram[ptr];
 800ac22:	6831      	ldr	r1, [r6, #0]
        if (mem == lfree) {
 800ac24:	f8d7 c000 	ldr.w	ip, [r7]
 800ac28:	e7a8      	b.n	800ab7c <mem_malloc+0x7c>
 800ac2a:	bf00      	nop
 800ac2c:	0001ffe8 	.word	0x0001ffe8
 800ac30:	24004e90 	.word	0x24004e90
 800ac34:	24004e9c 	.word	0x24004e9c
 800ac38:	24004e94 	.word	0x24004e94
 800ac3c:	24004e98 	.word	0x24004e98
 800ac40:	08013874 	.word	0x08013874
 800ac44:	08013a54 	.word	0x08013a54
 800ac48:	08012edc 	.word	0x08012edc
 800ac4c:	08013a84 	.word	0x08013a84
 800ac50:	08013a24 	.word	0x08013a24
 800ac54:	08013a10 	.word	0x08013a10

0800ac58 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4604      	mov	r4, r0

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800ac5c:	f007 f8ac 	bl	8011db8 <sys_arch_protect>

  memp = *desc->tab;
 800ac60:	68a3      	ldr	r3, [r4, #8]
 800ac62:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ac64:	b18c      	cbz	r4, 800ac8a <do_memp_malloc_pool+0x32>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ac66:	6822      	ldr	r2, [r4, #0]
 800ac68:	4605      	mov	r5, r0
 800ac6a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ac6c:	07a3      	lsls	r3, r4, #30
 800ac6e:	d104      	bne.n	800ac7a <do_memp_malloc_pool+0x22>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ac70:	4628      	mov	r0, r5
 800ac72:	f007 f8ad 	bl	8011dd0 <sys_arch_unprotect>
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 800ac76:	4620      	mov	r0, r4
 800ac78:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ac7a:	4b06      	ldr	r3, [pc, #24]	@ (800ac94 <do_memp_malloc_pool+0x3c>)
 800ac7c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ac80:	4905      	ldr	r1, [pc, #20]	@ (800ac98 <do_memp_malloc_pool+0x40>)
 800ac82:	4806      	ldr	r0, [pc, #24]	@ (800ac9c <do_memp_malloc_pool+0x44>)
 800ac84:	f007 f9aa 	bl	8011fdc <iprintf>
 800ac88:	e7f2      	b.n	800ac70 <do_memp_malloc_pool+0x18>
    SYS_ARCH_UNPROTECT(old_level);
 800ac8a:	f007 f8a1 	bl	8011dd0 <sys_arch_unprotect>
}
 800ac8e:	4620      	mov	r0, r4
 800ac90:	bd38      	pop	{r3, r4, r5, pc}
 800ac92:	bf00      	nop
 800ac94:	08013aa8 	.word	0x08013aa8
 800ac98:	08013ad8 	.word	0x08013ad8
 800ac9c:	08012edc 	.word	0x08012edc

0800aca0 <memp_init_pool>:
{
 800aca0:	b430      	push	{r4, r5}
  *desc->tab = NULL;
 800aca2:	2100      	movs	r1, #0
  for (i = 0; i < desc->num; ++i) {
 800aca4:	8844      	ldrh	r4, [r0, #2]
  *desc->tab = NULL;
 800aca6:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 800acaa:	6029      	str	r1, [r5, #0]
  for (i = 0; i < desc->num; ++i) {
 800acac:	b17c      	cbz	r4, 800acce <memp_init_pool+0x2e>
 800acae:	3303      	adds	r3, #3
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800acb0:	f8b0 c000 	ldrh.w	ip, [r0]
  for (i = 0; i < desc->num; ++i) {
 800acb4:	460a      	mov	r2, r1
 800acb6:	f023 0303 	bic.w	r3, r3, #3
 800acba:	e000      	b.n	800acbe <memp_init_pool+0x1e>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800acbc:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800acbe:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800acc0:	6019      	str	r1, [r3, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800acc2:	eb03 000c 	add.w	r0, r3, ip
  for (i = 0; i < desc->num; ++i) {
 800acc6:	4619      	mov	r1, r3
 800acc8:	42a2      	cmp	r2, r4
 800acca:	d1f7      	bne.n	800acbc <memp_init_pool+0x1c>
 800accc:	602b      	str	r3, [r5, #0]
}
 800acce:	bc30      	pop	{r4, r5}
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop

0800acd4 <memp_init>:
{
 800acd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acd6:	f8df e054 	ldr.w	lr, [pc, #84]	@ 800ad2c <memp_init+0x58>
 800acda:	2404      	movs	r4, #4
 800acdc:	4b11      	ldr	r3, [pc, #68]	@ (800ad24 <memp_init+0x50>)
  *desc->tab = NULL;
 800acde:	2600      	movs	r6, #0
{
 800ace0:	4d11      	ldr	r5, [pc, #68]	@ (800ad28 <memp_init+0x54>)
 800ace2:	f10e 0734 	add.w	r7, lr, #52	@ 0x34
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ace6:	3303      	adds	r3, #3
    memp_init_pool(memp_pools[i]);
 800ace8:	f85e 2b04 	ldr.w	r2, [lr], #4
  *desc->tab = NULL;
 800acec:	602e      	str	r6, [r5, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800acee:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800acf2:	b16c      	cbz	r4, 800ad10 <memp_init+0x3c>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800acf4:	2100      	movs	r1, #0
 800acf6:	f8b2 c000 	ldrh.w	ip, [r2]
  for (i = 0; i < desc->num; ++i) {
 800acfa:	460a      	mov	r2, r1
 800acfc:	e000      	b.n	800ad00 <memp_init+0x2c>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800acfe:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800ad00:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800ad02:	6019      	str	r1, [r3, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ad04:	eb03 000c 	add.w	r0, r3, ip
  for (i = 0; i < desc->num; ++i) {
 800ad08:	4619      	mov	r1, r3
 800ad0a:	42a2      	cmp	r2, r4
 800ad0c:	d1f7      	bne.n	800acfe <memp_init+0x2a>
 800ad0e:	602b      	str	r3, [r5, #0]
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ad10:	4577      	cmp	r7, lr
 800ad12:	d005      	beq.n	800ad20 <memp_init+0x4c>
    memp_init_pool(memp_pools[i]);
 800ad14:	f8de 2000 	ldr.w	r2, [lr]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ad18:	e9d2 3501 	ldrd	r3, r5, [r2, #4]
  for (i = 0; i < desc->num; ++i) {
 800ad1c:	8854      	ldrh	r4, [r2, #2]
 800ad1e:	e7e2      	b.n	800ace6 <memp_init+0x12>
}
 800ad20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad22:	bf00      	nop
 800ad24:	2400b8a8 	.word	0x2400b8a8
 800ad28:	2400b8a4 	.word	0x2400b8a4
 800ad2c:	08013b6c 	.word	0x08013b6c

0800ad30 <memp_malloc_pool>:
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ad30:	b108      	cbz	r0, 800ad36 <memp_malloc_pool+0x6>
  if (desc == NULL) {
    return NULL;
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800ad32:	f7ff bf91 	b.w	800ac58 <do_memp_malloc_pool>
{
 800ad36:	b510      	push	{r4, lr}
 800ad38:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ad3a:	4b04      	ldr	r3, [pc, #16]	@ (800ad4c <memp_malloc_pool+0x1c>)
 800ad3c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800ad40:	4903      	ldr	r1, [pc, #12]	@ (800ad50 <memp_malloc_pool+0x20>)
 800ad42:	4804      	ldr	r0, [pc, #16]	@ (800ad54 <memp_malloc_pool+0x24>)
 800ad44:	f007 f94a 	bl	8011fdc <iprintf>
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800ad48:	4620      	mov	r0, r4
 800ad4a:	bd10      	pop	{r4, pc}
 800ad4c:	08013aa8 	.word	0x08013aa8
 800ad50:	08013afc 	.word	0x08013afc
 800ad54:	08012edc 	.word	0x08012edc

0800ad58 <memp_malloc>:
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ad58:	280c      	cmp	r0, #12
{
 800ad5a:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ad5c:	d806      	bhi.n	800ad6c <memp_malloc+0x14>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ad5e:	4b08      	ldr	r3, [pc, #32]	@ (800ad80 <memp_malloc+0x28>)
 800ad60:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
}
 800ad64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ad68:	f7ff bf76 	b.w	800ac58 <do_memp_malloc_pool>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ad6c:	4b05      	ldr	r3, [pc, #20]	@ (800ad84 <memp_malloc+0x2c>)
 800ad6e:	f240 1257 	movw	r2, #343	@ 0x157
 800ad72:	4905      	ldr	r1, [pc, #20]	@ (800ad88 <memp_malloc+0x30>)
 800ad74:	4805      	ldr	r0, [pc, #20]	@ (800ad8c <memp_malloc+0x34>)
 800ad76:	f007 f931 	bl	8011fdc <iprintf>
}
 800ad7a:	2000      	movs	r0, #0
 800ad7c:	bd08      	pop	{r3, pc}
 800ad7e:	bf00      	nop
 800ad80:	08013b6c 	.word	0x08013b6c
 800ad84:	08013aa8 	.word	0x08013aa8
 800ad88:	08013b10 	.word	0x08013b10
 800ad8c:	08012edc 	.word	0x08012edc

0800ad90 <memp_free_pool>:
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ad90:	b1c0      	cbz	r0, 800adc4 <memp_free_pool+0x34>
{
 800ad92:	b570      	push	{r4, r5, r6, lr}
 800ad94:	460c      	mov	r4, r1
  if ((desc == NULL) || (mem == NULL)) {
 800ad96:	b161      	cbz	r1, 800adb2 <memp_free_pool+0x22>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800ad98:	078b      	lsls	r3, r1, #30
 800ad9a:	4605      	mov	r5, r0
 800ad9c:	d10a      	bne.n	800adb4 <memp_free_pool+0x24>
  SYS_ARCH_PROTECT(old_level);
 800ad9e:	f007 f80b 	bl	8011db8 <sys_arch_protect>
  memp->next = *desc->tab;
 800ada2:	68ab      	ldr	r3, [r5, #8]
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800ada8:	601c      	str	r4, [r3, #0]
    return;
  }

  do_memp_free_pool(desc, mem);
}
 800adaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800adae:	f007 b80f 	b.w	8011dd0 <sys_arch_unprotect>
}
 800adb2:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp_free: mem properly aligned",
 800adb4:	4b07      	ldr	r3, [pc, #28]	@ (800add4 <memp_free_pool+0x44>)
 800adb6:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800adba:	4907      	ldr	r1, [pc, #28]	@ (800add8 <memp_free_pool+0x48>)
 800adbc:	4807      	ldr	r0, [pc, #28]	@ (800addc <memp_free_pool+0x4c>)
 800adbe:	f007 f90d 	bl	8011fdc <iprintf>
 800adc2:	e7ec      	b.n	800ad9e <memp_free_pool+0xe>
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800adc4:	4b03      	ldr	r3, [pc, #12]	@ (800add4 <memp_free_pool+0x44>)
 800adc6:	f240 1295 	movw	r2, #405	@ 0x195
 800adca:	4905      	ldr	r1, [pc, #20]	@ (800ade0 <memp_free_pool+0x50>)
 800adcc:	4803      	ldr	r0, [pc, #12]	@ (800addc <memp_free_pool+0x4c>)
 800adce:	f007 b905 	b.w	8011fdc <iprintf>
 800add2:	bf00      	nop
 800add4:	08013aa8 	.word	0x08013aa8
 800add8:	08013b30 	.word	0x08013b30
 800addc:	08012edc 	.word	0x08012edc
 800ade0:	08013afc 	.word	0x08013afc

0800ade4 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ade4:	280c      	cmp	r0, #12
 800ade6:	d812      	bhi.n	800ae0e <memp_free+0x2a>
{
 800ade8:	b570      	push	{r4, r5, r6, lr}
 800adea:	460c      	mov	r4, r1

  if (mem == NULL) {
 800adec:	b171      	cbz	r1, 800ae0c <memp_free+0x28>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800adee:	4b0f      	ldr	r3, [pc, #60]	@ (800ae2c <memp_free+0x48>)
 800adf0:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
  LWIP_ASSERT("memp_free: mem properly aligned",
 800adf4:	078b      	lsls	r3, r1, #30
 800adf6:	d111      	bne.n	800ae1c <memp_free+0x38>
  SYS_ARCH_PROTECT(old_level);
 800adf8:	f006 ffde 	bl	8011db8 <sys_arch_protect>
  memp->next = *desc->tab;
 800adfc:	68ab      	ldr	r3, [r5, #8]
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800ae02:	601c      	str	r4, [r3, #0]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ae04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800ae08:	f006 bfe2 	b.w	8011dd0 <sys_arch_unprotect>
}
 800ae0c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ae0e:	4b08      	ldr	r3, [pc, #32]	@ (800ae30 <memp_free+0x4c>)
 800ae10:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800ae14:	4907      	ldr	r1, [pc, #28]	@ (800ae34 <memp_free+0x50>)
 800ae16:	4808      	ldr	r0, [pc, #32]	@ (800ae38 <memp_free+0x54>)
 800ae18:	f007 b8e0 	b.w	8011fdc <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800ae1c:	4b04      	ldr	r3, [pc, #16]	@ (800ae30 <memp_free+0x4c>)
 800ae1e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800ae22:	4906      	ldr	r1, [pc, #24]	@ (800ae3c <memp_free+0x58>)
 800ae24:	4804      	ldr	r0, [pc, #16]	@ (800ae38 <memp_free+0x54>)
 800ae26:	f007 f8d9 	bl	8011fdc <iprintf>
 800ae2a:	e7e5      	b.n	800adf8 <memp_free+0x14>
 800ae2c:	08013b6c 	.word	0x08013b6c
 800ae30:	08013aa8 	.word	0x08013aa8
 800ae34:	08013b50 	.word	0x08013b50
 800ae38:	08012edc 	.word	0x08012edc
 800ae3c:	08013b30 	.word	0x08013b30

0800ae40 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 800ae40:	f06f 000b 	mvn.w	r0, #11
 800ae44:	4770      	bx	lr
 800ae46:	bf00      	nop

0800ae48 <netif_issue_reports>:
{
 800ae48:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800ae4a:	4604      	mov	r4, r0
 800ae4c:	b150      	cbz	r0, 800ae64 <netif_issue_reports+0x1c>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ae4e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800ae52:	f003 0205 	and.w	r2, r3, #5
 800ae56:	2a05      	cmp	r2, #5
 800ae58:	d103      	bne.n	800ae62 <netif_issue_reports+0x1a>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ae5a:	6862      	ldr	r2, [r4, #4]
 800ae5c:	b10a      	cbz	r2, 800ae62 <netif_issue_reports+0x1a>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800ae5e:	071b      	lsls	r3, r3, #28
 800ae60:	d408      	bmi.n	800ae74 <netif_issue_reports+0x2c>
}
 800ae62:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800ae64:	4b06      	ldr	r3, [pc, #24]	@ (800ae80 <netif_issue_reports+0x38>)
 800ae66:	f240 326d 	movw	r2, #877	@ 0x36d
 800ae6a:	4906      	ldr	r1, [pc, #24]	@ (800ae84 <netif_issue_reports+0x3c>)
 800ae6c:	4806      	ldr	r0, [pc, #24]	@ (800ae88 <netif_issue_reports+0x40>)
 800ae6e:	f007 f8b5 	bl	8011fdc <iprintf>
 800ae72:	e7ec      	b.n	800ae4e <netif_issue_reports+0x6>
      etharp_gratuitous(netif);
 800ae74:	1d21      	adds	r1, r4, #4
 800ae76:	4620      	mov	r0, r4
}
 800ae78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_gratuitous(netif);
 800ae7c:	f005 bf66 	b.w	8010d4c <etharp_request>
 800ae80:	08013c3c 	.word	0x08013c3c
 800ae84:	08013c70 	.word	0x08013c70
 800ae88:	08012edc 	.word	0x08012edc

0800ae8c <netif_init>:
}
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop

0800ae90 <netif_set_addr>:
{
 800ae90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae92:	460d      	mov	r5, r1
 800ae94:	b083      	sub	sp, #12
 800ae96:	4604      	mov	r4, r0
 800ae98:	4617      	mov	r7, r2
 800ae9a:	461e      	mov	r6, r3
  LWIP_ASSERT_CORE_LOCKED();
 800ae9c:	f7fc ff12 	bl	8007cc4 <sys_check_core_locking>
  if (ipaddr == NULL) {
 800aea0:	b1e5      	cbz	r5, 800aedc <netif_set_addr+0x4c>
  if (netmask == NULL) {
 800aea2:	b187      	cbz	r7, 800aec6 <netif_set_addr+0x36>
  if (gw == NULL) {
 800aea4:	b196      	cbz	r6, 800aecc <netif_set_addr+0x3c>
  remove = ip4_addr_isany(ipaddr);
 800aea6:	682b      	ldr	r3, [r5, #0]
 800aea8:	b1a3      	cbz	r3, 800aed4 <netif_set_addr+0x44>
 800aeaa:	2100      	movs	r1, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	68a2      	ldr	r2, [r4, #8]
 800aeb0:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800aeb2:	68e2      	ldr	r2, [r4, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800aeb4:	bf18      	it	ne
 800aeb6:	60a3      	strne	r3, [r4, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800aeb8:	6833      	ldr	r3, [r6, #0]
 800aeba:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800aebc:	bf18      	it	ne
 800aebe:	60e3      	strne	r3, [r4, #12]
  if (!remove) {
 800aec0:	b181      	cbz	r1, 800aee4 <netif_set_addr+0x54>
}
 800aec2:	b003      	add	sp, #12
 800aec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netmask = IP4_ADDR_ANY4;
 800aec6:	4f1b      	ldr	r7, [pc, #108]	@ (800af34 <netif_set_addr+0xa4>)
  if (gw == NULL) {
 800aec8:	2e00      	cmp	r6, #0
 800aeca:	d1ec      	bne.n	800aea6 <netif_set_addr+0x16>
  remove = ip4_addr_isany(ipaddr);
 800aecc:	682b      	ldr	r3, [r5, #0]
    gw = IP4_ADDR_ANY4;
 800aece:	4e19      	ldr	r6, [pc, #100]	@ (800af34 <netif_set_addr+0xa4>)
  remove = ip4_addr_isany(ipaddr);
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d1ea      	bne.n	800aeaa <netif_set_addr+0x1a>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800aed4:	6862      	ldr	r2, [r4, #4]
 800aed6:	b9da      	cbnz	r2, 800af10 <netif_set_addr+0x80>
  remove = ip4_addr_isany(ipaddr);
 800aed8:	2101      	movs	r1, #1
 800aeda:	e7e7      	b.n	800aeac <netif_set_addr+0x1c>
    ipaddr = IP4_ADDR_ANY4;
 800aedc:	4d15      	ldr	r5, [pc, #84]	@ (800af34 <netif_set_addr+0xa4>)
  if (netmask == NULL) {
 800aede:	2f00      	cmp	r7, #0
 800aee0:	d1e0      	bne.n	800aea4 <netif_set_addr+0x14>
 800aee2:	e7f0      	b.n	800aec6 <netif_set_addr+0x36>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800aee4:	6863      	ldr	r3, [r4, #4]
 800aee6:	682a      	ldr	r2, [r5, #0]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d0ea      	beq.n	800aec2 <netif_set_addr+0x32>
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800aeec:	a901      	add	r1, sp, #4
 800aeee:	4668      	mov	r0, sp
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800aef0:	e9cd 3200 	strd	r3, r2, [sp]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800aef4:	f002 f89c 	bl	800d030 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800aef8:	a901      	add	r1, sp, #4
 800aefa:	4668      	mov	r0, sp
 800aefc:	f005 fafe 	bl	80104fc <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800af00:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800af02:	2101      	movs	r1, #1
 800af04:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800af06:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800af08:	f7ff ff9e 	bl	800ae48 <netif_issue_reports>
}
 800af0c:	b003      	add	sp, #12
 800af0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800af10:	a901      	add	r1, sp, #4
 800af12:	4668      	mov	r0, sp
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800af14:	e9cd 2300 	strd	r2, r3, [sp]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800af18:	f002 f88a 	bl	800d030 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800af1c:	a901      	add	r1, sp, #4
 800af1e:	4668      	mov	r0, sp
 800af20:	f005 faec 	bl	80104fc <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800af24:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800af26:	2101      	movs	r1, #1
 800af28:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800af2a:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800af2c:	f7ff ff8c 	bl	800ae48 <netif_issue_reports>
    return 1; /* address changed */
 800af30:	e7d2      	b.n	800aed8 <netif_set_addr+0x48>
 800af32:	bf00      	nop
 800af34:	080157b4 	.word	0x080157b4

0800af38 <netif_add>:
{
 800af38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af3c:	4606      	mov	r6, r0
 800af3e:	460c      	mov	r4, r1
 800af40:	4615      	mov	r5, r2
 800af42:	461f      	mov	r7, r3
 800af44:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
  LWIP_ASSERT_CORE_LOCKED();
 800af48:	f7fc febc 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800af4c:	2e00      	cmp	r6, #0
 800af4e:	d07f      	beq.n	800b050 <netif_add+0x118>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800af50:	f1b8 0f00 	cmp.w	r8, #0
 800af54:	f000 8085 	beq.w	800b062 <netif_add+0x12a>
  if (ipaddr == NULL) {
 800af58:	2c00      	cmp	r4, #0
 800af5a:	d070      	beq.n	800b03e <netif_add+0x106>
  if (netmask == NULL) {
 800af5c:	2d00      	cmp	r5, #0
 800af5e:	d069      	beq.n	800b034 <netif_add+0xfc>
  if (gw == NULL) {
 800af60:	2f00      	cmp	r7, #0
 800af62:	d06a      	beq.n	800b03a <netif_add+0x102>
  netif->state = state;
 800af64:	980a      	ldr	r0, [sp, #40]	@ 0x28
  netif_set_addr(netif, ipaddr, netmask, gw);
 800af66:	463b      	mov	r3, r7
  netif->num = netif_num;
 800af68:	f8df b124 	ldr.w	fp, [pc, #292]	@ 800b090 <netif_add+0x158>
  netif_set_addr(netif, ipaddr, netmask, gw);
 800af6c:	462a      	mov	r2, r5
  netif->state = state;
 800af6e:	6230      	str	r0, [r6, #32]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800af70:	4621      	mov	r1, r4
  netif->input = input;
 800af72:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800af74:	6130      	str	r0, [r6, #16]
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800af76:	2000      	movs	r0, #0
 800af78:	e9c6 0001 	strd	r0, r0, [r6, #4]
  ip_addr_set_zero_ip4(&netif->gw);
 800af7c:	60f0      	str	r0, [r6, #12]
  netif->mtu = 0;
 800af7e:	84b0      	strh	r0, [r6, #36]	@ 0x24
  netif->flags = 0;
 800af80:	f886 002d 	strb.w	r0, [r6, #45]	@ 0x2d
  netif->link_callback = NULL;
 800af84:	61f0      	str	r0, [r6, #28]
  netif->num = netif_num;
 800af86:	f89b 0000 	ldrb.w	r0, [fp]
 800af8a:	f886 0030 	strb.w	r0, [r6, #48]	@ 0x30
  netif->output = netif_null_output_ip4;
 800af8e:	4839      	ldr	r0, [pc, #228]	@ (800b074 <netif_add+0x13c>)
 800af90:	6170      	str	r0, [r6, #20]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800af92:	4630      	mov	r0, r6
 800af94:	f7ff ff7c 	bl	800ae90 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800af98:	4630      	mov	r0, r6
 800af9a:	47c0      	blx	r8
 800af9c:	2800      	cmp	r0, #0
 800af9e:	d15e      	bne.n	800b05e <netif_add+0x126>
      if (netif->num == 255) {
 800afa0:	f896 3030 	ldrb.w	r3, [r6, #48]	@ 0x30
 800afa4:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 800b094 <netif_add+0x15c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800afa8:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 800b084 <netif_add+0x14c>
 800afac:	f8df a0e8 	ldr.w	sl, [pc, #232]	@ 800b098 <netif_add+0x160>
 800afb0:	4f31      	ldr	r7, [pc, #196]	@ (800b078 <netif_add+0x140>)
      if (netif->num == 255) {
 800afb2:	2bff      	cmp	r3, #255	@ 0xff
 800afb4:	d102      	bne.n	800afbc <netif_add+0x84>
        netif->num = 0;
 800afb6:	2300      	movs	r3, #0
 800afb8:	f886 3030 	strb.w	r3, [r6, #48]	@ 0x30
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800afbc:	f8d9 4000 	ldr.w	r4, [r9]
 800afc0:	2c00      	cmp	r4, #0
 800afc2:	d042      	beq.n	800b04a <netif_add+0x112>
      num_netifs = 0;
 800afc4:	2500      	movs	r5, #0
 800afc6:	e007      	b.n	800afd8 <netif_add+0xa0>
        if (netif2->num == netif->num) {
 800afc8:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800afcc:	f896 2030 	ldrb.w	r2, [r6, #48]	@ 0x30
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d014      	beq.n	800affe <netif_add+0xc6>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800afd4:	6824      	ldr	r4, [r4, #0]
 800afd6:	b1fc      	cbz	r4, 800b018 <netif_add+0xe0>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800afd8:	42a6      	cmp	r6, r4
        num_netifs++;
 800afda:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 800afde:	d013      	beq.n	800b008 <netif_add+0xd0>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800afe0:	2dff      	cmp	r5, #255	@ 0xff
 800afe2:	ddf1      	ble.n	800afc8 <netif_add+0x90>
 800afe4:	4643      	mov	r3, r8
 800afe6:	f240 128d 	movw	r2, #397	@ 0x18d
 800afea:	4924      	ldr	r1, [pc, #144]	@ (800b07c <netif_add+0x144>)
 800afec:	4638      	mov	r0, r7
 800afee:	f006 fff5 	bl	8011fdc <iprintf>
        if (netif2->num == netif->num) {
 800aff2:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800aff6:	f896 2030 	ldrb.w	r2, [r6, #48]	@ 0x30
 800affa:	4293      	cmp	r3, r2
 800affc:	d1ea      	bne.n	800afd4 <netif_add+0x9c>
          netif->num++;
 800affe:	3301      	adds	r3, #1
 800b000:	b2db      	uxtb	r3, r3
 800b002:	f886 3030 	strb.w	r3, [r6, #48]	@ 0x30
    } while (netif2 != NULL);
 800b006:	e7d4      	b.n	800afb2 <netif_add+0x7a>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b008:	4643      	mov	r3, r8
 800b00a:	f240 128b 	movw	r2, #395	@ 0x18b
 800b00e:	4651      	mov	r1, sl
 800b010:	4638      	mov	r0, r7
 800b012:	f006 ffe3 	bl	8011fdc <iprintf>
 800b016:	e7e3      	b.n	800afe0 <netif_add+0xa8>
  netif->next = netif_list;
 800b018:	f8d9 4000 	ldr.w	r4, [r9]
  if (netif->num == 254) {
 800b01c:	2afe      	cmp	r2, #254	@ 0xfe
 800b01e:	d012      	beq.n	800b046 <netif_add+0x10e>
    netif_num = (u8_t)(netif->num + 1);
 800b020:	1c53      	adds	r3, r2, #1
 800b022:	b2db      	uxtb	r3, r3
  return netif;
 800b024:	4630      	mov	r0, r6
  netif->next = netif_list;
 800b026:	6034      	str	r4, [r6, #0]
 800b028:	f88b 3000 	strb.w	r3, [fp]
  netif_list = netif;
 800b02c:	f8c9 6000 	str.w	r6, [r9]
}
 800b030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b034:	4d12      	ldr	r5, [pc, #72]	@ (800b080 <netif_add+0x148>)
  if (gw == NULL) {
 800b036:	2f00      	cmp	r7, #0
 800b038:	d194      	bne.n	800af64 <netif_add+0x2c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b03a:	4f11      	ldr	r7, [pc, #68]	@ (800b080 <netif_add+0x148>)
 800b03c:	e792      	b.n	800af64 <netif_add+0x2c>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b03e:	4c10      	ldr	r4, [pc, #64]	@ (800b080 <netif_add+0x148>)
  if (netmask == NULL) {
 800b040:	2d00      	cmp	r5, #0
 800b042:	d18d      	bne.n	800af60 <netif_add+0x28>
 800b044:	e7f6      	b.n	800b034 <netif_add+0xfc>
    netif_num = 0;
 800b046:	2300      	movs	r3, #0
 800b048:	e7ec      	b.n	800b024 <netif_add+0xec>
  if (netif->num == 254) {
 800b04a:	f896 2030 	ldrb.w	r2, [r6, #48]	@ 0x30
 800b04e:	e7e5      	b.n	800b01c <netif_add+0xe4>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b050:	4b0c      	ldr	r3, [pc, #48]	@ (800b084 <netif_add+0x14c>)
 800b052:	f240 1227 	movw	r2, #295	@ 0x127
 800b056:	490c      	ldr	r1, [pc, #48]	@ (800b088 <netif_add+0x150>)
 800b058:	4807      	ldr	r0, [pc, #28]	@ (800b078 <netif_add+0x140>)
 800b05a:	f006 ffbf 	bl	8011fdc <iprintf>
 800b05e:	2000      	movs	r0, #0
 800b060:	e7e6      	b.n	800b030 <netif_add+0xf8>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b062:	4b08      	ldr	r3, [pc, #32]	@ (800b084 <netif_add+0x14c>)
 800b064:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b068:	4908      	ldr	r1, [pc, #32]	@ (800b08c <netif_add+0x154>)
 800b06a:	4803      	ldr	r0, [pc, #12]	@ (800b078 <netif_add+0x140>)
 800b06c:	f006 ffb6 	bl	8011fdc <iprintf>
 800b070:	e7f5      	b.n	800b05e <netif_add+0x126>
 800b072:	bf00      	nop
 800b074:	0800ae41 	.word	0x0800ae41
 800b078:	08012edc 	.word	0x08012edc
 800b07c:	08013ce8 	.word	0x08013ce8
 800b080:	080157b4 	.word	0x080157b4
 800b084:	08013c3c 	.word	0x08013c3c
 800b088:	08013c94 	.word	0x08013c94
 800b08c:	08013cb0 	.word	0x08013cb0
 800b090:	2400b92b 	.word	0x2400b92b
 800b094:	2400b930 	.word	0x2400b930
 800b098:	08013cd4 	.word	0x08013cd4

0800b09c <netif_set_default>:
{
 800b09c:	b510      	push	{r4, lr}
 800b09e:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b0a0:	f7fc fe10 	bl	8007cc4 <sys_check_core_locking>
  netif_default = netif;
 800b0a4:	4b01      	ldr	r3, [pc, #4]	@ (800b0ac <netif_set_default+0x10>)
 800b0a6:	601c      	str	r4, [r3, #0]
}
 800b0a8:	bd10      	pop	{r4, pc}
 800b0aa:	bf00      	nop
 800b0ac:	2400b92c 	.word	0x2400b92c

0800b0b0 <netif_set_up>:
{
 800b0b0:	b510      	push	{r4, lr}
 800b0b2:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b0b4:	f7fc fe06 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b0b8:	b174      	cbz	r4, 800b0d8 <netif_set_up+0x28>
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b0ba:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b0be:	07da      	lsls	r2, r3, #31
 800b0c0:	d500      	bpl.n	800b0c4 <netif_set_up+0x14>
}
 800b0c2:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b0c4:	f043 0301 	orr.w	r3, r3, #1
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	2103      	movs	r1, #3
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b0cc:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 800b0d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b0d4:	f7ff beb8 	b.w	800ae48 <netif_issue_reports>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b0d8:	4b04      	ldr	r3, [pc, #16]	@ (800b0ec <netif_set_up+0x3c>)
 800b0da:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b0de:	4904      	ldr	r1, [pc, #16]	@ (800b0f0 <netif_set_up+0x40>)
 800b0e0:	4804      	ldr	r0, [pc, #16]	@ (800b0f4 <netif_set_up+0x44>)
}
 800b0e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b0e6:	f006 bf79 	b.w	8011fdc <iprintf>
 800b0ea:	bf00      	nop
 800b0ec:	08013c3c 	.word	0x08013c3c
 800b0f0:	08013d18 	.word	0x08013d18
 800b0f4:	08012edc 	.word	0x08012edc

0800b0f8 <netif_set_down>:
{
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b0fc:	f7fc fde2 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b100:	b17c      	cbz	r4, 800b122 <netif_set_down+0x2a>
  if (netif->flags & NETIF_FLAG_UP) {
 800b102:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b106:	07da      	lsls	r2, r3, #31
 800b108:	d505      	bpl.n	800b116 <netif_set_down+0x1e>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b10a:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b10e:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b110:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b114:	d400      	bmi.n	800b118 <netif_set_down+0x20>
}
 800b116:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 800b118:	4620      	mov	r0, r4
}
 800b11a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_cleanup_netif(netif);
 800b11e:	f005 bbdd 	b.w	80108dc <etharp_cleanup_netif>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b122:	4b04      	ldr	r3, [pc, #16]	@ (800b134 <netif_set_down+0x3c>)
 800b124:	f240 329b 	movw	r2, #923	@ 0x39b
 800b128:	4903      	ldr	r1, [pc, #12]	@ (800b138 <netif_set_down+0x40>)
 800b12a:	4804      	ldr	r0, [pc, #16]	@ (800b13c <netif_set_down+0x44>)
}
 800b12c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b130:	f006 bf54 	b.w	8011fdc <iprintf>
 800b134:	08013c3c 	.word	0x08013c3c
 800b138:	08013d34 	.word	0x08013d34
 800b13c:	08012edc 	.word	0x08012edc

0800b140 <netif_set_link_up>:
{
 800b140:	b510      	push	{r4, lr}
 800b142:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b144:	f7fc fdbe 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b148:	b19c      	cbz	r4, 800b172 <netif_set_link_up+0x32>
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b14a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b14e:	075a      	lsls	r2, r3, #29
 800b150:	d500      	bpl.n	800b154 <netif_set_link_up+0x14>
}
 800b152:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b154:	f043 0304 	orr.w	r3, r3, #4
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b158:	2103      	movs	r1, #3
 800b15a:	4620      	mov	r0, r4
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b15c:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b160:	f7ff fe72 	bl	800ae48 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 800b164:	69e3      	ldr	r3, [r4, #28]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d0f3      	beq.n	800b152 <netif_set_link_up+0x12>
 800b16a:	4620      	mov	r0, r4
}
 800b16c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800b170:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b172:	4b04      	ldr	r3, [pc, #16]	@ (800b184 <netif_set_link_up+0x44>)
 800b174:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800b178:	4903      	ldr	r1, [pc, #12]	@ (800b188 <netif_set_link_up+0x48>)
 800b17a:	4804      	ldr	r0, [pc, #16]	@ (800b18c <netif_set_link_up+0x4c>)
}
 800b17c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b180:	f006 bf2c 	b.w	8011fdc <iprintf>
 800b184:	08013c3c 	.word	0x08013c3c
 800b188:	08013d54 	.word	0x08013d54
 800b18c:	08012edc 	.word	0x08012edc

0800b190 <netif_set_link_down>:
{
 800b190:	b510      	push	{r4, lr}
 800b192:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800b194:	f7fc fd96 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b198:	b174      	cbz	r4, 800b1b8 <netif_set_link_down+0x28>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b19a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 800b19e:	075a      	lsls	r2, r3, #29
 800b1a0:	d509      	bpl.n	800b1b6 <netif_set_link_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b1a2:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 800b1a6:	69e2      	ldr	r2, [r4, #28]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b1a8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b1ac:	b11a      	cbz	r2, 800b1b6 <netif_set_link_down+0x26>
 800b1ae:	4620      	mov	r0, r4
}
 800b1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800b1b4:	4710      	bx	r2
}
 800b1b6:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b1b8:	4b04      	ldr	r3, [pc, #16]	@ (800b1cc <netif_set_link_down+0x3c>)
 800b1ba:	f240 4206 	movw	r2, #1030	@ 0x406
 800b1be:	4904      	ldr	r1, [pc, #16]	@ (800b1d0 <netif_set_link_down+0x40>)
 800b1c0:	4804      	ldr	r0, [pc, #16]	@ (800b1d4 <netif_set_link_down+0x44>)
}
 800b1c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b1c6:	f006 bf09 	b.w	8011fdc <iprintf>
 800b1ca:	bf00      	nop
 800b1cc:	08013c3c 	.word	0x08013c3c
 800b1d0:	08013d78 	.word	0x08013d78
 800b1d4:	08012edc 	.word	0x08012edc

0800b1d8 <netif_set_link_callback>:
{
 800b1d8:	b538      	push	{r3, r4, r5, lr}
 800b1da:	4604      	mov	r4, r0
 800b1dc:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b1de:	f7fc fd71 	bl	8007cc4 <sys_check_core_locking>
  if (netif) {
 800b1e2:	b104      	cbz	r4, 800b1e6 <netif_set_link_callback+0xe>
    netif->link_callback = link_callback;
 800b1e4:	61e5      	str	r5, [r4, #28]
}
 800b1e6:	bd38      	pop	{r3, r4, r5, pc}

0800b1e8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b1e8:	b510      	push	{r4, lr}
 800b1ea:	4604      	mov	r4, r0
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 800b1ec:	f7fc fd6a 	bl	8007cc4 <sys_check_core_locking>

  if (idx != NETIF_NO_INDEX) {
 800b1f0:	b164      	cbz	r4, 800b20c <netif_get_by_index+0x24>
    NETIF_FOREACH(netif) {
 800b1f2:	4b07      	ldr	r3, [pc, #28]	@ (800b210 <netif_get_by_index+0x28>)
 800b1f4:	6818      	ldr	r0, [r3, #0]
 800b1f6:	b910      	cbnz	r0, 800b1fe <netif_get_by_index+0x16>
 800b1f8:	e007      	b.n	800b20a <netif_get_by_index+0x22>
 800b1fa:	6800      	ldr	r0, [r0, #0]
 800b1fc:	b128      	cbz	r0, 800b20a <netif_get_by_index+0x22>
      if (idx == netif_get_index(netif)) {
 800b1fe:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800b202:	3301      	adds	r3, #1
 800b204:	b2db      	uxtb	r3, r3
 800b206:	42a3      	cmp	r3, r4
 800b208:	d1f7      	bne.n	800b1fa <netif_get_by_index+0x12>
      }
    }
  }

  return NULL;
}
 800b20a:	bd10      	pop	{r4, pc}
  return NULL;
 800b20c:	4620      	mov	r0, r4
}
 800b20e:	bd10      	pop	{r4, pc}
 800b210:	2400b930 	.word	0x2400b930

0800b214 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800b214:	b508      	push	{r3, lr}
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b216:	f006 fdcf 	bl	8011db8 <sys_arch_protect>
 800b21a:	4b09      	ldr	r3, [pc, #36]	@ (800b240 <pbuf_free_ooseq_callback+0x2c>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	701a      	strb	r2, [r3, #0]
 800b220:	f006 fdd6 	bl	8011dd0 <sys_arch_unprotect>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b224:	4b07      	ldr	r3, [pc, #28]	@ (800b244 <pbuf_free_ooseq_callback+0x30>)
 800b226:	6818      	ldr	r0, [r3, #0]
 800b228:	b910      	cbnz	r0, 800b230 <pbuf_free_ooseq_callback+0x1c>
 800b22a:	e008      	b.n	800b23e <pbuf_free_ooseq_callback+0x2a>
 800b22c:	68c0      	ldr	r0, [r0, #12]
 800b22e:	b130      	cbz	r0, 800b23e <pbuf_free_ooseq_callback+0x2a>
    if (pcb->ooseq != NULL) {
 800b230:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800b232:	2b00      	cmp	r3, #0
 800b234:	d0fa      	beq.n	800b22c <pbuf_free_ooseq_callback+0x18>
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 800b236:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      tcp_free_ooseq(pcb);
 800b23a:	f001 bf23 	b.w	800d084 <tcp_free_ooseq>
}
 800b23e:	bd08      	pop	{r3, pc}
 800b240:	2400b934 	.word	0x2400b934
 800b244:	2400b93c 	.word	0x2400b93c

0800b248 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b248:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b24a:	f022 0340 	bic.w	r3, r2, #64	@ 0x40
 800b24e:	2500      	movs	r5, #0
{
 800b250:	4614      	mov	r4, r2
 800b252:	4606      	mov	r6, r0
 800b254:	f361 050f 	bfi	r5, r1, #0, #16
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b258:	2b01      	cmp	r3, #1
 800b25a:	f361 451f 	bfi	r5, r1, #16, #16
 800b25e:	d10c      	bne.n	800b27a <pbuf_alloc_reference+0x32>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b260:	200b      	movs	r0, #11
 800b262:	f7ff fd79 	bl	800ad58 <memp_malloc>
  if (p == NULL) {
 800b266:	b138      	cbz	r0, 800b278 <pbuf_alloc_reference+0x30>
  p->next = NULL;
 800b268:	2300      	movs	r3, #0
  p->ref = 1;
 800b26a:	2201      	movs	r2, #1
  p->payload = payload;
 800b26c:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 800b26e:	6085      	str	r5, [r0, #8]
  p->next = NULL;
 800b270:	6003      	str	r3, [r0, #0]
  p->type_internal = (u8_t)type;
 800b272:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 800b274:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 800b276:	81c2      	strh	r2, [r0, #14]
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
  return p;
}
 800b278:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b27a:	4b04      	ldr	r3, [pc, #16]	@ (800b28c <pbuf_alloc_reference+0x44>)
 800b27c:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800b280:	4903      	ldr	r1, [pc, #12]	@ (800b290 <pbuf_alloc_reference+0x48>)
 800b282:	4804      	ldr	r0, [pc, #16]	@ (800b294 <pbuf_alloc_reference+0x4c>)
 800b284:	f006 feaa 	bl	8011fdc <iprintf>
 800b288:	e7ea      	b.n	800b260 <pbuf_alloc_reference+0x18>
 800b28a:	bf00      	nop
 800b28c:	08013d9c 	.word	0x08013d9c
 800b290:	08013dcc 	.word	0x08013dcc
 800b294:	08012edc 	.word	0x08012edc

0800b298 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b298:	b430      	push	{r4, r5}
  u16_t offset = (u16_t)l;
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b29a:	3003      	adds	r0, #3
 800b29c:	2400      	movs	r4, #0
{
 800b29e:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 800b2a2:	f361 040f 	bfi	r4, r1, #0, #16
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b2a6:	f020 0003 	bic.w	r0, r0, #3
{
 800b2aa:	9d02      	ldr	r5, [sp, #8]
 800b2ac:	f361 441f 	bfi	r4, r1, #16, #16
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b2b0:	4401      	add	r1, r0
 800b2b2:	4561      	cmp	r1, ip
 800b2b4:	d80d      	bhi.n	800b2d2 <pbuf_alloced_custom+0x3a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
  }

  if (payload_mem != NULL) {
 800b2b6:	b105      	cbz	r5, 800b2ba <pbuf_alloced_custom+0x22>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b2b8:	4405      	add	r5, r0
  } else {
    payload = NULL;
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b2ba:	4618      	mov	r0, r3
  p->next = NULL;
 800b2bc:	2300      	movs	r3, #0
  p->flags = flags;
 800b2be:	2102      	movs	r1, #2
  p->next = NULL;
 800b2c0:	6003      	str	r3, [r0, #0]
  p->ref = 1;
 800b2c2:	2301      	movs	r3, #1
  p->payload = payload;
 800b2c4:	6045      	str	r5, [r0, #4]
  p->tot_len = tot_len;
 800b2c6:	6084      	str	r4, [r0, #8]
  p->type_internal = (u8_t)type;
 800b2c8:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 800b2ca:	7341      	strb	r1, [r0, #13]
  p->ref = 1;
 800b2cc:	81c3      	strh	r3, [r0, #14]
  return &p->pbuf;
}
 800b2ce:	bc30      	pop	{r4, r5}
 800b2d0:	4770      	bx	lr
    return NULL;
 800b2d2:	2000      	movs	r0, #0
}
 800b2d4:	bc30      	pop	{r4, r5}
 800b2d6:	4770      	bx	lr

0800b2d8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800b2d8:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b2da:	b1f0      	cbz	r0, 800b31a <pbuf_add_header+0x42>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800b2dc:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800b2e0:	d20b      	bcs.n	800b2fa <pbuf_add_header+0x22>
  if (header_size_increment == 0) {
 800b2e2:	b1c1      	cbz	r1, 800b316 <pbuf_add_header+0x3e>
  increment_magnitude = (u16_t)header_size_increment;
 800b2e4:	b28a      	uxth	r2, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b2e6:	8903      	ldrh	r3, [r0, #8]
 800b2e8:	4413      	add	r3, r2
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	429a      	cmp	r2, r3
 800b2ee:	d804      	bhi.n	800b2fa <pbuf_add_header+0x22>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b2f0:	f990 c00c 	ldrsb.w	ip, [r0, #12]
 800b2f4:	f1bc 0f00 	cmp.w	ip, #0
 800b2f8:	db01      	blt.n	800b2fe <pbuf_add_header+0x26>
    return 1;
 800b2fa:	2001      	movs	r0, #1
  return pbuf_add_header_impl(p, header_size_increment, 0);
}
 800b2fc:	bd10      	pop	{r4, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 800b2fe:	6844      	ldr	r4, [r0, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b300:	f100 0c10 	add.w	ip, r0, #16
    payload = (u8_t *)p->payload - header_size_increment;
 800b304:	1a61      	subs	r1, r4, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b306:	4561      	cmp	r1, ip
 800b308:	d3f7      	bcc.n	800b2fa <pbuf_add_header+0x22>
  p->len = (u16_t)(p->len + increment_magnitude);
 800b30a:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
  p->payload = payload;
 800b30e:	6041      	str	r1, [r0, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b310:	4462      	add	r2, ip
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b312:	8103      	strh	r3, [r0, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b314:	8142      	strh	r2, [r0, #10]
    return 0;
 800b316:	2000      	movs	r0, #0
}
 800b318:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b31a:	4b04      	ldr	r3, [pc, #16]	@ (800b32c <pbuf_add_header+0x54>)
 800b31c:	f240 12df 	movw	r2, #479	@ 0x1df
 800b320:	4903      	ldr	r1, [pc, #12]	@ (800b330 <pbuf_add_header+0x58>)
 800b322:	4804      	ldr	r0, [pc, #16]	@ (800b334 <pbuf_add_header+0x5c>)
 800b324:	f006 fe5a 	bl	8011fdc <iprintf>
    return 1;
 800b328:	2001      	movs	r0, #1
 800b32a:	e7e7      	b.n	800b2fc <pbuf_add_header+0x24>
 800b32c:	08013d9c 	.word	0x08013d9c
 800b330:	08012fcc 	.word	0x08012fcc
 800b334:	08012edc 	.word	0x08012edc

0800b338 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800b338:	b510      	push	{r4, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b33a:	b188      	cbz	r0, 800b360 <pbuf_remove_header+0x28>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800b33c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800b340:	d215      	bcs.n	800b36e <pbuf_remove_header+0x36>
    return 1;
  }
  if (header_size_decrement == 0) {
 800b342:	b159      	cbz	r1, 800b35c <pbuf_remove_header+0x24>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800b344:	b28a      	uxth	r2, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b346:	8943      	ldrh	r3, [r0, #10]
 800b348:	4293      	cmp	r3, r2
 800b34a:	d312      	bcc.n	800b372 <pbuf_remove_header+0x3a>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b34c:	6844      	ldr	r4, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800b34e:	1a9b      	subs	r3, r3, r2
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b350:	440c      	add	r4, r1
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b352:	8901      	ldrh	r1, [r0, #8]
  p->len = (u16_t)(p->len - increment_magnitude);
 800b354:	8143      	strh	r3, [r0, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b356:	1a8b      	subs	r3, r1, r2
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b358:	6044      	str	r4, [r0, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b35a:	8103      	strh	r3, [r0, #8]
    return 0;
 800b35c:	2000      	movs	r0, #0

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
}
 800b35e:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b360:	4b08      	ldr	r3, [pc, #32]	@ (800b384 <pbuf_remove_header+0x4c>)
 800b362:	f240 224b 	movw	r2, #587	@ 0x24b
 800b366:	4908      	ldr	r1, [pc, #32]	@ (800b388 <pbuf_remove_header+0x50>)
 800b368:	4808      	ldr	r0, [pc, #32]	@ (800b38c <pbuf_remove_header+0x54>)
 800b36a:	f006 fe37 	bl	8011fdc <iprintf>
    return 1;
 800b36e:	2001      	movs	r0, #1
}
 800b370:	bd10      	pop	{r4, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b372:	4b04      	ldr	r3, [pc, #16]	@ (800b384 <pbuf_remove_header+0x4c>)
 800b374:	f240 2255 	movw	r2, #597	@ 0x255
 800b378:	4905      	ldr	r1, [pc, #20]	@ (800b390 <pbuf_remove_header+0x58>)
 800b37a:	4804      	ldr	r0, [pc, #16]	@ (800b38c <pbuf_remove_header+0x54>)
 800b37c:	f006 fe2e 	bl	8011fdc <iprintf>
 800b380:	e7f5      	b.n	800b36e <pbuf_remove_header+0x36>
 800b382:	bf00      	nop
 800b384:	08013d9c 	.word	0x08013d9c
 800b388:	08012fcc 	.word	0x08012fcc
 800b38c:	08012edc 	.word	0x08012edc
 800b390:	08013de0 	.word	0x08013de0

0800b394 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 800b394:	2900      	cmp	r1, #0
 800b396:	db19      	blt.n	800b3cc <pbuf_header_force+0x38>
  LWIP_ASSERT("p != NULL", p != NULL);
 800b398:	4603      	mov	r3, r0
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800b39a:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b39c:	b1c8      	cbz	r0, 800b3d2 <pbuf_header_force+0x3e>
  if (header_size_increment == 0) {
 800b39e:	b199      	cbz	r1, 800b3c8 <pbuf_header_force+0x34>
  increment_magnitude = (u16_t)header_size_increment;
 800b3a0:	b288      	uxth	r0, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b3a2:	891a      	ldrh	r2, [r3, #8]
 800b3a4:	4402      	add	r2, r0
 800b3a6:	b292      	uxth	r2, r2
 800b3a8:	4290      	cmp	r0, r2
 800b3aa:	d819      	bhi.n	800b3e0 <pbuf_header_force+0x4c>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b3ac:	f993 c00c 	ldrsb.w	ip, [r3, #12]
    payload = (u8_t *)p->payload - header_size_increment;
 800b3b0:	685c      	ldr	r4, [r3, #4]
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b3b2:	f1bc 0f00 	cmp.w	ip, #0
    payload = (u8_t *)p->payload - header_size_increment;
 800b3b6:	eba4 0101 	sub.w	r1, r4, r1
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b3ba:	db13      	blt.n	800b3e4 <pbuf_header_force+0x50>
  p->len = (u16_t)(p->len + increment_magnitude);
 800b3bc:	f8b3 c00a 	ldrh.w	ip, [r3, #10]
  p->payload = payload;
 800b3c0:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b3c2:	4460      	add	r0, ip
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b3c4:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b3c6:	8158      	strh	r0, [r3, #10]
    return 0;
 800b3c8:	2000      	movs	r0, #0
  return pbuf_header_impl(p, header_size_increment, 1);
}
 800b3ca:	bd10      	pop	{r4, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800b3cc:	4249      	negs	r1, r1
 800b3ce:	f7ff bfb3 	b.w	800b338 <pbuf_remove_header>
  LWIP_ASSERT("p != NULL", p != NULL);
 800b3d2:	4b07      	ldr	r3, [pc, #28]	@ (800b3f0 <pbuf_header_force+0x5c>)
 800b3d4:	f240 12df 	movw	r2, #479	@ 0x1df
 800b3d8:	4906      	ldr	r1, [pc, #24]	@ (800b3f4 <pbuf_header_force+0x60>)
 800b3da:	4807      	ldr	r0, [pc, #28]	@ (800b3f8 <pbuf_header_force+0x64>)
 800b3dc:	f006 fdfe 	bl	8011fdc <iprintf>
    return 1;
 800b3e0:	2001      	movs	r0, #1
}
 800b3e2:	bd10      	pop	{r4, pc}
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b3e4:	f103 0c10 	add.w	ip, r3, #16
 800b3e8:	4561      	cmp	r1, ip
 800b3ea:	d2e7      	bcs.n	800b3bc <pbuf_header_force+0x28>
 800b3ec:	e7f8      	b.n	800b3e0 <pbuf_header_force+0x4c>
 800b3ee:	bf00      	nop
 800b3f0:	08013d9c 	.word	0x08013d9c
 800b3f4:	08012fcc 	.word	0x08012fcc
 800b3f8:	08012edc 	.word	0x08012edc

0800b3fc <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800b3fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800b400:	4605      	mov	r5, r0
 800b402:	2800      	cmp	r0, #0
 800b404:	d055      	beq.n	800b4b2 <pbuf_free+0xb6>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800b406:	2600      	movs	r6, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b408:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 800b4cc <pbuf_free+0xd0>
 800b40c:	f8df 90c8 	ldr.w	r9, [pc, #200]	@ 800b4d8 <pbuf_free+0xdc>
 800b410:	4f2c      	ldr	r7, [pc, #176]	@ (800b4c4 <pbuf_free+0xc8>)
 800b412:	e008      	b.n	800b426 <pbuf_free+0x2a>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800b414:	692b      	ldr	r3, [r5, #16]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d03d      	beq.n	800b496 <pbuf_free+0x9a>
        pc->custom_free_function(p);
 800b41a:	4628      	mov	r0, r5
 800b41c:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 800b41e:	3601      	adds	r6, #1
 800b420:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800b422:	b1fc      	cbz	r4, 800b464 <pbuf_free+0x68>
      /* proceed to next pbuf */
      p = q;
 800b424:	4625      	mov	r5, r4
    SYS_ARCH_PROTECT(old_level);
 800b426:	f006 fcc7 	bl	8011db8 <sys_arch_protect>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b42a:	7bab      	ldrb	r3, [r5, #14]
    SYS_ARCH_PROTECT(old_level);
 800b42c:	4604      	mov	r4, r0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b42e:	b1e3      	cbz	r3, 800b46a <pbuf_free+0x6e>
    ref = --(p->ref);
 800b430:	3b01      	subs	r3, #1
    SYS_ARCH_UNPROTECT(old_level);
 800b432:	4620      	mov	r0, r4
    ref = --(p->ref);
 800b434:	b2dc      	uxtb	r4, r3
 800b436:	73ac      	strb	r4, [r5, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800b438:	f006 fcca 	bl	8011dd0 <sys_arch_unprotect>
    if (ref == 0) {
 800b43c:	b994      	cbnz	r4, 800b464 <pbuf_free+0x68>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b43e:	7b6a      	ldrb	r2, [r5, #13]
      q = p->next;
 800b440:	682c      	ldr	r4, [r5, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b442:	0792      	lsls	r2, r2, #30
      alloc_src = pbuf_get_allocsrc(p);
 800b444:	7b2b      	ldrb	r3, [r5, #12]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b446:	d4e5      	bmi.n	800b414 <pbuf_free+0x18>
      alloc_src = pbuf_get_allocsrc(p);
 800b448:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800b44c:	2b02      	cmp	r3, #2
 800b44e:	d01d      	beq.n	800b48c <pbuf_free+0x90>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800b450:	2b01      	cmp	r3, #1
 800b452:	d029      	beq.n	800b4a8 <pbuf_free+0xac>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800b454:	b993      	cbnz	r3, 800b47c <pbuf_free+0x80>
      count++;
 800b456:	3601      	adds	r6, #1
          mem_free(p);
 800b458:	4628      	mov	r0, r5
 800b45a:	f7ff f9b9 	bl	800a7d0 <mem_free>
      count++;
 800b45e:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800b460:	2c00      	cmp	r4, #0
 800b462:	d1df      	bne.n	800b424 <pbuf_free+0x28>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800b464:	4630      	mov	r0, r6
 800b466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b46a:	4643      	mov	r3, r8
 800b46c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800b470:	4649      	mov	r1, r9
 800b472:	4638      	mov	r0, r7
 800b474:	f006 fdb2 	bl	8011fdc <iprintf>
    ref = --(p->ref);
 800b478:	7bab      	ldrb	r3, [r5, #14]
 800b47a:	e7d9      	b.n	800b430 <pbuf_free+0x34>
          LWIP_ASSERT("invalid pbuf type", 0);
 800b47c:	4643      	mov	r3, r8
 800b47e:	f240 320f 	movw	r2, #783	@ 0x30f
 800b482:	4911      	ldr	r1, [pc, #68]	@ (800b4c8 <pbuf_free+0xcc>)
 800b484:	4638      	mov	r0, r7
 800b486:	f006 fda9 	bl	8011fdc <iprintf>
 800b48a:	e7c8      	b.n	800b41e <pbuf_free+0x22>
          memp_free(MEMP_PBUF_POOL, p);
 800b48c:	4629      	mov	r1, r5
 800b48e:	200c      	movs	r0, #12
 800b490:	f7ff fca8 	bl	800ade4 <memp_free>
 800b494:	e7c3      	b.n	800b41e <pbuf_free+0x22>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800b496:	4b0d      	ldr	r3, [pc, #52]	@ (800b4cc <pbuf_free+0xd0>)
 800b498:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800b49c:	490c      	ldr	r1, [pc, #48]	@ (800b4d0 <pbuf_free+0xd4>)
 800b49e:	4809      	ldr	r0, [pc, #36]	@ (800b4c4 <pbuf_free+0xc8>)
 800b4a0:	f006 fd9c 	bl	8011fdc <iprintf>
        pc->custom_free_function(p);
 800b4a4:	692b      	ldr	r3, [r5, #16]
 800b4a6:	e7b8      	b.n	800b41a <pbuf_free+0x1e>
          memp_free(MEMP_PBUF, p);
 800b4a8:	4629      	mov	r1, r5
 800b4aa:	200b      	movs	r0, #11
 800b4ac:	f7ff fc9a 	bl	800ade4 <memp_free>
 800b4b0:	e7b5      	b.n	800b41e <pbuf_free+0x22>
    LWIP_ASSERT("p != NULL", p != NULL);
 800b4b2:	4b06      	ldr	r3, [pc, #24]	@ (800b4cc <pbuf_free+0xd0>)
 800b4b4:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800b4b8:	4906      	ldr	r1, [pc, #24]	@ (800b4d4 <pbuf_free+0xd8>)
    return 0;
 800b4ba:	462e      	mov	r6, r5
    LWIP_ASSERT("p != NULL", p != NULL);
 800b4bc:	4801      	ldr	r0, [pc, #4]	@ (800b4c4 <pbuf_free+0xc8>)
 800b4be:	f006 fd8d 	bl	8011fdc <iprintf>
    return 0;
 800b4c2:	e7cf      	b.n	800b464 <pbuf_free+0x68>
 800b4c4:	08012edc 	.word	0x08012edc
 800b4c8:	08013e3c 	.word	0x08013e3c
 800b4cc:	08013d9c 	.word	0x08013d9c
 800b4d0:	08013e18 	.word	0x08013e18
 800b4d4:	08012fcc 	.word	0x08012fcc
 800b4d8:	08013e00 	.word	0x08013e00

0800b4dc <pbuf_alloc>:
  switch (type) {
 800b4dc:	f5b2 7fc1 	cmp.w	r2, #386	@ 0x182
{
 800b4e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b4e4:	460c      	mov	r4, r1
 800b4e6:	b083      	sub	sp, #12
  switch (type) {
 800b4e8:	d03e      	beq.n	800b568 <pbuf_alloc+0x8c>
 800b4ea:	d810      	bhi.n	800b50e <pbuf_alloc+0x32>
 800b4ec:	f022 0340 	bic.w	r3, r2, #64	@ 0x40
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d033      	beq.n	800b55c <pbuf_alloc+0x80>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b4f4:	4b43      	ldr	r3, [pc, #268]	@ (800b604 <pbuf_alloc+0x128>)
 800b4f6:	f240 1227 	movw	r2, #295	@ 0x127
 800b4fa:	4943      	ldr	r1, [pc, #268]	@ (800b608 <pbuf_alloc+0x12c>)
 800b4fc:	4843      	ldr	r0, [pc, #268]	@ (800b60c <pbuf_alloc+0x130>)
 800b4fe:	f006 fd6d 	bl	8011fdc <iprintf>
          return NULL;
 800b502:	f04f 0800 	mov.w	r8, #0
}
 800b506:	4640      	mov	r0, r8
 800b508:	b003      	add	sp, #12
 800b50a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  switch (type) {
 800b50e:	f5b2 7f20 	cmp.w	r2, #640	@ 0x280
 800b512:	d1ef      	bne.n	800b4f4 <pbuf_alloc+0x18>
 800b514:	4605      	mov	r5, r0
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b516:	1ccb      	adds	r3, r1, #3
 800b518:	3003      	adds	r0, #3
 800b51a:	f023 0303 	bic.w	r3, r3, #3
 800b51e:	f020 0003 	bic.w	r0, r0, #3
 800b522:	4418      	add	r0, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b524:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b526:	4298      	cmp	r0, r3
 800b528:	d3eb      	bcc.n	800b502 <pbuf_alloc+0x26>
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b52a:	3010      	adds	r0, #16
 800b52c:	f7ff fae8 	bl	800ab00 <mem_malloc>
      if (p == NULL) {
 800b530:	4680      	mov	r8, r0
 800b532:	2800      	cmp	r0, #0
 800b534:	d0e7      	beq.n	800b506 <pbuf_alloc+0x2a>
  p->next = NULL;
 800b536:	2200      	movs	r2, #0
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b538:	4405      	add	r5, r0
  p->type_internal = (u8_t)type;
 800b53a:	4935      	ldr	r1, [pc, #212]	@ (800b610 <pbuf_alloc+0x134>)
  p->tot_len = tot_len;
 800b53c:	4613      	mov	r3, r2
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b53e:	3513      	adds	r5, #19
  p->type_internal = (u8_t)type;
 800b540:	60c1      	str	r1, [r0, #12]
  p->tot_len = tot_len;
 800b542:	f364 030f 	bfi	r3, r4, #0, #16
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b546:	f025 0503 	bic.w	r5, r5, #3
  p->tot_len = tot_len;
 800b54a:	f364 431f 	bfi	r3, r4, #16, #16
  p->payload = payload;
 800b54e:	e9c0 2500 	strd	r2, r5, [r0]
  p->tot_len = tot_len;
 800b552:	6083      	str	r3, [r0, #8]
}
 800b554:	4640      	mov	r0, r8
 800b556:	b003      	add	sp, #12
 800b558:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 800b55c:	2000      	movs	r0, #0
}
 800b55e:	b003      	add	sp, #12
 800b560:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 800b564:	f7ff be70 	b.w	800b248 <pbuf_alloc_reference>
  switch (type) {
 800b568:	2100      	movs	r1, #0
 800b56a:	4681      	mov	r9, r0
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b56c:	f240 56ec 	movw	r6, #1516	@ 0x5ec
  p->type_internal = (u8_t)type;
 800b570:	4d28      	ldr	r5, [pc, #160]	@ (800b614 <pbuf_alloc+0x138>)
  switch (type) {
 800b572:	4688      	mov	r8, r1
 800b574:	e006      	b.n	800b584 <pbuf_alloc+0xa8>
          last->next = q;
 800b576:	6038      	str	r0, [r7, #0]
        rem_len = (u16_t)(rem_len - qlen);
 800b578:	1ae3      	subs	r3, r4, r3
        offset = 0;
 800b57a:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 800b57e:	b29c      	uxth	r4, r3
      } while (rem_len > 0);
 800b580:	2c00      	cmp	r4, #0
 800b582:	d0c0      	beq.n	800b506 <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b584:	200c      	movs	r0, #12
 800b586:	460f      	mov	r7, r1
 800b588:	f7ff fbe6 	bl	800ad58 <memp_malloc>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b58c:	f109 0203 	add.w	r2, r9, #3
  p->next = NULL;
 800b590:	f04f 0c00 	mov.w	ip, #0
        if (q == NULL) {
 800b594:	4601      	mov	r1, r0
 800b596:	b1b0      	cbz	r0, 800b5c6 <pbuf_alloc+0xea>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b598:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b59c:	eb00 0209 	add.w	r2, r0, r9
  p->tot_len = tot_len;
 800b5a0:	8104      	strh	r4, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b5a2:	1af3      	subs	r3, r6, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b5a4:	3213      	adds	r2, #19
  p->next = NULL;
 800b5a6:	f8c0 c000 	str.w	ip, [r0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b5aa:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b5ac:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 800b5b0:	60c5      	str	r5, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b5b2:	42a3      	cmp	r3, r4
  p->payload = payload;
 800b5b4:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b5b6:	bf28      	it	cs
 800b5b8:	4623      	movcs	r3, r4
  p->len = len;
 800b5ba:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 800b5bc:	f1b8 0f00 	cmp.w	r8, #0
 800b5c0:	d1d9      	bne.n	800b576 <pbuf_alloc+0x9a>
 800b5c2:	4680      	mov	r8, r0
 800b5c4:	e7d8      	b.n	800b578 <pbuf_alloc+0x9c>
  queued = pbuf_free_ooseq_pending;
 800b5c6:	4d14      	ldr	r5, [pc, #80]	@ (800b618 <pbuf_alloc+0x13c>)
 800b5c8:	9001      	str	r0, [sp, #4]
  SYS_ARCH_PROTECT(old_level);
 800b5ca:	f006 fbf5 	bl	8011db8 <sys_arch_protect>
  queued = pbuf_free_ooseq_pending;
 800b5ce:	782c      	ldrb	r4, [r5, #0]
  pbuf_free_ooseq_pending = 1;
 800b5d0:	2301      	movs	r3, #1
  queued = pbuf_free_ooseq_pending;
 800b5d2:	b2e4      	uxtb	r4, r4
  pbuf_free_ooseq_pending = 1;
 800b5d4:	702b      	strb	r3, [r5, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800b5d6:	f006 fbfb 	bl	8011dd0 <sys_arch_unprotect>
  if (!queued) {
 800b5da:	9901      	ldr	r1, [sp, #4]
 800b5dc:	b134      	cbz	r4, 800b5ec <pbuf_alloc+0x110>
          if (p) {
 800b5de:	f1b8 0f00 	cmp.w	r8, #0
 800b5e2:	d08e      	beq.n	800b502 <pbuf_alloc+0x26>
            pbuf_free(p);
 800b5e4:	4640      	mov	r0, r8
 800b5e6:	f7ff ff09 	bl	800b3fc <pbuf_free>
 800b5ea:	e78a      	b.n	800b502 <pbuf_alloc+0x26>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800b5ec:	480b      	ldr	r0, [pc, #44]	@ (800b61c <pbuf_alloc+0x140>)
 800b5ee:	f7fe ffbd 	bl	800a56c <tcpip_try_callback>
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d0f3      	beq.n	800b5de <pbuf_alloc+0x102>
 800b5f6:	f006 fbdf 	bl	8011db8 <sys_arch_protect>
 800b5fa:	9901      	ldr	r1, [sp, #4]
 800b5fc:	7029      	strb	r1, [r5, #0]
 800b5fe:	f006 fbe7 	bl	8011dd0 <sys_arch_unprotect>
 800b602:	e7ec      	b.n	800b5de <pbuf_alloc+0x102>
 800b604:	08013d9c 	.word	0x08013d9c
 800b608:	08013e50 	.word	0x08013e50
 800b60c:	08012edc 	.word	0x08012edc
 800b610:	00010080 	.word	0x00010080
 800b614:	00010082 	.word	0x00010082
 800b618:	2400b934 	.word	0x2400b934
 800b61c:	0800b215 	.word	0x0800b215

0800b620 <pbuf_realloc>:
{
 800b620:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b622:	4604      	mov	r4, r0
{
 800b624:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b626:	2800      	cmp	r0, #0
 800b628:	d03a      	beq.n	800b6a0 <pbuf_realloc+0x80>
  if (new_len >= p->tot_len) {
 800b62a:	8922      	ldrh	r2, [r4, #8]
 800b62c:	42aa      	cmp	r2, r5
 800b62e:	d91f      	bls.n	800b670 <pbuf_realloc+0x50>
  while (rem_len > q->len) {
 800b630:	8963      	ldrh	r3, [r4, #10]
 800b632:	429d      	cmp	r5, r3
 800b634:	d90d      	bls.n	800b652 <pbuf_realloc+0x32>
 800b636:	1aa9      	subs	r1, r5, r2
 800b638:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b63a:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 800b63c:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b63e:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 800b640:	b29d      	uxth	r5, r3
    q = q->next;
 800b642:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b644:	2c00      	cmp	r4, #0
 800b646:	d033      	beq.n	800b6b0 <pbuf_realloc+0x90>
  while (rem_len > q->len) {
 800b648:	8963      	ldrh	r3, [r4, #10]
 800b64a:	42ab      	cmp	r3, r5
 800b64c:	d201      	bcs.n	800b652 <pbuf_realloc+0x32>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b64e:	8922      	ldrh	r2, [r4, #8]
 800b650:	e7f3      	b.n	800b63a <pbuf_realloc+0x1a>
 800b652:	2600      	movs	r6, #0
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b654:	7b22      	ldrb	r2, [r4, #12]
 800b656:	f365 060f 	bfi	r6, r5, #0, #16
 800b65a:	0712      	lsls	r2, r2, #28
 800b65c:	f365 461f 	bfi	r6, r5, #16, #16
 800b660:	d007      	beq.n	800b672 <pbuf_realloc+0x52>
  if (q->next != NULL) {
 800b662:	6820      	ldr	r0, [r4, #0]
  q->tot_len = q->len;
 800b664:	60a6      	str	r6, [r4, #8]
  if (q->next != NULL) {
 800b666:	b108      	cbz	r0, 800b66c <pbuf_realloc+0x4c>
    pbuf_free(q->next);
 800b668:	f7ff fec8 	bl	800b3fc <pbuf_free>
  q->next = NULL;
 800b66c:	2300      	movs	r3, #0
 800b66e:	6023      	str	r3, [r4, #0]
}
 800b670:	bd70      	pop	{r4, r5, r6, pc}
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b672:	42ab      	cmp	r3, r5
 800b674:	d0f5      	beq.n	800b662 <pbuf_realloc+0x42>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b676:	7b63      	ldrb	r3, [r4, #13]
 800b678:	079b      	lsls	r3, r3, #30
 800b67a:	d4f2      	bmi.n	800b662 <pbuf_realloc+0x42>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b67c:	6863      	ldr	r3, [r4, #4]
 800b67e:	4620      	mov	r0, r4
 800b680:	1b1b      	subs	r3, r3, r4
 800b682:	1959      	adds	r1, r3, r5
 800b684:	f7ff f98a 	bl	800a99c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b688:	4604      	mov	r4, r0
 800b68a:	2800      	cmp	r0, #0
 800b68c:	d1e9      	bne.n	800b662 <pbuf_realloc+0x42>
 800b68e:	4b0d      	ldr	r3, [pc, #52]	@ (800b6c4 <pbuf_realloc+0xa4>)
 800b690:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800b694:	490c      	ldr	r1, [pc, #48]	@ (800b6c8 <pbuf_realloc+0xa8>)
 800b696:	480d      	ldr	r0, [pc, #52]	@ (800b6cc <pbuf_realloc+0xac>)
 800b698:	f006 fca0 	bl	8011fdc <iprintf>
  q->len = rem_len;
 800b69c:	8164      	strh	r4, [r4, #10]
 800b69e:	deff      	udf	#255	@ 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b6a0:	4b08      	ldr	r3, [pc, #32]	@ (800b6c4 <pbuf_realloc+0xa4>)
 800b6a2:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800b6a6:	490a      	ldr	r1, [pc, #40]	@ (800b6d0 <pbuf_realloc+0xb0>)
 800b6a8:	4808      	ldr	r0, [pc, #32]	@ (800b6cc <pbuf_realloc+0xac>)
 800b6aa:	f006 fc97 	bl	8011fdc <iprintf>
 800b6ae:	e7bc      	b.n	800b62a <pbuf_realloc+0xa>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b6b0:	4b04      	ldr	r3, [pc, #16]	@ (800b6c4 <pbuf_realloc+0xa4>)
 800b6b2:	f240 12af 	movw	r2, #431	@ 0x1af
 800b6b6:	4907      	ldr	r1, [pc, #28]	@ (800b6d4 <pbuf_realloc+0xb4>)
 800b6b8:	4804      	ldr	r0, [pc, #16]	@ (800b6cc <pbuf_realloc+0xac>)
 800b6ba:	f006 fc8f 	bl	8011fdc <iprintf>
  while (rem_len > q->len) {
 800b6be:	8963      	ldrh	r3, [r4, #10]
 800b6c0:	deff      	udf	#255	@ 0xff
 800b6c2:	bf00      	nop
 800b6c4:	08013d9c 	.word	0x08013d9c
 800b6c8:	08013e9c 	.word	0x08013e9c
 800b6cc:	08012edc 	.word	0x08012edc
 800b6d0:	08013e6c 	.word	0x08013e6c
 800b6d4:	08013e84 	.word	0x08013e84

0800b6d8 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 800b6d8:	4603      	mov	r3, r0
 800b6da:	b130      	cbz	r0, 800b6ea <pbuf_clen+0x12>
  len = 0;
 800b6dc:	2000      	movs	r0, #0
    ++len;
 800b6de:	3001      	adds	r0, #1
    p = p->next;
 800b6e0:	681b      	ldr	r3, [r3, #0]
    ++len;
 800b6e2:	b280      	uxth	r0, r0
  while (p != NULL) {
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d1fa      	bne.n	800b6de <pbuf_clen+0x6>
 800b6e8:	4770      	bx	lr
  }
  return len;
}
 800b6ea:	4770      	bx	lr

0800b6ec <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 800b6ec:	b158      	cbz	r0, 800b706 <pbuf_ref+0x1a>
{
 800b6ee:	b510      	push	{r4, lr}
 800b6f0:	4604      	mov	r4, r0
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800b6f2:	f006 fb61 	bl	8011db8 <sys_arch_protect>
 800b6f6:	7ba3      	ldrb	r3, [r4, #14]
 800b6f8:	3301      	adds	r3, #1
 800b6fa:	73a3      	strb	r3, [r4, #14]
 800b6fc:	f006 fb68 	bl	8011dd0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b700:	7ba3      	ldrb	r3, [r4, #14]
 800b702:	b10b      	cbz	r3, 800b708 <pbuf_ref+0x1c>
  }
}
 800b704:	bd10      	pop	{r4, pc}
 800b706:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b708:	4b04      	ldr	r3, [pc, #16]	@ (800b71c <pbuf_ref+0x30>)
 800b70a:	f240 3242 	movw	r2, #834	@ 0x342
 800b70e:	4904      	ldr	r1, [pc, #16]	@ (800b720 <pbuf_ref+0x34>)
 800b710:	4804      	ldr	r0, [pc, #16]	@ (800b724 <pbuf_ref+0x38>)
}
 800b712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b716:	f006 bc61 	b.w	8011fdc <iprintf>
 800b71a:	bf00      	nop
 800b71c:	08013d9c 	.word	0x08013d9c
 800b720:	08013eb8 	.word	0x08013eb8
 800b724:	08012edc 	.word	0x08012edc

0800b728 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800b728:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b72a:	2800      	cmp	r0, #0
 800b72c:	d02d      	beq.n	800b78a <pbuf_cat+0x62>
 800b72e:	460d      	mov	r5, r1
 800b730:	2900      	cmp	r1, #0
 800b732:	d02a      	beq.n	800b78a <pbuf_cat+0x62>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800b734:	6803      	ldr	r3, [r0, #0]
 800b736:	4604      	mov	r4, r0
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b738:	8902      	ldrh	r2, [r0, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800b73a:	b18b      	cbz	r3, 800b760 <pbuf_cat+0x38>
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b73c:	8922      	ldrh	r2, [r4, #8]
 800b73e:	8928      	ldrh	r0, [r5, #8]
 800b740:	4402      	add	r2, r0
 800b742:	8122      	strh	r2, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800b744:	461c      	mov	r4, r3
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d1f7      	bne.n	800b73c <pbuf_cat+0x14>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b74c:	8922      	ldrh	r2, [r4, #8]
 800b74e:	8963      	ldrh	r3, [r4, #10]
 800b750:	429a      	cmp	r2, r3
 800b752:	d108      	bne.n	800b766 <pbuf_cat+0x3e>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b754:	8922      	ldrh	r2, [r4, #8]
 800b756:	892b      	ldrh	r3, [r5, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800b758:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b75a:	441a      	add	r2, r3
 800b75c:	8122      	strh	r2, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800b75e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b760:	8943      	ldrh	r3, [r0, #10]
 800b762:	4293      	cmp	r3, r2
 800b764:	d0f7      	beq.n	800b756 <pbuf_cat+0x2e>
 800b766:	4b0d      	ldr	r3, [pc, #52]	@ (800b79c <pbuf_cat+0x74>)
 800b768:	f240 3262 	movw	r2, #866	@ 0x362
 800b76c:	490c      	ldr	r1, [pc, #48]	@ (800b7a0 <pbuf_cat+0x78>)
 800b76e:	480d      	ldr	r0, [pc, #52]	@ (800b7a4 <pbuf_cat+0x7c>)
 800b770:	f006 fc34 	bl	8011fdc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800b774:	6823      	ldr	r3, [r4, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d0ec      	beq.n	800b754 <pbuf_cat+0x2c>
 800b77a:	4b08      	ldr	r3, [pc, #32]	@ (800b79c <pbuf_cat+0x74>)
 800b77c:	f240 3263 	movw	r2, #867	@ 0x363
 800b780:	4909      	ldr	r1, [pc, #36]	@ (800b7a8 <pbuf_cat+0x80>)
 800b782:	4808      	ldr	r0, [pc, #32]	@ (800b7a4 <pbuf_cat+0x7c>)
 800b784:	f006 fc2a 	bl	8011fdc <iprintf>
 800b788:	e7e4      	b.n	800b754 <pbuf_cat+0x2c>
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b78a:	4b04      	ldr	r3, [pc, #16]	@ (800b79c <pbuf_cat+0x74>)
 800b78c:	f240 3259 	movw	r2, #857	@ 0x359
 800b790:	4906      	ldr	r1, [pc, #24]	@ (800b7ac <pbuf_cat+0x84>)
 800b792:	4804      	ldr	r0, [pc, #16]	@ (800b7a4 <pbuf_cat+0x7c>)
}
 800b794:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b798:	f006 bc20 	b.w	8011fdc <iprintf>
 800b79c:	08013d9c 	.word	0x08013d9c
 800b7a0:	08013f04 	.word	0x08013f04
 800b7a4:	08012edc 	.word	0x08012edc
 800b7a8:	08013f34 	.word	0x08013f34
 800b7ac:	08013ecc 	.word	0x08013ecc

0800b7b0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800b7b0:	b510      	push	{r4, lr}
 800b7b2:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 800b7b4:	f7ff ffb8 	bl	800b728 <pbuf_cat>
  if (p != NULL) {
 800b7b8:	b144      	cbz	r4, 800b7cc <pbuf_chain+0x1c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800b7ba:	f006 fafd 	bl	8011db8 <sys_arch_protect>
 800b7be:	7ba3      	ldrb	r3, [r4, #14]
 800b7c0:	3301      	adds	r3, #1
 800b7c2:	73a3      	strb	r3, [r4, #14]
 800b7c4:	f006 fb04 	bl	8011dd0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b7c8:	7ba3      	ldrb	r3, [r4, #14]
 800b7ca:	b103      	cbz	r3, 800b7ce <pbuf_chain+0x1e>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800b7cc:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b7ce:	4b04      	ldr	r3, [pc, #16]	@ (800b7e0 <pbuf_chain+0x30>)
 800b7d0:	f240 3242 	movw	r2, #834	@ 0x342
 800b7d4:	4903      	ldr	r1, [pc, #12]	@ (800b7e4 <pbuf_chain+0x34>)
 800b7d6:	4804      	ldr	r0, [pc, #16]	@ (800b7e8 <pbuf_chain+0x38>)
}
 800b7d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b7dc:	f006 bbfe 	b.w	8011fdc <iprintf>
 800b7e0:	08013d9c 	.word	0x08013d9c
 800b7e4:	08013eb8 	.word	0x08013eb8
 800b7e8:	08012edc 	.word	0x08012edc

0800b7ec <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800b7ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	f000 80ad 	beq.w	800b950 <pbuf_copy+0x164>
 800b7f6:	fab1 f581 	clz	r5, r1
 800b7fa:	460e      	mov	r6, r1
 800b7fc:	096d      	lsrs	r5, r5, #5
 800b7fe:	2900      	cmp	r1, #0
 800b800:	f000 80a6 	beq.w	800b950 <pbuf_copy+0x164>
 800b804:	8902      	ldrh	r2, [r0, #8]
 800b806:	4604      	mov	r4, r0
 800b808:	890b      	ldrh	r3, [r1, #8]
 800b80a:	429a      	cmp	r2, r3
 800b80c:	f0c0 80a0 	bcc.w	800b950 <pbuf_copy+0x164>
 800b810:	8942      	ldrh	r2, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 800b812:	462f      	mov	r7, r5
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b814:	f8df 914c 	ldr.w	r9, [pc, #332]	@ 800b964 <pbuf_copy+0x178>
 800b818:	f8df a15c 	ldr.w	sl, [pc, #348]	@ 800b978 <pbuf_copy+0x18c>
 800b81c:	f8df 814c 	ldr.w	r8, [pc, #332]	@ 800b96c <pbuf_copy+0x180>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800b820:	8973      	ldrh	r3, [r6, #10]
 800b822:	eba2 0b07 	sub.w	fp, r2, r7
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800b826:	6860      	ldr	r0, [r4, #4]
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800b828:	1b5b      	subs	r3, r3, r5
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800b82a:	6871      	ldr	r1, [r6, #4]
 800b82c:	4438      	add	r0, r7
 800b82e:	459b      	cmp	fp, r3
 800b830:	4429      	add	r1, r5
 800b832:	bf28      	it	cs
 800b834:	469b      	movcs	fp, r3
 800b836:	465a      	mov	r2, fp
    offset_to += len;
 800b838:	445f      	add	r7, fp
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800b83a:	f006 fd00 	bl	801223e <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b83e:	8963      	ldrh	r3, [r4, #10]
    offset_from += len;
 800b840:	445d      	add	r5, fp
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b842:	42bb      	cmp	r3, r7
 800b844:	d328      	bcc.n	800b898 <pbuf_copy+0xac>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800b846:	8973      	ldrh	r3, [r6, #10]
 800b848:	42ab      	cmp	r3, r5
 800b84a:	d31c      	bcc.n	800b886 <pbuf_copy+0x9a>
    if (offset_from >= p_from->len) {
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 800b84c:	8962      	ldrh	r2, [r4, #10]
    if (offset_from >= p_from->len) {
 800b84e:	42ab      	cmp	r3, r5
    if (offset_to == p_to->len) {
 800b850:	4611      	mov	r1, r2
    if (offset_from >= p_from->len) {
 800b852:	d90c      	bls.n	800b86e <pbuf_copy+0x82>
    if (offset_to == p_to->len) {
 800b854:	4297      	cmp	r7, r2
 800b856:	d027      	beq.n	800b8a8 <pbuf_copy+0xbc>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b858:	8931      	ldrh	r1, [r6, #8]
 800b85a:	4299      	cmp	r1, r3
 800b85c:	d053      	beq.n	800b906 <pbuf_copy+0x11a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b85e:	8923      	ldrh	r3, [r4, #8]
 800b860:	4293      	cmp	r3, r2
 800b862:	d1dd      	bne.n	800b820 <pbuf_copy+0x34>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b864:	6823      	ldr	r3, [r4, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d137      	bne.n	800b8da <pbuf_copy+0xee>
 800b86a:	8962      	ldrh	r2, [r4, #10]
 800b86c:	e7d8      	b.n	800b820 <pbuf_copy+0x34>
    if (offset_to == p_to->len) {
 800b86e:	4297      	cmp	r7, r2
      p_from = p_from->next;
 800b870:	6836      	ldr	r6, [r6, #0]
    if (offset_to == p_to->len) {
 800b872:	d025      	beq.n	800b8c0 <pbuf_copy+0xd4>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b874:	2e00      	cmp	r6, #0
 800b876:	d138      	bne.n	800b8ea <pbuf_copy+0xfe>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b878:	8923      	ldrh	r3, [r4, #8]
 800b87a:	428b      	cmp	r3, r1
 800b87c:	d02a      	beq.n	800b8d4 <pbuf_copy+0xe8>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800b87e:	2400      	movs	r4, #0
}
 800b880:	4620      	mov	r0, r4
 800b882:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800b886:	464b      	mov	r3, r9
 800b888:	f240 32da 	movw	r2, #986	@ 0x3da
 800b88c:	4934      	ldr	r1, [pc, #208]	@ (800b960 <pbuf_copy+0x174>)
 800b88e:	4640      	mov	r0, r8
 800b890:	f006 fba4 	bl	8011fdc <iprintf>
    if (offset_from >= p_from->len) {
 800b894:	8973      	ldrh	r3, [r6, #10]
 800b896:	e7d9      	b.n	800b84c <pbuf_copy+0x60>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800b898:	464b      	mov	r3, r9
 800b89a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800b89e:	4651      	mov	r1, sl
 800b8a0:	4640      	mov	r0, r8
 800b8a2:	f006 fb9b 	bl	8011fdc <iprintf>
 800b8a6:	e7ce      	b.n	800b846 <pbuf_copy+0x5a>
      p_to = p_to->next;
 800b8a8:	6824      	ldr	r4, [r4, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800b8aa:	2c00      	cmp	r4, #0
 800b8ac:	d044      	beq.n	800b938 <pbuf_copy+0x14c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b8ae:	8932      	ldrh	r2, [r6, #8]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d136      	bne.n	800b922 <pbuf_copy+0x136>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b8b4:	6833      	ldr	r3, [r6, #0]
 800b8b6:	bb43      	cbnz	r3, 800b90a <pbuf_copy+0x11e>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b8b8:	2c00      	cmp	r4, #0
 800b8ba:	d132      	bne.n	800b922 <pbuf_copy+0x136>
 800b8bc:	4627      	mov	r7, r4
 800b8be:	e7d4      	b.n	800b86a <pbuf_copy+0x7e>
      p_to = p_to->next;
 800b8c0:	6824      	ldr	r4, [r4, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800b8c2:	b9c4      	cbnz	r4, 800b8f6 <pbuf_copy+0x10a>
 800b8c4:	2e00      	cmp	r6, #0
 800b8c6:	d137      	bne.n	800b938 <pbuf_copy+0x14c>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b8c8:	2c00      	cmp	r4, #0
 800b8ca:	d0d9      	beq.n	800b880 <pbuf_copy+0x94>
 800b8cc:	8961      	ldrh	r1, [r4, #10]
 800b8ce:	8923      	ldrh	r3, [r4, #8]
 800b8d0:	428b      	cmp	r3, r1
 800b8d2:	d1d4      	bne.n	800b87e <pbuf_copy+0x92>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b8d4:	6824      	ldr	r4, [r4, #0]
 800b8d6:	2c00      	cmp	r4, #0
 800b8d8:	d0d2      	beq.n	800b880 <pbuf_copy+0x94>
 800b8da:	4b22      	ldr	r3, [pc, #136]	@ (800b964 <pbuf_copy+0x178>)
 800b8dc:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800b8e0:	4921      	ldr	r1, [pc, #132]	@ (800b968 <pbuf_copy+0x17c>)
 800b8e2:	4822      	ldr	r0, [pc, #136]	@ (800b96c <pbuf_copy+0x180>)
 800b8e4:	f006 fb7a 	bl	8011fdc <iprintf>
 800b8e8:	e016      	b.n	800b918 <pbuf_copy+0x12c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b8ea:	8971      	ldrh	r1, [r6, #10]
 800b8ec:	8933      	ldrh	r3, [r6, #8]
 800b8ee:	4299      	cmp	r1, r3
 800b8f0:	d01e      	beq.n	800b930 <pbuf_copy+0x144>
      offset_from = 0;
 800b8f2:	2500      	movs	r5, #0
 800b8f4:	e7b3      	b.n	800b85e <pbuf_copy+0x72>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b8f6:	2e00      	cmp	r6, #0
 800b8f8:	d0e6      	beq.n	800b8c8 <pbuf_copy+0xdc>
 800b8fa:	8932      	ldrh	r2, [r6, #8]
      offset_from = 0;
 800b8fc:	2500      	movs	r5, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800b8fe:	8973      	ldrh	r3, [r6, #10]
 800b900:	429a      	cmp	r2, r3
 800b902:	d1d9      	bne.n	800b8b8 <pbuf_copy+0xcc>
 800b904:	e7d6      	b.n	800b8b4 <pbuf_copy+0xc8>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b906:	6833      	ldr	r3, [r6, #0]
 800b908:	b163      	cbz	r3, 800b924 <pbuf_copy+0x138>
 800b90a:	4b16      	ldr	r3, [pc, #88]	@ (800b964 <pbuf_copy+0x178>)
 800b90c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800b910:	4915      	ldr	r1, [pc, #84]	@ (800b968 <pbuf_copy+0x17c>)
 800b912:	4816      	ldr	r0, [pc, #88]	@ (800b96c <pbuf_copy+0x180>)
 800b914:	f006 fb62 	bl	8011fdc <iprintf>
 800b918:	f06f 0405 	mvn.w	r4, #5
}
 800b91c:	4620      	mov	r0, r4
 800b91e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b922:	2700      	movs	r7, #0
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800b924:	8923      	ldrh	r3, [r4, #8]
 800b926:	8962      	ldrh	r2, [r4, #10]
 800b928:	4293      	cmp	r3, r2
 800b92a:	f47f af79 	bne.w	800b820 <pbuf_copy+0x34>
 800b92e:	e799      	b.n	800b864 <pbuf_copy+0x78>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800b930:	6835      	ldr	r5, [r6, #0]
 800b932:	2d00      	cmp	r5, #0
 800b934:	d093      	beq.n	800b85e <pbuf_copy+0x72>
 800b936:	e7e8      	b.n	800b90a <pbuf_copy+0x11e>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800b938:	4b0a      	ldr	r3, [pc, #40]	@ (800b964 <pbuf_copy+0x178>)
 800b93a:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800b93e:	490c      	ldr	r1, [pc, #48]	@ (800b970 <pbuf_copy+0x184>)
 800b940:	480a      	ldr	r0, [pc, #40]	@ (800b96c <pbuf_copy+0x180>)
 800b942:	f006 fb4b 	bl	8011fdc <iprintf>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b946:	f06f 040f 	mvn.w	r4, #15
}
 800b94a:	4620      	mov	r0, r4
 800b94c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b950:	4b04      	ldr	r3, [pc, #16]	@ (800b964 <pbuf_copy+0x178>)
 800b952:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800b956:	4907      	ldr	r1, [pc, #28]	@ (800b974 <pbuf_copy+0x188>)
 800b958:	4804      	ldr	r0, [pc, #16]	@ (800b96c <pbuf_copy+0x180>)
 800b95a:	f006 fb3f 	bl	8011fdc <iprintf>
 800b95e:	e7f2      	b.n	800b946 <pbuf_copy+0x15a>
 800b960:	08013f8c 	.word	0x08013f8c
 800b964:	08013d9c 	.word	0x08013d9c
 800b968:	08013fb8 	.word	0x08013fb8
 800b96c:	08012edc 	.word	0x08012edc
 800b970:	08013fa8 	.word	0x08013fa8
 800b974:	08013f44 	.word	0x08013f44
 800b978:	08013f74 	.word	0x08013f74

0800b97c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800b97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800b980:	b378      	cbz	r0, 800b9e2 <pbuf_copy_partial+0x66>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800b982:	460f      	mov	r7, r1
 800b984:	2900      	cmp	r1, #0
 800b986:	d035      	beq.n	800b9f4 <pbuf_copy_partial+0x78>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800b988:	4690      	mov	r8, r2
 800b98a:	b38a      	cbz	r2, 800b9f0 <pbuf_copy_partial+0x74>
 800b98c:	4605      	mov	r5, r0
 800b98e:	4619      	mov	r1, r3
  u16_t left = 0;
 800b990:	2600      	movs	r6, #0
 800b992:	e005      	b.n	800b9a0 <pbuf_copy_partial+0x24>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800b994:	b299      	uxth	r1, r3
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800b996:	682d      	ldr	r5, [r5, #0]
 800b998:	f1b8 0f00 	cmp.w	r8, #0
 800b99c:	d01e      	beq.n	800b9dc <pbuf_copy_partial+0x60>
 800b99e:	b1ed      	cbz	r5, 800b9dc <pbuf_copy_partial+0x60>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800b9a0:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 800b9a2:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 800b9a6:	b119      	cbz	r1, 800b9b0 <pbuf_copy_partial+0x34>
 800b9a8:	4561      	cmp	r1, ip
      offset = (u16_t)(offset - p->len);
 800b9aa:	eba1 030c 	sub.w	r3, r1, ip
    if ((offset != 0) && (offset >= p->len)) {
 800b9ae:	d2f1      	bcs.n	800b994 <pbuf_copy_partial+0x18>
      buf_copy_len = (u16_t)(p->len - offset);
 800b9b0:	ebac 0401 	sub.w	r4, ip, r1
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800b9b4:	686a      	ldr	r2, [r5, #4]
 800b9b6:	b2a4      	uxth	r4, r4
 800b9b8:	4411      	add	r1, r2
 800b9ba:	4544      	cmp	r4, r8
 800b9bc:	bf28      	it	cs
 800b9be:	4644      	movcs	r4, r8
 800b9c0:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800b9c2:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 800b9c4:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800b9c8:	f006 fc39 	bl	801223e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800b9cc:	b2b6      	uxth	r6, r6
      offset = 0;
 800b9ce:	2100      	movs	r1, #0
      len = (u16_t)(len - buf_copy_len);
 800b9d0:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800b9d4:	682d      	ldr	r5, [r5, #0]
 800b9d6:	f1b8 0f00 	cmp.w	r8, #0
 800b9da:	d1e0      	bne.n	800b99e <pbuf_copy_partial+0x22>
    }
  }
  return copied_total;
}
 800b9dc:	4630      	mov	r0, r6
 800b9de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800b9e2:	4b08      	ldr	r3, [pc, #32]	@ (800ba04 <pbuf_copy_partial+0x88>)
 800b9e4:	f240 420a 	movw	r2, #1034	@ 0x40a
 800b9e8:	4907      	ldr	r1, [pc, #28]	@ (800ba08 <pbuf_copy_partial+0x8c>)
 800b9ea:	4808      	ldr	r0, [pc, #32]	@ (800ba0c <pbuf_copy_partial+0x90>)
 800b9ec:	f006 faf6 	bl	8011fdc <iprintf>
 800b9f0:	2600      	movs	r6, #0
 800b9f2:	e7f3      	b.n	800b9dc <pbuf_copy_partial+0x60>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800b9f4:	4b03      	ldr	r3, [pc, #12]	@ (800ba04 <pbuf_copy_partial+0x88>)
 800b9f6:	f240 420b 	movw	r2, #1035	@ 0x40b
 800b9fa:	4905      	ldr	r1, [pc, #20]	@ (800ba10 <pbuf_copy_partial+0x94>)
 800b9fc:	4803      	ldr	r0, [pc, #12]	@ (800ba0c <pbuf_copy_partial+0x90>)
 800b9fe:	f006 faed 	bl	8011fdc <iprintf>
 800ba02:	e7f5      	b.n	800b9f0 <pbuf_copy_partial+0x74>
 800ba04:	08013d9c 	.word	0x08013d9c
 800ba08:	08013fe4 	.word	0x08013fe4
 800ba0c:	08012edc 	.word	0x08012edc
 800ba10:	08014004 	.word	0x08014004

0800ba14 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800ba14:	b538      	push	{r3, r4, r5, lr}
 800ba16:	4615      	mov	r5, r2
 800ba18:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800ba1a:	8929      	ldrh	r1, [r5, #8]
 800ba1c:	f7ff fd5e 	bl	800b4dc <pbuf_alloc>
  if (q == NULL) {
 800ba20:	4604      	mov	r4, r0
 800ba22:	b118      	cbz	r0, 800ba2c <pbuf_clone+0x18>
    return NULL;
  }
  err = pbuf_copy(q, p);
 800ba24:	4629      	mov	r1, r5
 800ba26:	f7ff fee1 	bl	800b7ec <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ba2a:	b908      	cbnz	r0, 800ba30 <pbuf_clone+0x1c>
  return q;
}
 800ba2c:	4620      	mov	r0, r4
 800ba2e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ba30:	4b04      	ldr	r3, [pc, #16]	@ (800ba44 <pbuf_clone+0x30>)
 800ba32:	f240 5224 	movw	r2, #1316	@ 0x524
 800ba36:	4904      	ldr	r1, [pc, #16]	@ (800ba48 <pbuf_clone+0x34>)
 800ba38:	4804      	ldr	r0, [pc, #16]	@ (800ba4c <pbuf_clone+0x38>)
 800ba3a:	f006 facf 	bl	8011fdc <iprintf>
}
 800ba3e:	4620      	mov	r0, r4
 800ba40:	bd38      	pop	{r3, r4, r5, pc}
 800ba42:	bf00      	nop
 800ba44:	08013d9c 	.word	0x08013d9c
 800ba48:	08014028 	.word	0x08014028
 800ba4c:	08012edc 	.word	0x08012edc

0800ba50 <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 800ba50:	b530      	push	{r4, r5, lr}
 800ba52:	4604      	mov	r4, r0
 800ba54:	461d      	mov	r5, r3
  u16_t start = offset;
  const struct pbuf *q = p;
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 800ba56:	8900      	ldrh	r0, [r0, #8]
 800ba58:	18cb      	adds	r3, r1, r3
 800ba5a:	4298      	cmp	r0, r3
 800ba5c:	da03      	bge.n	800ba66 <pbuf_memcmp+0x16>
 800ba5e:	e028      	b.n	800bab2 <pbuf_memcmp+0x62>
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
    start = (u16_t)(start - q->len);
    q = q->next;
 800ba60:	6824      	ldr	r4, [r4, #0]
    start = (u16_t)(start - q->len);
 800ba62:	b281      	uxth	r1, r0
  while ((q != NULL) && (q->len <= start)) {
 800ba64:	b124      	cbz	r4, 800ba70 <pbuf_memcmp+0x20>
 800ba66:	8960      	ldrh	r0, [r4, #10]
 800ba68:	4288      	cmp	r0, r1
    start = (u16_t)(start - q->len);
 800ba6a:	eba1 0000 	sub.w	r0, r1, r0
  while ((q != NULL) && (q->len <= start)) {
 800ba6e:	d9f7      	bls.n	800ba60 <pbuf_memcmp+0x10>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 800ba70:	b1ed      	cbz	r5, 800baae <pbuf_memcmp+0x5e>
 800ba72:	f102 3eff 	add.w	lr, r2, #4294967295
 800ba76:	2000      	movs	r0, #0
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 800ba78:	eb01 0c00 	add.w	ip, r1, r0
  const struct pbuf *q = in;
 800ba7c:	4623      	mov	r3, r4
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 800ba7e:	fa1f fc8c 	uxth.w	ip, ip
  while ((q != NULL) && (q->len <= offset_left)) {
 800ba82:	b924      	cbnz	r4, 800ba8e <pbuf_memcmp+0x3e>
 800ba84:	e00b      	b.n	800ba9e <pbuf_memcmp+0x4e>
    q = q->next;
 800ba86:	681b      	ldr	r3, [r3, #0]
    offset_left = (u16_t)(offset_left - q->len);
 800ba88:	fa1f fc82 	uxth.w	ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 800ba8c:	b13b      	cbz	r3, 800ba9e <pbuf_memcmp+0x4e>
 800ba8e:	895a      	ldrh	r2, [r3, #10]
 800ba90:	4562      	cmp	r2, ip
    offset_left = (u16_t)(offset_left - q->len);
 800ba92:	ebac 0202 	sub.w	r2, ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 800ba96:	d9f6      	bls.n	800ba86 <pbuf_memcmp+0x36>
    return ((u8_t *)q->payload)[q_idx];
 800ba98:	685b      	ldr	r3, [r3, #4]
 800ba9a:	f813 300c 	ldrb.w	r3, [r3, ip]
    u8_t b = ((const u8_t *)s2)[i];
    if (a != b) {
 800ba9e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 800baa2:	3001      	adds	r0, #1
    if (a != b) {
 800baa4:	429a      	cmp	r2, r3
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 800baa6:	b280      	uxth	r0, r0
    if (a != b) {
 800baa8:	d102      	bne.n	800bab0 <pbuf_memcmp+0x60>
  for (i = 0; i < n; i++) {
 800baaa:	42a8      	cmp	r0, r5
 800baac:	d1e4      	bne.n	800ba78 <pbuf_memcmp+0x28>
    }
  }
  return 0;
 800baae:	2000      	movs	r0, #0
}
 800bab0:	bd30      	pop	{r4, r5, pc}
    return 0xffff;
 800bab2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
}
 800bab6:	bd30      	pop	{r4, r5, pc}

0800bab8 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800bab8:	b470      	push	{r4, r5, r6}
 800baba:	4e12      	ldr	r6, [pc, #72]	@ (800bb04 <tcp_new_port+0x4c>)
 800babc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800bac0:	4d11      	ldr	r5, [pc, #68]	@ (800bb08 <tcp_new_port+0x50>)
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800bac2:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 800bac6:	8831      	ldrh	r1, [r6, #0]
  tcp_port++;
 800bac8:	3101      	adds	r1, #1
 800baca:	4c10      	ldr	r4, [pc, #64]	@ (800bb0c <tcp_new_port+0x54>)
 800bacc:	b289      	uxth	r1, r1
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800bace:	4561      	cmp	r1, ip
 800bad0:	bf08      	it	eq
 800bad2:	f44f 4140 	moveq.w	r1, #49152	@ 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800bad6:	6823      	ldr	r3, [r4, #0]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	b913      	cbnz	r3, 800bae2 <tcp_new_port+0x2a>
 800badc:	e00b      	b.n	800baf6 <tcp_new_port+0x3e>
 800bade:	68db      	ldr	r3, [r3, #12]
 800bae0:	b14b      	cbz	r3, 800baf6 <tcp_new_port+0x3e>
      if (pcb->local_port == tcp_port) {
 800bae2:	8ada      	ldrh	r2, [r3, #22]
 800bae4:	428a      	cmp	r2, r1
 800bae6:	d1fa      	bne.n	800bade <tcp_new_port+0x26>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800bae8:	3801      	subs	r0, #1
 800baea:	b280      	uxth	r0, r0
 800baec:	2800      	cmp	r0, #0
 800baee:	d1eb      	bne.n	800bac8 <tcp_new_port+0x10>
 800baf0:	8031      	strh	r1, [r6, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 800baf2:	bc70      	pop	{r4, r5, r6}
 800baf4:	4770      	bx	lr
 800baf6:	3404      	adds	r4, #4
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800baf8:	42ac      	cmp	r4, r5
 800bafa:	d1ec      	bne.n	800bad6 <tcp_new_port+0x1e>
 800bafc:	4608      	mov	r0, r1
 800bafe:	8031      	strh	r1, [r6, #0]
}
 800bb00:	bc70      	pop	{r4, r5, r6}
 800bb02:	4770      	bx	lr
 800bb04:	24000030 	.word	0x24000030
 800bb08:	08014704 	.word	0x08014704
 800bb0c:	080146f4 	.word	0x080146f4

0800bb10 <tcp_close_shutdown_fin>:
{
 800bb10:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800bb12:	4604      	mov	r4, r0
 800bb14:	b1f8      	cbz	r0, 800bb56 <tcp_close_shutdown_fin+0x46>
  switch (pcb->state) {
 800bb16:	7d23      	ldrb	r3, [r4, #20]
 800bb18:	2b04      	cmp	r3, #4
 800bb1a:	d005      	beq.n	800bb28 <tcp_close_shutdown_fin+0x18>
 800bb1c:	2b07      	cmp	r3, #7
 800bb1e:	d00d      	beq.n	800bb3c <tcp_close_shutdown_fin+0x2c>
 800bb20:	2b03      	cmp	r3, #3
 800bb22:	d001      	beq.n	800bb28 <tcp_close_shutdown_fin+0x18>
      return ERR_OK;
 800bb24:	2000      	movs	r0, #0
}
 800bb26:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 800bb28:	4620      	mov	r0, r4
 800bb2a:	f003 fcb1 	bl	800f490 <tcp_send_fin>
      if (err == ERR_OK) {
 800bb2e:	b948      	cbnz	r0, 800bb44 <tcp_close_shutdown_fin+0x34>
  if (err == ERR_OK) {
 800bb30:	2305      	movs	r3, #5
    tcp_output(pcb);
 800bb32:	4620      	mov	r0, r4
        pcb->state = LAST_ACK;
 800bb34:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 800bb36:	f003 fe19 	bl	800f76c <tcp_output>
 800bb3a:	e7f3      	b.n	800bb24 <tcp_close_shutdown_fin+0x14>
      err = tcp_send_fin(pcb);
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	f003 fca7 	bl	800f490 <tcp_send_fin>
      if (err == ERR_OK) {
 800bb42:	b130      	cbz	r0, 800bb52 <tcp_close_shutdown_fin+0x42>
  } else if (err == ERR_MEM) {
 800bb44:	1c43      	adds	r3, r0, #1
 800bb46:	d1ee      	bne.n	800bb26 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800bb48:	8b63      	ldrh	r3, [r4, #26]
 800bb4a:	f043 0308 	orr.w	r3, r3, #8
 800bb4e:	8363      	strh	r3, [r4, #26]
    return ERR_OK;
 800bb50:	e7e8      	b.n	800bb24 <tcp_close_shutdown_fin+0x14>
 800bb52:	2309      	movs	r3, #9
 800bb54:	e7ed      	b.n	800bb32 <tcp_close_shutdown_fin+0x22>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800bb56:	4b04      	ldr	r3, [pc, #16]	@ (800bb68 <tcp_close_shutdown_fin+0x58>)
 800bb58:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800bb5c:	4903      	ldr	r1, [pc, #12]	@ (800bb6c <tcp_close_shutdown_fin+0x5c>)
 800bb5e:	4804      	ldr	r0, [pc, #16]	@ (800bb70 <tcp_close_shutdown_fin+0x60>)
 800bb60:	f006 fa3c 	bl	8011fdc <iprintf>
 800bb64:	e7d7      	b.n	800bb16 <tcp_close_shutdown_fin+0x6>
 800bb66:	bf00      	nop
 800bb68:	0801403c 	.word	0x0801403c
 800bb6c:	0801406c 	.word	0x0801406c
 800bb70:	08012edc 	.word	0x08012edc

0800bb74 <tcp_init>:
{
 800bb74:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800bb76:	f006 f931 	bl	8011ddc <rand>
 800bb7a:	4b02      	ldr	r3, [pc, #8]	@ (800bb84 <tcp_init+0x10>)
 800bb7c:	4a02      	ldr	r2, [pc, #8]	@ (800bb88 <tcp_init+0x14>)
 800bb7e:	4303      	orrs	r3, r0
 800bb80:	8013      	strh	r3, [r2, #0]
}
 800bb82:	bd08      	pop	{r3, pc}
 800bb84:	ffffc000 	.word	0xffffc000
 800bb88:	24000030 	.word	0x24000030

0800bb8c <tcp_free>:
{
 800bb8c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bb8e:	7d03      	ldrb	r3, [r0, #20]
{
 800bb90:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bb92:	2b01      	cmp	r3, #1
 800bb94:	d005      	beq.n	800bba2 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 800bb96:	4621      	mov	r1, r4
 800bb98:	2001      	movs	r0, #1
}
 800bb9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800bb9e:	f7ff b921 	b.w	800ade4 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bba2:	4906      	ldr	r1, [pc, #24]	@ (800bbbc <tcp_free+0x30>)
 800bba4:	22d4      	movs	r2, #212	@ 0xd4
 800bba6:	4b06      	ldr	r3, [pc, #24]	@ (800bbc0 <tcp_free+0x34>)
 800bba8:	4806      	ldr	r0, [pc, #24]	@ (800bbc4 <tcp_free+0x38>)
 800bbaa:	f006 fa17 	bl	8011fdc <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800bbae:	4621      	mov	r1, r4
 800bbb0:	2001      	movs	r0, #1
}
 800bbb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800bbb6:	f7ff b915 	b.w	800ade4 <memp_free>
 800bbba:	bf00      	nop
 800bbbc:	08014078 	.word	0x08014078
 800bbc0:	0801403c 	.word	0x0801403c
 800bbc4:	08012edc 	.word	0x08012edc

0800bbc8 <tcp_bind>:
{
 800bbc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbcc:	460f      	mov	r7, r1
 800bbce:	4680      	mov	r8, r0
 800bbd0:	4614      	mov	r4, r2
  LWIP_ASSERT_CORE_LOCKED();
 800bbd2:	f7fc f877 	bl	8007cc4 <sys_check_core_locking>
  if (ipaddr == NULL) {
 800bbd6:	b1f7      	cbz	r7, 800bc16 <tcp_bind+0x4e>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800bbd8:	f1b8 0f00 	cmp.w	r8, #0
 800bbdc:	d043      	beq.n	800bc66 <tcp_bind+0x9e>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800bbde:	f898 3014 	ldrb.w	r3, [r8, #20]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d135      	bne.n	800bc52 <tcp_bind+0x8a>
  if (port == 0) {
 800bbe6:	b364      	cbz	r4, 800bc42 <tcp_bind+0x7a>
 800bbe8:	4e24      	ldr	r6, [pc, #144]	@ (800bc7c <tcp_bind+0xb4>)
 800bbea:	f106 0110 	add.w	r1, r6, #16
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800bbee:	6833      	ldr	r3, [r6, #0]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	b913      	cbnz	r3, 800bbfa <tcp_bind+0x32>
 800bbf4:	e011      	b.n	800bc1a <tcp_bind+0x52>
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	b17b      	cbz	r3, 800bc1a <tcp_bind+0x52>
        if (cpcb->local_port == port) {
 800bbfa:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 800bbfe:	45a4      	cmp	ip, r4
 800bc00:	d1f9      	bne.n	800bbf6 <tcp_bind+0x2e>
                (ip_addr_isany(&cpcb->local_ip) ||
 800bc02:	681a      	ldr	r2, [r3, #0]
 800bc04:	b11a      	cbz	r2, 800bc0e <tcp_bind+0x46>
                 ip_addr_isany(ipaddr) ||
 800bc06:	683d      	ldr	r5, [r7, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800bc08:	b10d      	cbz	r5, 800bc0e <tcp_bind+0x46>
 800bc0a:	42aa      	cmp	r2, r5
 800bc0c:	d1f3      	bne.n	800bbf6 <tcp_bind+0x2e>
              return ERR_USE;
 800bc0e:	f06f 0007 	mvn.w	r0, #7
}
 800bc12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ipaddr = IP4_ADDR_ANY;
 800bc16:	4f1a      	ldr	r7, [pc, #104]	@ (800bc80 <tcp_bind+0xb8>)
 800bc18:	e7de      	b.n	800bbd8 <tcp_bind+0x10>
 800bc1a:	3604      	adds	r6, #4
    for (i = 0; i < max_pcb_list; i++) {
 800bc1c:	428e      	cmp	r6, r1
 800bc1e:	d1e6      	bne.n	800bbee <tcp_bind+0x26>
  if (!ip_addr_isany(ipaddr)
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	b10b      	cbz	r3, 800bc28 <tcp_bind+0x60>
    ip_addr_set(&pcb->local_ip, ipaddr);
 800bc24:	f8c8 3000 	str.w	r3, [r8]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800bc28:	4b16      	ldr	r3, [pc, #88]	@ (800bc84 <tcp_bind+0xbc>)
  pcb->local_port = port;
 800bc2a:	f8a8 4016 	strh.w	r4, [r8, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800bc2e:	681a      	ldr	r2, [r3, #0]
 800bc30:	f8c3 8000 	str.w	r8, [r3]
 800bc34:	f8c8 200c 	str.w	r2, [r8, #12]
 800bc38:	f004 f8b6 	bl	800fda8 <tcp_timer_needed>
  return ERR_OK;
 800bc3c:	2000      	movs	r0, #0
}
 800bc3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    port = tcp_new_port();
 800bc42:	f7ff ff39 	bl	800bab8 <tcp_new_port>
    if (port == 0) {
 800bc46:	4604      	mov	r4, r0
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	d1e9      	bne.n	800bc20 <tcp_bind+0x58>
      return ERR_BUF;
 800bc4c:	f06f 0001 	mvn.w	r0, #1
 800bc50:	e7df      	b.n	800bc12 <tcp_bind+0x4a>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800bc52:	4b0d      	ldr	r3, [pc, #52]	@ (800bc88 <tcp_bind+0xc0>)
 800bc54:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800bc58:	490c      	ldr	r1, [pc, #48]	@ (800bc8c <tcp_bind+0xc4>)
 800bc5a:	480d      	ldr	r0, [pc, #52]	@ (800bc90 <tcp_bind+0xc8>)
 800bc5c:	f006 f9be 	bl	8011fdc <iprintf>
 800bc60:	f06f 0005 	mvn.w	r0, #5
 800bc64:	e7d5      	b.n	800bc12 <tcp_bind+0x4a>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800bc66:	4b08      	ldr	r3, [pc, #32]	@ (800bc88 <tcp_bind+0xc0>)
 800bc68:	f240 22a9 	movw	r2, #681	@ 0x2a9
 800bc6c:	4909      	ldr	r1, [pc, #36]	@ (800bc94 <tcp_bind+0xcc>)
 800bc6e:	4808      	ldr	r0, [pc, #32]	@ (800bc90 <tcp_bind+0xc8>)
 800bc70:	f006 f9b4 	bl	8011fdc <iprintf>
 800bc74:	f06f 000f 	mvn.w	r0, #15
 800bc78:	e7cb      	b.n	800bc12 <tcp_bind+0x4a>
 800bc7a:	bf00      	nop
 800bc7c:	080146f4 	.word	0x080146f4
 800bc80:	080157b4 	.word	0x080157b4
 800bc84:	2400b944 	.word	0x2400b944
 800bc88:	0801403c 	.word	0x0801403c
 800bc8c:	080140a4 	.word	0x080140a4
 800bc90:	08012edc 	.word	0x08012edc
 800bc94:	0801408c 	.word	0x0801408c

0800bc98 <tcp_listen_with_backlog_and_err>:
{
 800bc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9a:	4604      	mov	r4, r0
 800bc9c:	4617      	mov	r7, r2
  LWIP_ASSERT_CORE_LOCKED();
 800bc9e:	f7fc f811 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800bca2:	2c00      	cmp	r4, #0
 800bca4:	d05d      	beq.n	800bd62 <tcp_listen_with_backlog_and_err+0xca>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800bca6:	7d25      	ldrb	r5, [r4, #20]
 800bca8:	2d00      	cmp	r5, #0
 800bcaa:	d147      	bne.n	800bd3c <tcp_listen_with_backlog_and_err+0xa4>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800bcac:	2002      	movs	r0, #2
 800bcae:	f7ff f853 	bl	800ad58 <memp_malloc>
  if (lpcb == NULL) {
 800bcb2:	4606      	mov	r6, r0
 800bcb4:	2800      	cmp	r0, #0
 800bcb6:	d051      	beq.n	800bd5c <tcp_listen_with_backlog_and_err+0xc4>
  lpcb->callback_arg = pcb->callback_arg;
 800bcb8:	6923      	ldr	r3, [r4, #16]
  lpcb->state = LISTEN;
 800bcba:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 800bcbc:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 800bcbe:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 800bcc0:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 800bcc2:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 800bcc4:	7d62      	ldrb	r2, [r4, #21]
 800bcc6:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 800bcc8:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800bcca:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 800bccc:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 800bcce:	7ae2      	ldrb	r2, [r4, #11]
 800bcd0:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 800bcd2:	7aa2      	ldrb	r2, [r4, #10]
 800bcd4:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800bcd6:	6822      	ldr	r2, [r4, #0]
 800bcd8:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 800bcda:	b99b      	cbnz	r3, 800bd04 <tcp_listen_with_backlog_and_err+0x6c>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bcdc:	7d23      	ldrb	r3, [r4, #20]
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d020      	beq.n	800bd24 <tcp_listen_with_backlog_and_err+0x8c>
  memp_free(MEMP_TCP_PCB, pcb);
 800bce2:	4621      	mov	r1, r4
 800bce4:	2001      	movs	r0, #1
 800bce6:	f7ff f87d 	bl	800ade4 <memp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800bcea:	4b23      	ldr	r3, [pc, #140]	@ (800bd78 <tcp_listen_with_backlog_and_err+0xe0>)
  lpcb->accept = tcp_accept_null;
 800bcec:	4923      	ldr	r1, [pc, #140]	@ (800bd7c <tcp_listen_with_backlog_and_err+0xe4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800bcee:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 800bcf0:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800bcf2:	60f2      	str	r2, [r6, #12]
 800bcf4:	601e      	str	r6, [r3, #0]
 800bcf6:	f004 f857 	bl	800fda8 <tcp_timer_needed>
  res = ERR_OK;
 800bcfa:	2300      	movs	r3, #0
  if (err != NULL) {
 800bcfc:	b107      	cbz	r7, 800bd00 <tcp_listen_with_backlog_and_err+0x68>
    *err = res;
 800bcfe:	703b      	strb	r3, [r7, #0]
}
 800bd00:	4630      	mov	r0, r6
 800bd02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800bd04:	4a1e      	ldr	r2, [pc, #120]	@ (800bd80 <tcp_listen_with_backlog_and_err+0xe8>)
 800bd06:	6813      	ldr	r3, [r2, #0]
 800bd08:	42a3      	cmp	r3, r4
 800bd0a:	d012      	beq.n	800bd32 <tcp_listen_with_backlog_and_err+0x9a>
 800bd0c:	b12b      	cbz	r3, 800bd1a <tcp_listen_with_backlog_and_err+0x82>
 800bd0e:	68d9      	ldr	r1, [r3, #12]
 800bd10:	42a1      	cmp	r1, r4
 800bd12:	d01e      	beq.n	800bd52 <tcp_listen_with_backlog_and_err+0xba>
 800bd14:	460b      	mov	r3, r1
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d1f9      	bne.n	800bd0e <tcp_listen_with_backlog_and_err+0x76>
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	60e3      	str	r3, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bd1e:	7d23      	ldrb	r3, [r4, #20]
 800bd20:	2b01      	cmp	r3, #1
 800bd22:	d1de      	bne.n	800bce2 <tcp_listen_with_backlog_and_err+0x4a>
 800bd24:	4b17      	ldr	r3, [pc, #92]	@ (800bd84 <tcp_listen_with_backlog_and_err+0xec>)
 800bd26:	22d4      	movs	r2, #212	@ 0xd4
 800bd28:	4917      	ldr	r1, [pc, #92]	@ (800bd88 <tcp_listen_with_backlog_and_err+0xf0>)
 800bd2a:	4818      	ldr	r0, [pc, #96]	@ (800bd8c <tcp_listen_with_backlog_and_err+0xf4>)
 800bd2c:	f006 f956 	bl	8011fdc <iprintf>
 800bd30:	e7d7      	b.n	800bce2 <tcp_listen_with_backlog_and_err+0x4a>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800bd32:	68e3      	ldr	r3, [r4, #12]
 800bd34:	6013      	str	r3, [r2, #0]
 800bd36:	2300      	movs	r3, #0
 800bd38:	60e3      	str	r3, [r4, #12]
 800bd3a:	e7f0      	b.n	800bd1e <tcp_listen_with_backlog_and_err+0x86>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800bd3c:	4b11      	ldr	r3, [pc, #68]	@ (800bd84 <tcp_listen_with_backlog_and_err+0xec>)
 800bd3e:	f240 325a 	movw	r2, #858	@ 0x35a
 800bd42:	4913      	ldr	r1, [pc, #76]	@ (800bd90 <tcp_listen_with_backlog_and_err+0xf8>)
  struct tcp_pcb_listen *lpcb = NULL;
 800bd44:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800bd46:	4811      	ldr	r0, [pc, #68]	@ (800bd8c <tcp_listen_with_backlog_and_err+0xf4>)
 800bd48:	f006 f948 	bl	8011fdc <iprintf>
 800bd4c:	f06f 030e 	mvn.w	r3, #14
 800bd50:	e7d4      	b.n	800bcfc <tcp_listen_with_backlog_and_err+0x64>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800bd52:	68e2      	ldr	r2, [r4, #12]
 800bd54:	60da      	str	r2, [r3, #12]
 800bd56:	2300      	movs	r3, #0
 800bd58:	60e3      	str	r3, [r4, #12]
 800bd5a:	e7e0      	b.n	800bd1e <tcp_listen_with_backlog_and_err+0x86>
    res = ERR_MEM;
 800bd5c:	f04f 33ff 	mov.w	r3, #4294967295
 800bd60:	e7cc      	b.n	800bcfc <tcp_listen_with_backlog_and_err+0x64>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800bd62:	4b08      	ldr	r3, [pc, #32]	@ (800bd84 <tcp_listen_with_backlog_and_err+0xec>)
 800bd64:	f240 3259 	movw	r2, #857	@ 0x359
 800bd68:	490a      	ldr	r1, [pc, #40]	@ (800bd94 <tcp_listen_with_backlog_and_err+0xfc>)
  struct tcp_pcb_listen *lpcb = NULL;
 800bd6a:	4626      	mov	r6, r4
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800bd6c:	4807      	ldr	r0, [pc, #28]	@ (800bd8c <tcp_listen_with_backlog_and_err+0xf4>)
 800bd6e:	f006 f935 	bl	8011fdc <iprintf>
 800bd72:	f06f 030f 	mvn.w	r3, #15
 800bd76:	e7c1      	b.n	800bcfc <tcp_listen_with_backlog_and_err+0x64>
 800bd78:	2400b940 	.word	0x2400b940
 800bd7c:	0800ca29 	.word	0x0800ca29
 800bd80:	2400b944 	.word	0x2400b944
 800bd84:	0801403c 	.word	0x0801403c
 800bd88:	08014078 	.word	0x08014078
 800bd8c:	08012edc 	.word	0x08012edc
 800bd90:	080140fc 	.word	0x080140fc
 800bd94:	080140cc 	.word	0x080140cc

0800bd98 <tcp_listen_with_backlog>:
{
 800bd98:	b538      	push	{r3, r4, r5, lr}
 800bd9a:	4604      	mov	r4, r0
 800bd9c:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800bd9e:	f7fb ff91 	bl	8007cc4 <sys_check_core_locking>
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800bda2:	2200      	movs	r2, #0
 800bda4:	4629      	mov	r1, r5
 800bda6:	4620      	mov	r0, r4
}
 800bda8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800bdac:	f7ff bf74 	b.w	800bc98 <tcp_listen_with_backlog_and_err>

0800bdb0 <tcp_update_rcv_ann_wnd>:
{
 800bdb0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800bdb2:	4604      	mov	r4, r0
 800bdb4:	b1c8      	cbz	r0, 800bdea <tcp_update_rcv_ann_wnd+0x3a>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800bdb6:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800bdb8:	f640 3c68 	movw	ip, #2920	@ 0xb68
 800bdbc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bdbe:	f8b4 e032 	ldrh.w	lr, [r4, #50]	@ 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800bdc2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800bdc4:	1a58      	subs	r0, r3, r1
 800bdc6:	45e6      	cmp	lr, ip
 800bdc8:	4410      	add	r0, r2
 800bdca:	bf94      	ite	ls
 800bdcc:	eba0 050e 	subls.w	r5, r0, lr
 800bdd0:	eba0 050c 	subhi.w	r5, r0, ip
 800bdd4:	2d00      	cmp	r5, #0
 800bdd6:	db01      	blt.n	800bddc <tcp_update_rcv_ann_wnd+0x2c>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800bdd8:	8563      	strh	r3, [r4, #42]	@ 0x2a
}
 800bdda:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800bddc:	1a53      	subs	r3, r2, r1
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	dd0b      	ble.n	800bdfa <tcp_update_rcv_ann_wnd+0x4a>
 800bde2:	2300      	movs	r3, #0
    return 0;
 800bde4:	4618      	mov	r0, r3
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800bde6:	8563      	strh	r3, [r4, #42]	@ 0x2a
}
 800bde8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800bdea:	4b0c      	ldr	r3, [pc, #48]	@ (800be1c <tcp_update_rcv_ann_wnd+0x6c>)
 800bdec:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800bdf0:	490b      	ldr	r1, [pc, #44]	@ (800be20 <tcp_update_rcv_ann_wnd+0x70>)
 800bdf2:	480c      	ldr	r0, [pc, #48]	@ (800be24 <tcp_update_rcv_ann_wnd+0x74>)
 800bdf4:	f006 f8f2 	bl	8011fdc <iprintf>
 800bdf8:	e7dd      	b.n	800bdb6 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800bdfa:	1a8d      	subs	r5, r1, r2
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800bdfc:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
 800be00:	d203      	bcs.n	800be0a <tcp_update_rcv_ann_wnd+0x5a>
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800be02:	b2ab      	uxth	r3, r5
    return 0;
 800be04:	2000      	movs	r0, #0
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800be06:	8563      	strh	r3, [r4, #42]	@ 0x2a
}
 800be08:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800be0a:	4b04      	ldr	r3, [pc, #16]	@ (800be1c <tcp_update_rcv_ann_wnd+0x6c>)
 800be0c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800be10:	4905      	ldr	r1, [pc, #20]	@ (800be28 <tcp_update_rcv_ann_wnd+0x78>)
 800be12:	4804      	ldr	r0, [pc, #16]	@ (800be24 <tcp_update_rcv_ann_wnd+0x74>)
 800be14:	f006 f8e2 	bl	8011fdc <iprintf>
 800be18:	e7f3      	b.n	800be02 <tcp_update_rcv_ann_wnd+0x52>
 800be1a:	bf00      	nop
 800be1c:	0801403c 	.word	0x0801403c
 800be20:	08014134 	.word	0x08014134
 800be24:	08012edc 	.word	0x08012edc
 800be28:	08014158 	.word	0x08014158

0800be2c <tcp_recved>:
{
 800be2c:	b570      	push	{r4, r5, r6, lr}
 800be2e:	4605      	mov	r5, r0
 800be30:	460c      	mov	r4, r1
  LWIP_ASSERT_CORE_LOCKED();
 800be32:	f7fb ff47 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800be36:	b33d      	cbz	r5, 800be88 <tcp_recved+0x5c>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800be38:	7d2b      	ldrb	r3, [r5, #20]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d01c      	beq.n	800be78 <tcp_recved+0x4c>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800be3e:	8d2b      	ldrh	r3, [r5, #40]	@ 0x28
 800be40:	1919      	adds	r1, r3, r4
 800be42:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800be44:	428b      	cmp	r3, r1
 800be46:	d803      	bhi.n	800be50 <tcp_recved+0x24>
 800be48:	f241 63d0 	movw	r3, #5840	@ 0x16d0
 800be4c:	4299      	cmp	r1, r3
 800be4e:	d901      	bls.n	800be54 <tcp_recved+0x28>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800be50:	f241 61d0 	movw	r1, #5840	@ 0x16d0
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800be54:	4628      	mov	r0, r5
 800be56:	8529      	strh	r1, [r5, #40]	@ 0x28
 800be58:	f7ff ffaa 	bl	800bdb0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800be5c:	f240 53b3 	movw	r3, #1459	@ 0x5b3
 800be60:	4298      	cmp	r0, r3
 800be62:	d800      	bhi.n	800be66 <tcp_recved+0x3a>
}
 800be64:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 800be66:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 800be68:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 800be6a:	f043 0302 	orr.w	r3, r3, #2
 800be6e:	836b      	strh	r3, [r5, #26]
}
 800be70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 800be74:	f003 bc7a 	b.w	800f76c <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800be78:	4b08      	ldr	r3, [pc, #32]	@ (800be9c <tcp_recved+0x70>)
 800be7a:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800be7e:	4908      	ldr	r1, [pc, #32]	@ (800bea0 <tcp_recved+0x74>)
 800be80:	4808      	ldr	r0, [pc, #32]	@ (800bea4 <tcp_recved+0x78>)
 800be82:	f006 f8ab 	bl	8011fdc <iprintf>
 800be86:	e7da      	b.n	800be3e <tcp_recved+0x12>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800be88:	4b04      	ldr	r3, [pc, #16]	@ (800be9c <tcp_recved+0x70>)
 800be8a:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800be8e:	4906      	ldr	r1, [pc, #24]	@ (800bea8 <tcp_recved+0x7c>)
 800be90:	4804      	ldr	r0, [pc, #16]	@ (800bea4 <tcp_recved+0x78>)
}
 800be92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800be96:	f006 b8a1 	b.w	8011fdc <iprintf>
 800be9a:	bf00      	nop
 800be9c:	0801403c 	.word	0x0801403c
 800bea0:	0801418c 	.word	0x0801418c
 800bea4:	08012edc 	.word	0x08012edc
 800bea8:	08014174 	.word	0x08014174

0800beac <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800beac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beae:	4604      	mov	r4, r0
 800beb0:	460e      	mov	r6, r1
 800beb2:	4617      	mov	r7, r2
 800beb4:	461d      	mov	r5, r3
  struct netif *netif = NULL;
  err_t ret;
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();
 800beb6:	f7fb ff05 	bl	8007cc4 <sys_check_core_locking>

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800beba:	2c00      	cmp	r4, #0
 800bebc:	f000 808a 	beq.w	800bfd4 <tcp_connect+0x128>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800bec0:	2e00      	cmp	r6, #0
 800bec2:	d07d      	beq.n	800bfc0 <tcp_connect+0x114>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800bec4:	7d23      	ldrb	r3, [r4, #20]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d16a      	bne.n	800bfa0 <tcp_connect+0xf4>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800beca:	6833      	ldr	r3, [r6, #0]
  pcb->remote_port = port;

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800becc:	7a20      	ldrb	r0, [r4, #8]
  pcb->remote_port = port;
 800bece:	8327      	strh	r7, [r4, #24]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800bed0:	6063      	str	r3, [r4, #4]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800bed2:	2800      	cmp	r0, #0
 800bed4:	d049      	beq.n	800bf6a <tcp_connect+0xbe>
    netif = netif_get_by_index(pcb->netif_idx);
 800bed6:	f7ff f987 	bl	800b1e8 <netif_get_by_index>
 800beda:	4607      	mov	r7, r0
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
  }
  if (netif == NULL) {
 800bedc:	2f00      	cmp	r7, #0
 800bede:	d06c      	beq.n	800bfba <tcp_connect+0x10e>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800bee0:	6823      	ldr	r3, [r4, #0]
 800bee2:	b90b      	cbnz	r3, 800bee8 <tcp_connect+0x3c>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
    if (local_ip == NULL) {
      return ERR_RTE;
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6023      	str	r3, [r4, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800bee8:	8ae6      	ldrh	r6, [r4, #22]
  if (pcb->local_port == 0) {
 800beea:	b926      	cbnz	r6, 800bef6 <tcp_connect+0x4a>
    pcb->local_port = tcp_new_port();
 800beec:	f7ff fde4 	bl	800bab8 <tcp_new_port>
 800bef0:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 800bef2:	2800      	cmp	r0, #0
 800bef4:	d05e      	beq.n	800bfb4 <tcp_connect+0x108>
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800bef6:	4b3b      	ldr	r3, [pc, #236]	@ (800bfe4 <tcp_connect+0x138>)
 800bef8:	4a3b      	ldr	r2, [pc, #236]	@ (800bfe8 <tcp_connect+0x13c>)
 800befa:	6811      	ldr	r1, [r2, #0]
 800befc:	681a      	ldr	r2, [r3, #0]
 800befe:	440a      	add	r2, r1
 800bf00:	601a      	str	r2, [r3, #0]
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800bf02:	4b3a      	ldr	r3, [pc, #232]	@ (800bfec <tcp_connect+0x140>)
  pcb->snd_nxt = iss;
 800bf04:	6522      	str	r2, [r4, #80]	@ 0x50
  pcb->lastack = iss - 1;
 800bf06:	3a01      	subs	r2, #1
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800bf08:	62a3      	str	r3, [r4, #40]	@ 0x28
  pcb->snd_wnd = TCP_WND;
 800bf0a:	f241 63d0 	movw	r3, #5840	@ 0x16d0
  pcb->lastack = iss - 1;
 800bf0e:	6462      	str	r2, [r4, #68]	@ 0x44
  pcb->snd_lbb = iss - 1;
 800bf10:	e9c4 2216 	strd	r2, r2, [r4, #88]	@ 0x58
#if LWIP_IPV4
  {
    if (outif == NULL) {
      return sendmss;
    }
    mtu = outif->mtu;
 800bf14:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
  pcb->snd_wnd = TCP_WND;
 800bf16:	f8a4 3060 	strh.w	r3, [r4, #96]	@ 0x60
  pcb->rcv_nxt = 0;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	6263      	str	r3, [r4, #36]	@ 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800bf1e:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800bf20:	2a00      	cmp	r2, #0
 800bf22:	d037      	beq.n	800bf94 <tcp_connect+0xe8>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800bf24:	2a28      	cmp	r2, #40	@ 0x28
 800bf26:	bf38      	it	cc
 800bf28:	2228      	movcc	r2, #40	@ 0x28
 800bf2a:	3a28      	subs	r2, #40	@ 0x28
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800bf2c:	b292      	uxth	r2, r2
 800bf2e:	f5b2 7f06 	cmp.w	r2, #536	@ 0x218
 800bf32:	bf28      	it	cs
 800bf34:	f44f 7206 	movcs.w	r2, #536	@ 0x218
  pcb->cwnd = 1;
 800bf38:	2301      	movs	r3, #1
  pcb->connected = connected;
 800bf3a:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800bf3e:	2102      	movs	r1, #2
 800bf40:	4620      	mov	r0, r4
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800bf42:	8662      	strh	r2, [r4, #50]	@ 0x32
  pcb->cwnd = 1;
 800bf44:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800bf48:	f003 fa02 	bl	800f350 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 800bf4c:	4605      	mov	r5, r0
 800bf4e:	b9f8      	cbnz	r0, 800bf90 <tcp_connect+0xe4>
    pcb->state = SYN_SENT;
 800bf50:	2302      	movs	r3, #2
 800bf52:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 800bf54:	b186      	cbz	r6, 800bf78 <tcp_connect+0xcc>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800bf56:	4a26      	ldr	r2, [pc, #152]	@ (800bff0 <tcp_connect+0x144>)
 800bf58:	6813      	ldr	r3, [r2, #0]
 800bf5a:	42a3      	cmp	r3, r4
 800bf5c:	d01d      	beq.n	800bf9a <tcp_connect+0xee>
 800bf5e:	b15b      	cbz	r3, 800bf78 <tcp_connect+0xcc>
 800bf60:	68da      	ldr	r2, [r3, #12]
 800bf62:	42a2      	cmp	r2, r4
 800bf64:	d006      	beq.n	800bf74 <tcp_connect+0xc8>
 800bf66:	4613      	mov	r3, r2
 800bf68:	e7f9      	b.n	800bf5e <tcp_connect+0xb2>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800bf6a:	1d20      	adds	r0, r4, #4
 800bf6c:	f005 f804 	bl	8010f78 <ip4_route>
 800bf70:	4607      	mov	r7, r0
 800bf72:	e7b3      	b.n	800bedc <tcp_connect+0x30>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800bf74:	68e2      	ldr	r2, [r4, #12]
 800bf76:	60da      	str	r2, [r3, #12]
    TCP_REG_ACTIVE(pcb);
 800bf78:	4b1e      	ldr	r3, [pc, #120]	@ (800bff4 <tcp_connect+0x148>)
 800bf7a:	681a      	ldr	r2, [r3, #0]
 800bf7c:	601c      	str	r4, [r3, #0]
 800bf7e:	60e2      	str	r2, [r4, #12]
 800bf80:	f003 ff12 	bl	800fda8 <tcp_timer_needed>
 800bf84:	4b1c      	ldr	r3, [pc, #112]	@ (800bff8 <tcp_connect+0x14c>)
 800bf86:	2201      	movs	r2, #1
    tcp_output(pcb);
 800bf88:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 800bf8a:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 800bf8c:	f003 fbee 	bl	800f76c <tcp_output>
}
 800bf90:	4628      	mov	r0, r5
 800bf92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return sendmss;
 800bf94:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800bf98:	e7ce      	b.n	800bf38 <tcp_connect+0x8c>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800bf9a:	68e3      	ldr	r3, [r4, #12]
 800bf9c:	6013      	str	r3, [r2, #0]
 800bf9e:	e7eb      	b.n	800bf78 <tcp_connect+0xcc>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800bfa0:	4b16      	ldr	r3, [pc, #88]	@ (800bffc <tcp_connect+0x150>)
 800bfa2:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 800bfa6:	4916      	ldr	r1, [pc, #88]	@ (800c000 <tcp_connect+0x154>)
 800bfa8:	f06f 0509 	mvn.w	r5, #9
 800bfac:	4815      	ldr	r0, [pc, #84]	@ (800c004 <tcp_connect+0x158>)
 800bfae:	f006 f815 	bl	8011fdc <iprintf>
 800bfb2:	e7ed      	b.n	800bf90 <tcp_connect+0xe4>
      return ERR_BUF;
 800bfb4:	f06f 0501 	mvn.w	r5, #1
 800bfb8:	e7ea      	b.n	800bf90 <tcp_connect+0xe4>
    return ERR_RTE;
 800bfba:	f06f 0503 	mvn.w	r5, #3
 800bfbe:	e7e7      	b.n	800bf90 <tcp_connect+0xe4>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800bfc0:	4b0e      	ldr	r3, [pc, #56]	@ (800bffc <tcp_connect+0x150>)
 800bfc2:	f240 4236 	movw	r2, #1078	@ 0x436
 800bfc6:	4910      	ldr	r1, [pc, #64]	@ (800c008 <tcp_connect+0x15c>)
 800bfc8:	480e      	ldr	r0, [pc, #56]	@ (800c004 <tcp_connect+0x158>)
 800bfca:	f006 f807 	bl	8011fdc <iprintf>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800bfce:	f06f 050f 	mvn.w	r5, #15
 800bfd2:	e7dd      	b.n	800bf90 <tcp_connect+0xe4>
 800bfd4:	4b09      	ldr	r3, [pc, #36]	@ (800bffc <tcp_connect+0x150>)
 800bfd6:	f240 4235 	movw	r2, #1077	@ 0x435
 800bfda:	490c      	ldr	r1, [pc, #48]	@ (800c00c <tcp_connect+0x160>)
 800bfdc:	4809      	ldr	r0, [pc, #36]	@ (800c004 <tcp_connect+0x158>)
 800bfde:	f005 fffd 	bl	8011fdc <iprintf>
 800bfe2:	e7f4      	b.n	800bfce <tcp_connect+0x122>
 800bfe4:	2400002c 	.word	0x2400002c
 800bfe8:	2400b948 	.word	0x2400b948
 800bfec:	16d016d0 	.word	0x16d016d0
 800bff0:	2400b944 	.word	0x2400b944
 800bff4:	2400b93c 	.word	0x2400b93c
 800bff8:	2400b937 	.word	0x2400b937
 800bffc:	0801403c 	.word	0x0801403c
 800c000:	080141ec 	.word	0x080141ec
 800c004:	08012edc 	.word	0x08012edc
 800c008:	080141d0 	.word	0x080141d0
 800c00c:	080141b4 	.word	0x080141b4

0800c010 <tcp_segs_free>:
  while (seg != NULL) {
 800c010:	b170      	cbz	r0, 800c030 <tcp_segs_free+0x20>
{
 800c012:	b538      	push	{r3, r4, r5, lr}
 800c014:	4604      	mov	r4, r0
      pbuf_free(seg->p);
 800c016:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 800c018:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c01a:	6868      	ldr	r0, [r5, #4]
 800c01c:	b108      	cbz	r0, 800c022 <tcp_segs_free+0x12>
      pbuf_free(seg->p);
 800c01e:	f7ff f9ed 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c022:	4629      	mov	r1, r5
 800c024:	2003      	movs	r0, #3
 800c026:	f7fe fedd 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c02a:	2c00      	cmp	r4, #0
 800c02c:	d1f3      	bne.n	800c016 <tcp_segs_free+0x6>
}
 800c02e:	bd38      	pop	{r3, r4, r5, pc}
 800c030:	4770      	bx	lr
 800c032:	bf00      	nop

0800c034 <tcp_seg_free>:
  if (seg != NULL) {
 800c034:	b158      	cbz	r0, 800c04e <tcp_seg_free+0x1a>
{
 800c036:	b510      	push	{r4, lr}
 800c038:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 800c03a:	6840      	ldr	r0, [r0, #4]
 800c03c:	b108      	cbz	r0, 800c042 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800c03e:	f7ff f9dd 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c042:	4621      	mov	r1, r4
 800c044:	2003      	movs	r0, #3
}
 800c046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 800c04a:	f7fe becb 	b.w	800ade4 <memp_free>
 800c04e:	4770      	bx	lr

0800c050 <tcp_seg_copy>:
{
 800c050:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800c052:	4605      	mov	r5, r0
 800c054:	b188      	cbz	r0, 800c07a <tcp_seg_copy+0x2a>
  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800c056:	2003      	movs	r0, #3
 800c058:	f7fe fe7e 	bl	800ad58 <memp_malloc>
  if (cseg == NULL) {
 800c05c:	4604      	mov	r4, r0
 800c05e:	b150      	cbz	r0, 800c076 <tcp_seg_copy+0x26>
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800c060:	6868      	ldr	r0, [r5, #4]
 800c062:	6829      	ldr	r1, [r5, #0]
 800c064:	68aa      	ldr	r2, [r5, #8]
 800c066:	68eb      	ldr	r3, [r5, #12]
 800c068:	6060      	str	r0, [r4, #4]
 800c06a:	6021      	str	r1, [r4, #0]
  pbuf_ref(cseg->p);
 800c06c:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800c06e:	60a2      	str	r2, [r4, #8]
 800c070:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 800c072:	f7ff fb3b 	bl	800b6ec <pbuf_ref>
}
 800c076:	4620      	mov	r0, r4
 800c078:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800c07a:	4b04      	ldr	r3, [pc, #16]	@ (800c08c <tcp_seg_copy+0x3c>)
 800c07c:	f240 6282 	movw	r2, #1666	@ 0x682
 800c080:	4903      	ldr	r1, [pc, #12]	@ (800c090 <tcp_seg_copy+0x40>)
 800c082:	4804      	ldr	r0, [pc, #16]	@ (800c094 <tcp_seg_copy+0x44>)
 800c084:	f005 ffaa 	bl	8011fdc <iprintf>
 800c088:	e7e5      	b.n	800c056 <tcp_seg_copy+0x6>
 800c08a:	bf00      	nop
 800c08c:	0801403c 	.word	0x0801403c
 800c090:	0801421c 	.word	0x0801421c
 800c094:	08012edc 	.word	0x08012edc

0800c098 <tcp_arg>:
{
 800c098:	b538      	push	{r3, r4, r5, lr}
 800c09a:	4604      	mov	r4, r0
 800c09c:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c09e:	f7fb fe11 	bl	8007cc4 <sys_check_core_locking>
  if (pcb != NULL) {
 800c0a2:	b104      	cbz	r4, 800c0a6 <tcp_arg+0xe>
    pcb->callback_arg = arg;
 800c0a4:	6125      	str	r5, [r4, #16]
}
 800c0a6:	bd38      	pop	{r3, r4, r5, pc}

0800c0a8 <tcp_recv>:
{
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	4604      	mov	r4, r0
 800c0ac:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c0ae:	f7fb fe09 	bl	8007cc4 <sys_check_core_locking>
  if (pcb != NULL) {
 800c0b2:	b124      	cbz	r4, 800c0be <tcp_recv+0x16>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c0b4:	7d23      	ldrb	r3, [r4, #20]
 800c0b6:	2b01      	cmp	r3, #1
 800c0b8:	d002      	beq.n	800c0c0 <tcp_recv+0x18>
    pcb->recv = recv;
 800c0ba:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 800c0be:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c0c0:	4b03      	ldr	r3, [pc, #12]	@ (800c0d0 <tcp_recv+0x28>)
 800c0c2:	f240 72df 	movw	r2, #2015	@ 0x7df
 800c0c6:	4903      	ldr	r1, [pc, #12]	@ (800c0d4 <tcp_recv+0x2c>)
 800c0c8:	4803      	ldr	r0, [pc, #12]	@ (800c0d8 <tcp_recv+0x30>)
 800c0ca:	f005 ff87 	bl	8011fdc <iprintf>
 800c0ce:	e7f4      	b.n	800c0ba <tcp_recv+0x12>
 800c0d0:	0801403c 	.word	0x0801403c
 800c0d4:	08014238 	.word	0x08014238
 800c0d8:	08012edc 	.word	0x08012edc

0800c0dc <tcp_sent>:
{
 800c0dc:	b538      	push	{r3, r4, r5, lr}
 800c0de:	4604      	mov	r4, r0
 800c0e0:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c0e2:	f7fb fdef 	bl	8007cc4 <sys_check_core_locking>
  if (pcb != NULL) {
 800c0e6:	b124      	cbz	r4, 800c0f2 <tcp_sent+0x16>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c0e8:	7d23      	ldrb	r3, [r4, #20]
 800c0ea:	2b01      	cmp	r3, #1
 800c0ec:	d002      	beq.n	800c0f4 <tcp_sent+0x18>
    pcb->sent = sent;
 800c0ee:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
}
 800c0f2:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c0f4:	4b03      	ldr	r3, [pc, #12]	@ (800c104 <tcp_sent+0x28>)
 800c0f6:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 800c0fa:	4903      	ldr	r1, [pc, #12]	@ (800c108 <tcp_sent+0x2c>)
 800c0fc:	4803      	ldr	r0, [pc, #12]	@ (800c10c <tcp_sent+0x30>)
 800c0fe:	f005 ff6d 	bl	8011fdc <iprintf>
 800c102:	e7f4      	b.n	800c0ee <tcp_sent+0x12>
 800c104:	0801403c 	.word	0x0801403c
 800c108:	08014260 	.word	0x08014260
 800c10c:	08012edc 	.word	0x08012edc

0800c110 <tcp_err>:
{
 800c110:	b538      	push	{r3, r4, r5, lr}
 800c112:	4604      	mov	r4, r0
 800c114:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c116:	f7fb fdd5 	bl	8007cc4 <sys_check_core_locking>
  if (pcb != NULL) {
 800c11a:	b124      	cbz	r4, 800c126 <tcp_err+0x16>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c11c:	7d23      	ldrb	r3, [r4, #20]
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d002      	beq.n	800c128 <tcp_err+0x18>
    pcb->errf = err;
 800c122:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 800c126:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c128:	4b03      	ldr	r3, [pc, #12]	@ (800c138 <tcp_err+0x28>)
 800c12a:	f640 020d 	movw	r2, #2061	@ 0x80d
 800c12e:	4903      	ldr	r1, [pc, #12]	@ (800c13c <tcp_err+0x2c>)
 800c130:	4803      	ldr	r0, [pc, #12]	@ (800c140 <tcp_err+0x30>)
 800c132:	f005 ff53 	bl	8011fdc <iprintf>
 800c136:	e7f4      	b.n	800c122 <tcp_err+0x12>
 800c138:	0801403c 	.word	0x0801403c
 800c13c:	08014288 	.word	0x08014288
 800c140:	08012edc 	.word	0x08012edc

0800c144 <tcp_accept>:
{
 800c144:	b538      	push	{r3, r4, r5, lr}
 800c146:	4604      	mov	r4, r0
 800c148:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c14a:	f7fb fdbb 	bl	8007cc4 <sys_check_core_locking>
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800c14e:	b11c      	cbz	r4, 800c158 <tcp_accept+0x14>
 800c150:	7d23      	ldrb	r3, [r4, #20]
 800c152:	2b01      	cmp	r3, #1
    lpcb->accept = accept;
 800c154:	bf08      	it	eq
 800c156:	61a5      	streq	r5, [r4, #24]
}
 800c158:	bd38      	pop	{r3, r4, r5, pc}
 800c15a:	bf00      	nop

0800c15c <tcp_poll>:
{
 800c15c:	b570      	push	{r4, r5, r6, lr}
 800c15e:	4604      	mov	r4, r0
 800c160:	460e      	mov	r6, r1
 800c162:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 800c164:	f7fb fdae 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c168:	b18c      	cbz	r4, 800c18e <tcp_poll+0x32>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c16a:	7d23      	ldrb	r3, [r4, #20]
 800c16c:	2b01      	cmp	r3, #1
 800c16e:	d003      	beq.n	800c178 <tcp_poll+0x1c>
  pcb->poll = poll;
 800c170:	f8c4 608c 	str.w	r6, [r4, #140]	@ 0x8c
  pcb->pollinterval = interval;
 800c174:	7765      	strb	r5, [r4, #29]
}
 800c176:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c178:	4b09      	ldr	r3, [pc, #36]	@ (800c1a0 <tcp_poll+0x44>)
 800c17a:	f640 023e 	movw	r2, #2110	@ 0x83e
 800c17e:	4909      	ldr	r1, [pc, #36]	@ (800c1a4 <tcp_poll+0x48>)
 800c180:	4809      	ldr	r0, [pc, #36]	@ (800c1a8 <tcp_poll+0x4c>)
 800c182:	f005 ff2b 	bl	8011fdc <iprintf>
  pcb->poll = poll;
 800c186:	f8c4 608c 	str.w	r6, [r4, #140]	@ 0x8c
  pcb->pollinterval = interval;
 800c18a:	7765      	strb	r5, [r4, #29]
}
 800c18c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c18e:	4b04      	ldr	r3, [pc, #16]	@ (800c1a0 <tcp_poll+0x44>)
 800c190:	f640 023d 	movw	r2, #2109	@ 0x83d
 800c194:	4905      	ldr	r1, [pc, #20]	@ (800c1ac <tcp_poll+0x50>)
 800c196:	4804      	ldr	r0, [pc, #16]	@ (800c1a8 <tcp_poll+0x4c>)
}
 800c198:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c19c:	f005 bf1e 	b.w	8011fdc <iprintf>
 800c1a0:	0801403c 	.word	0x0801403c
 800c1a4:	080142c8 	.word	0x080142c8
 800c1a8:	08012edc 	.word	0x08012edc
 800c1ac:	080142b0 	.word	0x080142b0

0800c1b0 <tcp_pcb_purge>:
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c1b0:	2800      	cmp	r0, #0
 800c1b2:	d041      	beq.n	800c238 <tcp_pcb_purge+0x88>
{
 800c1b4:	b570      	push	{r4, r5, r6, lr}
  if (pcb->state != CLOSED &&
 800c1b6:	7d03      	ldrb	r3, [r0, #20]
 800c1b8:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 800c1ba:	2b0a      	cmp	r3, #10
 800c1bc:	d001      	beq.n	800c1c2 <tcp_pcb_purge+0x12>
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d800      	bhi.n	800c1c4 <tcp_pcb_purge+0x14>
}
 800c1c2:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 800c1c4:	6f80      	ldr	r0, [r0, #120]	@ 0x78
 800c1c6:	b118      	cbz	r0, 800c1d0 <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 800c1c8:	f7ff f918 	bl	800b3fc <pbuf_free>
      pcb->refused_data = NULL;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	67ab      	str	r3, [r5, #120]	@ 0x78
    if (pcb->ooseq != NULL) {
 800c1d0:	6f6c      	ldr	r4, [r5, #116]	@ 0x74
 800c1d2:	b164      	cbz	r4, 800c1ee <tcp_pcb_purge+0x3e>
      pbuf_free(seg->p);
 800c1d4:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800c1d6:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c1d8:	6870      	ldr	r0, [r6, #4]
 800c1da:	b108      	cbz	r0, 800c1e0 <tcp_pcb_purge+0x30>
      pbuf_free(seg->p);
 800c1dc:	f7ff f90e 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c1e0:	4631      	mov	r1, r6
 800c1e2:	2003      	movs	r0, #3
 800c1e4:	f7fe fdfe 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c1e8:	2c00      	cmp	r4, #0
 800c1ea:	d1f3      	bne.n	800c1d4 <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 800c1ec:	676c      	str	r4, [r5, #116]	@ 0x74
    pcb->rtime = -1;
 800c1ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    tcp_segs_free(pcb->unsent);
 800c1f2:	6eec      	ldr	r4, [r5, #108]	@ 0x6c
    pcb->rtime = -1;
 800c1f4:	862b      	strh	r3, [r5, #48]	@ 0x30
  while (seg != NULL) {
 800c1f6:	b15c      	cbz	r4, 800c210 <tcp_pcb_purge+0x60>
      pbuf_free(seg->p);
 800c1f8:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800c1fa:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c1fc:	6870      	ldr	r0, [r6, #4]
 800c1fe:	b108      	cbz	r0, 800c204 <tcp_pcb_purge+0x54>
      pbuf_free(seg->p);
 800c200:	f7ff f8fc 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c204:	4631      	mov	r1, r6
 800c206:	2003      	movs	r0, #3
 800c208:	f7fe fdec 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c20c:	2c00      	cmp	r4, #0
 800c20e:	d1f3      	bne.n	800c1f8 <tcp_pcb_purge+0x48>
    tcp_segs_free(pcb->unacked);
 800c210:	6f2c      	ldr	r4, [r5, #112]	@ 0x70
  while (seg != NULL) {
 800c212:	b15c      	cbz	r4, 800c22c <tcp_pcb_purge+0x7c>
      pbuf_free(seg->p);
 800c214:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800c216:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c218:	6870      	ldr	r0, [r6, #4]
 800c21a:	b108      	cbz	r0, 800c220 <tcp_pcb_purge+0x70>
      pbuf_free(seg->p);
 800c21c:	f7ff f8ee 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c220:	4631      	mov	r1, r6
 800c222:	2003      	movs	r0, #3
 800c224:	f7fe fdde 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c228:	2c00      	cmp	r4, #0
 800c22a:	d1f3      	bne.n	800c214 <tcp_pcb_purge+0x64>
    pcb->unacked = pcb->unsent = NULL;
 800c22c:	2300      	movs	r3, #0
 800c22e:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
    pcb->unsent_oversize = 0;
 800c232:	f8a5 3068 	strh.w	r3, [r5, #104]	@ 0x68
}
 800c236:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c238:	4b03      	ldr	r3, [pc, #12]	@ (800c248 <tcp_pcb_purge+0x98>)
 800c23a:	f640 0251 	movw	r2, #2129	@ 0x851
 800c23e:	4903      	ldr	r1, [pc, #12]	@ (800c24c <tcp_pcb_purge+0x9c>)
 800c240:	4803      	ldr	r0, [pc, #12]	@ (800c250 <tcp_pcb_purge+0xa0>)
 800c242:	f005 becb 	b.w	8011fdc <iprintf>
 800c246:	bf00      	nop
 800c248:	0801403c 	.word	0x0801403c
 800c24c:	080142e8 	.word	0x080142e8
 800c250:	08012edc 	.word	0x08012edc

0800c254 <tcp_slowtmr>:
{
 800c254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 800c258:	4da7      	ldr	r5, [pc, #668]	@ (800c4f8 <tcp_slowtmr+0x2a4>)
{
 800c25a:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 800c25c:	4ea7      	ldr	r6, [pc, #668]	@ (800c4fc <tcp_slowtmr+0x2a8>)
  ++tcp_ticks;
 800c25e:	682b      	ldr	r3, [r5, #0]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c260:	f8df b2c4 	ldr.w	fp, [pc, #708]	@ 800c528 <tcp_slowtmr+0x2d4>
  ++tcp_ticks;
 800c264:	3301      	adds	r3, #1
 800c266:	602b      	str	r3, [r5, #0]
  ++tcp_timer_ctr;
 800c268:	7833      	ldrb	r3, [r6, #0]
 800c26a:	3301      	adds	r3, #1
 800c26c:	7033      	strb	r3, [r6, #0]
  pcb = tcp_active_pcbs;
 800c26e:	4ba4      	ldr	r3, [pc, #656]	@ (800c500 <tcp_slowtmr+0x2ac>)
 800c270:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 800c272:	2c00      	cmp	r4, #0
 800c274:	d05f      	beq.n	800c336 <tcp_slowtmr+0xe2>
  prev = NULL;
 800c276:	2700      	movs	r7, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c278:	46b9      	mov	r9, r7
 800c27a:	7d23      	ldrb	r3, [r4, #20]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	f000 80e4 	beq.w	800c44a <tcp_slowtmr+0x1f6>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800c282:	2b01      	cmp	r3, #1
 800c284:	f000 80ec 	beq.w	800c460 <tcp_slowtmr+0x20c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800c288:	2b0a      	cmp	r3, #10
 800c28a:	f000 80f4 	beq.w	800c476 <tcp_slowtmr+0x222>
    if (pcb->last_timer == tcp_timer_ctr) {
 800c28e:	7833      	ldrb	r3, [r6, #0]
 800c290:	7fa2      	ldrb	r2, [r4, #30]
 800c292:	429a      	cmp	r2, r3
 800c294:	f000 80fb 	beq.w	800c48e <tcp_slowtmr+0x23a>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c298:	7d22      	ldrb	r2, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 800c29a:	77a3      	strb	r3, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c29c:	2a02      	cmp	r2, #2
 800c29e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800c2a2:	f000 809e 	beq.w	800c3e2 <tcp_slowtmr+0x18e>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800c2a6:	2b0b      	cmp	r3, #11
 800c2a8:	f240 80a2 	bls.w	800c3f0 <tcp_slowtmr+0x19c>
      ++pcb_remove;
 800c2ac:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 800c2b0:	2a06      	cmp	r2, #6
 800c2b2:	f000 80bb 	beq.w	800c42c <tcp_slowtmr+0x1d8>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c2b6:	7a63      	ldrb	r3, [r4, #9]
 800c2b8:	071b      	lsls	r3, r3, #28
 800c2ba:	f140 8096 	bpl.w	800c3ea <tcp_slowtmr+0x196>
 800c2be:	2a04      	cmp	r2, #4
 800c2c0:	d002      	beq.n	800c2c8 <tcp_slowtmr+0x74>
 800c2c2:	2a07      	cmp	r2, #7
 800c2c4:	f040 8091 	bne.w	800c3ea <tcp_slowtmr+0x196>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800c2c8:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 800c2cc:	4b8d      	ldr	r3, [pc, #564]	@ (800c504 <tcp_slowtmr+0x2b0>)
 800c2ce:	498e      	ldr	r1, [pc, #568]	@ (800c508 <tcp_slowtmr+0x2b4>)
 800c2d0:	4403      	add	r3, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c2d2:	682a      	ldr	r2, [r5, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800c2d4:	fba1 1303 	umull	r1, r3, r1, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c2d8:	6a21      	ldr	r1, [r4, #32]
 800c2da:	1a52      	subs	r2, r2, r1
 800c2dc:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800c2e0:	f240 8189 	bls.w	800c5f6 <tcp_slowtmr+0x3a2>
        ++pcb_remove;
 800c2e4:	f108 0801 	add.w	r8, r8, #1
        ++pcb_reset;
 800c2e8:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 800c2ec:	fa5f f888 	uxtb.w	r8, r8
    if (pcb->ooseq != NULL &&
 800c2f0:	6f67      	ldr	r7, [r4, #116]	@ 0x74
 800c2f2:	b157      	cbz	r7, 800c30a <tcp_slowtmr+0xb6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800c2f4:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	@ 0x40
 800c2f8:	682a      	ldr	r2, [r5, #0]
 800c2fa:	6a21      	ldr	r1, [r4, #32]
 800c2fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c300:	1a52      	subs	r2, r2, r1
    if (pcb->ooseq != NULL &&
 800c302:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800c306:	f080 80e7 	bcs.w	800c4d8 <tcp_slowtmr+0x284>
    if (pcb->state == SYN_RCVD) {
 800c30a:	7d23      	ldrb	r3, [r4, #20]
 800c30c:	2b03      	cmp	r3, #3
 800c30e:	f000 80c4 	beq.w	800c49a <tcp_slowtmr+0x246>
    if (pcb->state == LAST_ACK) {
 800c312:	2b09      	cmp	r3, #9
 800c314:	d030      	beq.n	800c378 <tcp_slowtmr+0x124>
    if (pcb_remove) {
 800c316:	f1b8 0f00 	cmp.w	r8, #0
 800c31a:	d132      	bne.n	800c382 <tcp_slowtmr+0x12e>
      ++prev->polltmr;
 800c31c:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800c31e:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 800c320:	3301      	adds	r3, #1
      pcb = pcb->next;
 800c322:	68e7      	ldr	r7, [r4, #12]
      ++prev->polltmr;
 800c324:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 800c326:	429a      	cmp	r2, r3
      ++prev->polltmr;
 800c328:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800c32a:	f240 80bd 	bls.w	800c4a8 <tcp_slowtmr+0x254>
    pcb_reset = 0;
 800c32e:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800c330:	463c      	mov	r4, r7
  while (pcb != NULL) {
 800c332:	2c00      	cmp	r4, #0
 800c334:	d1a1      	bne.n	800c27a <tcp_slowtmr+0x26>
  pcb = tcp_tw_pcbs;
 800c336:	4f75      	ldr	r7, [pc, #468]	@ (800c50c <tcp_slowtmr+0x2b8>)
 800c338:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 800c33a:	b1d4      	cbz	r4, 800c372 <tcp_slowtmr+0x11e>
  prev = NULL;
 800c33c:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c33e:	f8df a1e8 	ldr.w	sl, [pc, #488]	@ 800c528 <tcp_slowtmr+0x2d4>
 800c342:	f8df 91e8 	ldr.w	r9, [pc, #488]	@ 800c52c <tcp_slowtmr+0x2d8>
 800c346:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 800c518 <tcp_slowtmr+0x2c4>
 800c34a:	7d23      	ldrb	r3, [r4, #20]
 800c34c:	2b0a      	cmp	r3, #10
 800c34e:	d006      	beq.n	800c35e <tcp_slowtmr+0x10a>
 800c350:	4653      	mov	r3, sl
 800c352:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800c356:	4649      	mov	r1, r9
 800c358:	4640      	mov	r0, r8
 800c35a:	f005 fe3f 	bl	8011fdc <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c35e:	682b      	ldr	r3, [r5, #0]
 800c360:	6a22      	ldr	r2, [r4, #32]
 800c362:	1a9b      	subs	r3, r3, r2
 800c364:	2bf0      	cmp	r3, #240	@ 0xf0
 800c366:	f200 812b 	bhi.w	800c5c0 <tcp_slowtmr+0x36c>
      pcb = pcb->next;
 800c36a:	4626      	mov	r6, r4
 800c36c:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800c36e:	2c00      	cmp	r4, #0
 800c370:	d1eb      	bne.n	800c34a <tcp_slowtmr+0xf6>
}
 800c372:	b007      	add	sp, #28
 800c374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c378:	682b      	ldr	r3, [r5, #0]
 800c37a:	6a22      	ldr	r2, [r4, #32]
 800c37c:	1a9b      	subs	r3, r3, r2
 800c37e:	2bf0      	cmp	r3, #240	@ 0xf0
 800c380:	d9c9      	bls.n	800c316 <tcp_slowtmr+0xc2>
      tcp_pcb_purge(pcb);
 800c382:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 800c384:	f8d4 7090 	ldr.w	r7, [r4, #144]	@ 0x90
      tcp_pcb_purge(pcb);
 800c388:	f7ff ff12 	bl	800c1b0 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c38c:	4b5c      	ldr	r3, [pc, #368]	@ (800c500 <tcp_slowtmr+0x2ac>)
 800c38e:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 800c390:	f1b9 0f00 	cmp.w	r9, #0
 800c394:	f000 8176 	beq.w	800c684 <tcp_slowtmr+0x430>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c398:	42a3      	cmp	r3, r4
 800c39a:	f000 819d 	beq.w	800c6d8 <tcp_slowtmr+0x484>
        prev->next = pcb->next;
 800c39e:	68e3      	ldr	r3, [r4, #12]
 800c3a0:	f8c9 300c 	str.w	r3, [r9, #12]
      if (pcb_reset) {
 800c3a4:	f1ba 0f00 	cmp.w	sl, #0
 800c3a8:	f040 813f 	bne.w	800c62a <tcp_slowtmr+0x3d6>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c3ac:	7d23      	ldrb	r3, [r4, #20]
 800c3ae:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 800c3b0:	e9d4 a803 	ldrd	sl, r8, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c3b4:	f000 814b 	beq.w	800c64e <tcp_slowtmr+0x3fa>
  memp_free(MEMP_TCP_PCB, pcb);
 800c3b8:	4621      	mov	r1, r4
 800c3ba:	2001      	movs	r0, #1
 800c3bc:	f7fe fd12 	bl	800ade4 <memp_free>
      tcp_active_pcbs_changed = 0;
 800c3c0:	4c53      	ldr	r4, [pc, #332]	@ (800c510 <tcp_slowtmr+0x2bc>)
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	7023      	strb	r3, [r4, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800c3c6:	b13f      	cbz	r7, 800c3d8 <tcp_slowtmr+0x184>
 800c3c8:	f06f 010c 	mvn.w	r1, #12
 800c3cc:	4640      	mov	r0, r8
 800c3ce:	47b8      	blx	r7
      if (tcp_active_pcbs_changed) {
 800c3d0:	7823      	ldrb	r3, [r4, #0]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f47f af4b 	bne.w	800c26e <tcp_slowtmr+0x1a>
      pcb = pcb->next;
 800c3d8:	4654      	mov	r4, sl
  while (pcb != NULL) {
 800c3da:	2c00      	cmp	r4, #0
 800c3dc:	f47f af4d 	bne.w	800c27a <tcp_slowtmr+0x26>
 800c3e0:	e7a9      	b.n	800c336 <tcp_slowtmr+0xe2>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c3e2:	2b05      	cmp	r3, #5
 800c3e4:	d904      	bls.n	800c3f0 <tcp_slowtmr+0x19c>
      ++pcb_remove;
 800c3e6:	f04f 0801 	mov.w	r8, #1
    pcb_reset = 0;
 800c3ea:	f04f 0a00 	mov.w	sl, #0
 800c3ee:	e77f      	b.n	800c2f0 <tcp_slowtmr+0x9c>
      if (pcb->persist_backoff > 0) {
 800c3f0:	f894 8099 	ldrb.w	r8, [r4, #153]	@ 0x99
 800c3f4:	f1b8 0f00 	cmp.w	r8, #0
 800c3f8:	f000 809a 	beq.w	800c530 <tcp_slowtmr+0x2dc>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800c3fc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c3fe:	b133      	cbz	r3, 800c40e <tcp_slowtmr+0x1ba>
 800c400:	465b      	mov	r3, fp
 800c402:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800c406:	4943      	ldr	r1, [pc, #268]	@ (800c514 <tcp_slowtmr+0x2c0>)
 800c408:	4843      	ldr	r0, [pc, #268]	@ (800c518 <tcp_slowtmr+0x2c4>)
 800c40a:	f005 fde7 	bl	8011fdc <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800c40e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800c410:	2b00      	cmp	r3, #0
 800c412:	f000 8182 	beq.w	800c71a <tcp_slowtmr+0x4c6>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800c416:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 800c41a:	2b0b      	cmp	r3, #11
 800c41c:	f240 811e 	bls.w	800c65c <tcp_slowtmr+0x408>
    if (pcb->state == FIN_WAIT_2) {
 800c420:	7d22      	ldrb	r2, [r4, #20]
      ++pcb_remove;
 800c422:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 800c426:	2a06      	cmp	r2, #6
 800c428:	f47f af45 	bne.w	800c2b6 <tcp_slowtmr+0x62>
      if (pcb->flags & TF_RXCLOSED) {
 800c42c:	8b63      	ldrh	r3, [r4, #26]
 800c42e:	06da      	lsls	r2, r3, #27
 800c430:	d5db      	bpl.n	800c3ea <tcp_slowtmr+0x196>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c432:	682b      	ldr	r3, [r5, #0]
 800c434:	6a22      	ldr	r2, [r4, #32]
 800c436:	1a9b      	subs	r3, r3, r2
 800c438:	2b28      	cmp	r3, #40	@ 0x28
 800c43a:	d9d6      	bls.n	800c3ea <tcp_slowtmr+0x196>
          ++pcb_remove;
 800c43c:	f108 0801 	add.w	r8, r8, #1
    pcb_reset = 0;
 800c440:	f04f 0a00 	mov.w	sl, #0
          ++pcb_remove;
 800c444:	fa5f f888 	uxtb.w	r8, r8
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c448:	e752      	b.n	800c2f0 <tcp_slowtmr+0x9c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c44a:	465b      	mov	r3, fp
 800c44c:	f240 42be 	movw	r2, #1214	@ 0x4be
 800c450:	4932      	ldr	r1, [pc, #200]	@ (800c51c <tcp_slowtmr+0x2c8>)
 800c452:	4831      	ldr	r0, [pc, #196]	@ (800c518 <tcp_slowtmr+0x2c4>)
 800c454:	f005 fdc2 	bl	8011fdc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800c458:	7d23      	ldrb	r3, [r4, #20]
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	f47f af14 	bne.w	800c288 <tcp_slowtmr+0x34>
 800c460:	465b      	mov	r3, fp
 800c462:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800c466:	492e      	ldr	r1, [pc, #184]	@ (800c520 <tcp_slowtmr+0x2cc>)
 800c468:	482b      	ldr	r0, [pc, #172]	@ (800c518 <tcp_slowtmr+0x2c4>)
 800c46a:	f005 fdb7 	bl	8011fdc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800c46e:	7d23      	ldrb	r3, [r4, #20]
 800c470:	2b0a      	cmp	r3, #10
 800c472:	f47f af0c 	bne.w	800c28e <tcp_slowtmr+0x3a>
 800c476:	465b      	mov	r3, fp
 800c478:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800c47c:	4929      	ldr	r1, [pc, #164]	@ (800c524 <tcp_slowtmr+0x2d0>)
 800c47e:	4826      	ldr	r0, [pc, #152]	@ (800c518 <tcp_slowtmr+0x2c4>)
 800c480:	f005 fdac 	bl	8011fdc <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800c484:	7833      	ldrb	r3, [r6, #0]
 800c486:	7fa2      	ldrb	r2, [r4, #30]
 800c488:	429a      	cmp	r2, r3
 800c48a:	f47f af05 	bne.w	800c298 <tcp_slowtmr+0x44>
      continue;
 800c48e:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800c490:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800c492:	2c00      	cmp	r4, #0
 800c494:	f47f aef1 	bne.w	800c27a <tcp_slowtmr+0x26>
 800c498:	e74d      	b.n	800c336 <tcp_slowtmr+0xe2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c49a:	682b      	ldr	r3, [r5, #0]
 800c49c:	6a22      	ldr	r2, [r4, #32]
 800c49e:	1a9b      	subs	r3, r3, r2
 800c4a0:	2b28      	cmp	r3, #40	@ 0x28
 800c4a2:	f63f af6e 	bhi.w	800c382 <tcp_slowtmr+0x12e>
 800c4a6:	e736      	b.n	800c316 <tcp_slowtmr+0xc2>
        tcp_active_pcbs_changed = 0;
 800c4a8:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 800c510 <tcp_slowtmr+0x2bc>
        TCP_EVENT_POLL(prev, err);
 800c4ac:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
        prev->polltmr = 0;
 800c4b0:	f884 801c 	strb.w	r8, [r4, #28]
        tcp_active_pcbs_changed = 0;
 800c4b4:	f889 8000 	strb.w	r8, [r9]
        TCP_EVENT_POLL(prev, err);
 800c4b8:	b153      	cbz	r3, 800c4d0 <tcp_slowtmr+0x27c>
 800c4ba:	4621      	mov	r1, r4
 800c4bc:	6920      	ldr	r0, [r4, #16]
 800c4be:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800c4c0:	f899 3000 	ldrb.w	r3, [r9]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	f47f aed2 	bne.w	800c26e <tcp_slowtmr+0x1a>
        if (err == ERR_OK) {
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	f47f af2f 	bne.w	800c32e <tcp_slowtmr+0xda>
          tcp_output(prev);
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	f003 f94b 	bl	800f76c <tcp_output>
 800c4d6:	e72a      	b.n	800c32e <tcp_slowtmr+0xda>
 800c4d8:	9405      	str	r4, [sp, #20]
      pbuf_free(seg->p);
 800c4da:	463c      	mov	r4, r7
    struct tcp_seg *next = seg->next;
 800c4dc:	683f      	ldr	r7, [r7, #0]
    if (seg->p != NULL) {
 800c4de:	6860      	ldr	r0, [r4, #4]
 800c4e0:	b108      	cbz	r0, 800c4e6 <tcp_slowtmr+0x292>
      pbuf_free(seg->p);
 800c4e2:	f7fe ff8b 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c4e6:	4621      	mov	r1, r4
 800c4e8:	2003      	movs	r0, #3
 800c4ea:	f7fe fc7b 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c4ee:	2f00      	cmp	r7, #0
 800c4f0:	d1f3      	bne.n	800c4da <tcp_slowtmr+0x286>
    pcb->ooseq = NULL;
 800c4f2:	9c05      	ldr	r4, [sp, #20]
 800c4f4:	6767      	str	r7, [r4, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c4f6:	e708      	b.n	800c30a <tcp_slowtmr+0xb6>
 800c4f8:	2400b948 	.word	0x2400b948
 800c4fc:	2400b935 	.word	0x2400b935
 800c500:	2400b93c 	.word	0x2400b93c
 800c504:	000a4cb8 	.word	0x000a4cb8
 800c508:	10624dd3 	.word	0x10624dd3
 800c50c:	2400b938 	.word	0x2400b938
 800c510:	2400b937 	.word	0x2400b937
 800c514:	0801438c 	.word	0x0801438c
 800c518:	08012edc 	.word	0x08012edc
 800c51c:	08014304 	.word	0x08014304
 800c520:	08014330 	.word	0x08014330
 800c524:	0801435c 	.word	0x0801435c
 800c528:	0801403c 	.word	0x0801403c
 800c52c:	08014450 	.word	0x08014450
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800c530:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	@ 0x30
 800c534:	f647 70fe 	movw	r0, #32766	@ 0x7ffe
 800c538:	b299      	uxth	r1, r3
 800c53a:	4281      	cmp	r1, r0
 800c53c:	d802      	bhi.n	800c544 <tcp_slowtmr+0x2f0>
          ++pcb->rtime;
 800c53e:	3101      	adds	r1, #1
 800c540:	b20b      	sxth	r3, r1
 800c542:	8623      	strh	r3, [r4, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800c544:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	@ 0x40
 800c548:	4299      	cmp	r1, r3
 800c54a:	f73f aeb1 	bgt.w	800c2b0 <tcp_slowtmr+0x5c>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c54e:	4620      	mov	r0, r4
 800c550:	f002 ffd0 	bl	800f4f4 <tcp_rexmit_rto_prepare>
 800c554:	2800      	cmp	r0, #0
 800c556:	f040 80e8 	bne.w	800c72a <tcp_slowtmr+0x4d6>
 800c55a:	7d23      	ldrb	r3, [r4, #20]
            if (pcb->state != SYN_SENT) {
 800c55c:	2b02      	cmp	r3, #2
 800c55e:	d014      	beq.n	800c58a <tcp_slowtmr+0x336>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800c560:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800c564:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	@ 0x3c
 800c568:	2a0c      	cmp	r2, #12
 800c56a:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	@ 0x3e
 800c56e:	bf28      	it	cs
 800c570:	220c      	movcs	r2, #12
 800c572:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 800c576:	497a      	ldr	r1, [pc, #488]	@ (800c760 <tcp_slowtmr+0x50c>)
 800c578:	5c8a      	ldrb	r2, [r1, r2]
 800c57a:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800c57c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800c580:	4293      	cmp	r3, r2
 800c582:	bfa8      	it	ge
 800c584:	4613      	movge	r3, r2
 800c586:	f8a4 3040 	strh.w	r3, [r4, #64]	@ 0x40
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c58a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
            tcp_rexmit_rto_commit(pcb);
 800c58c:	4620      	mov	r0, r4
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c58e:	f8b4 1048 	ldrh.w	r1, [r4, #72]	@ 0x48
            pcb->cwnd = pcb->mss;
 800c592:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c596:	005b      	lsls	r3, r3, #1
 800c598:	b29a      	uxth	r2, r3
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c59a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	@ 0x60
            pcb->ssthresh = eff_wnd >> 1;
 800c59e:	428b      	cmp	r3, r1
 800c5a0:	bf28      	it	cs
 800c5a2:	460b      	movcs	r3, r1
 800c5a4:	085b      	lsrs	r3, r3, #1
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	bf38      	it	cc
 800c5aa:	4613      	movcc	r3, r2
 800c5ac:	f8a4 304a 	strh.w	r3, [r4, #74]	@ 0x4a
            pcb->rtime = 0;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	8623      	strh	r3, [r4, #48]	@ 0x30
            pcb->bytes_acked = 0;
 800c5b4:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800c5b8:	f003 faac 	bl	800fb14 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800c5bc:	7d22      	ldrb	r2, [r4, #20]
 800c5be:	e677      	b.n	800c2b0 <tcp_slowtmr+0x5c>
      tcp_pcb_purge(pcb);
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f7ff fdf5 	bl	800c1b0 <tcp_pcb_purge>
      if (prev != NULL) {
 800c5c6:	2e00      	cmp	r6, #0
 800c5c8:	f000 808e 	beq.w	800c6e8 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	42a3      	cmp	r3, r4
 800c5d0:	f000 80b6 	beq.w	800c740 <tcp_slowtmr+0x4ec>
        prev->next = pcb->next;
 800c5d4:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 800c5d8:	f8c6 b00c 	str.w	fp, [r6, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c5dc:	7d23      	ldrb	r3, [r4, #20]
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	f000 8094 	beq.w	800c70c <tcp_slowtmr+0x4b8>
  memp_free(MEMP_TCP_PCB, pcb);
 800c5e4:	4621      	mov	r1, r4
      pcb = pcb->next;
 800c5e6:	465c      	mov	r4, fp
  memp_free(MEMP_TCP_PCB, pcb);
 800c5e8:	2001      	movs	r0, #1
 800c5ea:	f7fe fbfb 	bl	800ade4 <memp_free>
  while (pcb != NULL) {
 800c5ee:	2c00      	cmp	r4, #0
 800c5f0:	f47f aeab 	bne.w	800c34a <tcp_slowtmr+0xf6>
 800c5f4:	e6bd      	b.n	800c372 <tcp_slowtmr+0x11e>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800c5f6:	f894 309b 	ldrb.w	r3, [r4, #155]	@ 0x9b
 800c5fa:	495a      	ldr	r1, [pc, #360]	@ (800c764 <tcp_slowtmr+0x510>)
 800c5fc:	fb01 0003 	mla	r0, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 800c600:	4b59      	ldr	r3, [pc, #356]	@ (800c768 <tcp_slowtmr+0x514>)
 800c602:	fba3 3000 	umull	r3, r0, r3, r0
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c606:	ebb2 1f50 	cmp.w	r2, r0, lsr #5
 800c60a:	f67f aeee 	bls.w	800c3ea <tcp_slowtmr+0x196>
        err = tcp_keepalive(pcb);
 800c60e:	4620      	mov	r0, r4
 800c610:	f003 facc 	bl	800fbac <tcp_keepalive>
        if (err == ERR_OK) {
 800c614:	2800      	cmp	r0, #0
 800c616:	f47f aee8 	bne.w	800c3ea <tcp_slowtmr+0x196>
          pcb->keep_cnt_sent++;
 800c61a:	f894 309b 	ldrb.w	r3, [r4, #155]	@ 0x9b
    pcb_reset = 0;
 800c61e:	f04f 0a00 	mov.w	sl, #0
          pcb->keep_cnt_sent++;
 800c622:	3301      	adds	r3, #1
 800c624:	f884 309b 	strb.w	r3, [r4, #155]	@ 0x9b
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c628:	e662      	b.n	800c2f0 <tcp_slowtmr+0x9c>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c62a:	8b23      	ldrh	r3, [r4, #24]
 800c62c:	4620      	mov	r0, r4
 800c62e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c630:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800c632:	9302      	str	r3, [sp, #8]
 800c634:	8ae3      	ldrh	r3, [r4, #22]
 800c636:	9301      	str	r3, [sp, #4]
 800c638:	1d23      	adds	r3, r4, #4
 800c63a:	9300      	str	r3, [sp, #0]
 800c63c:	4623      	mov	r3, r4
 800c63e:	f003 f81b 	bl	800f678 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c642:	7d23      	ldrb	r3, [r4, #20]
 800c644:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 800c646:	e9d4 a803 	ldrd	sl, r8, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c64a:	f47f aeb5 	bne.w	800c3b8 <tcp_slowtmr+0x164>
 800c64e:	465b      	mov	r3, fp
 800c650:	22d4      	movs	r2, #212	@ 0xd4
 800c652:	4946      	ldr	r1, [pc, #280]	@ (800c76c <tcp_slowtmr+0x518>)
 800c654:	4846      	ldr	r0, [pc, #280]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c656:	f005 fcc1 	bl	8011fdc <iprintf>
 800c65a:	e6ad      	b.n	800c3b8 <tcp_slowtmr+0x164>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800c65c:	f894 3099 	ldrb.w	r3, [r4, #153]	@ 0x99
 800c660:	4a44      	ldr	r2, [pc, #272]	@ (800c774 <tcp_slowtmr+0x520>)
 800c662:	441a      	add	r2, r3
          if (pcb->persist_cnt < backoff_cnt) {
 800c664:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800c668:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d216      	bcs.n	800c69e <tcp_slowtmr+0x44a>
            pcb->persist_cnt++;
 800c670:	3301      	adds	r3, #1
 800c672:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 800c674:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 800c676:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800c67a:	d210      	bcs.n	800c69e <tcp_slowtmr+0x44a>
    if (pcb->state == FIN_WAIT_2) {
 800c67c:	7d22      	ldrb	r2, [r4, #20]
    pcb_remove = 0;
 800c67e:	f04f 0800 	mov.w	r8, #0
 800c682:	e615      	b.n	800c2b0 <tcp_slowtmr+0x5c>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800c684:	42a3      	cmp	r3, r4
 800c686:	d006      	beq.n	800c696 <tcp_slowtmr+0x442>
 800c688:	465b      	mov	r3, fp
 800c68a:	f240 5271 	movw	r2, #1393	@ 0x571
 800c68e:	493a      	ldr	r1, [pc, #232]	@ (800c778 <tcp_slowtmr+0x524>)
 800c690:	4837      	ldr	r0, [pc, #220]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c692:	f005 fca3 	bl	8011fdc <iprintf>
        tcp_active_pcbs = pcb->next;
 800c696:	68e3      	ldr	r3, [r4, #12]
 800c698:	4a38      	ldr	r2, [pc, #224]	@ (800c77c <tcp_slowtmr+0x528>)
 800c69a:	6013      	str	r3, [r2, #0]
 800c69c:	e682      	b.n	800c3a4 <tcp_slowtmr+0x150>
            if (pcb->snd_wnd == 0) {
 800c69e:	f8b4 7060 	ldrh.w	r7, [r4, #96]	@ 0x60
 800c6a2:	b937      	cbnz	r7, 800c6b2 <tcp_slowtmr+0x45e>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800c6a4:	4620      	mov	r0, r4
 800c6a6:	f003 faa7 	bl	800fbf8 <tcp_zero_window_probe>
 800c6aa:	b140      	cbz	r0, 800c6be <tcp_slowtmr+0x46a>
    pcb_remove = 0;
 800c6ac:	46b8      	mov	r8, r7
    if (pcb->state == FIN_WAIT_2) {
 800c6ae:	7d22      	ldrb	r2, [r4, #20]
 800c6b0:	e5fe      	b.n	800c2b0 <tcp_slowtmr+0x5c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800c6b2:	4639      	mov	r1, r7
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	f002 fd71 	bl	800f19c <tcp_split_unsent_seg>
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	d048      	beq.n	800c750 <tcp_slowtmr+0x4fc>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c6be:	f894 3099 	ldrb.w	r3, [r4, #153]	@ 0x99
              pcb->persist_cnt = 0;
 800c6c2:	f04f 0800 	mov.w	r8, #0
    if (pcb->state == FIN_WAIT_2) {
 800c6c6:	7d22      	ldrb	r2, [r4, #20]
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c6c8:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 800c6ca:	f884 8098 	strb.w	r8, [r4, #152]	@ 0x98
                pcb->persist_backoff++;
 800c6ce:	bf9c      	itt	ls
 800c6d0:	3301      	addls	r3, #1
 800c6d2:	f884 3099 	strbls.w	r3, [r4, #153]	@ 0x99
 800c6d6:	e5eb      	b.n	800c2b0 <tcp_slowtmr+0x5c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c6d8:	4b29      	ldr	r3, [pc, #164]	@ (800c780 <tcp_slowtmr+0x52c>)
 800c6da:	f240 526d 	movw	r2, #1389	@ 0x56d
 800c6de:	4929      	ldr	r1, [pc, #164]	@ (800c784 <tcp_slowtmr+0x530>)
 800c6e0:	4823      	ldr	r0, [pc, #140]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c6e2:	f005 fc7b 	bl	8011fdc <iprintf>
 800c6e6:	e65a      	b.n	800c39e <tcp_slowtmr+0x14a>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	42a3      	cmp	r3, r4
 800c6ec:	d006      	beq.n	800c6fc <tcp_slowtmr+0x4a8>
 800c6ee:	4b24      	ldr	r3, [pc, #144]	@ (800c780 <tcp_slowtmr+0x52c>)
 800c6f0:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800c6f4:	4924      	ldr	r1, [pc, #144]	@ (800c788 <tcp_slowtmr+0x534>)
 800c6f6:	481e      	ldr	r0, [pc, #120]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c6f8:	f005 fc70 	bl	8011fdc <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c6fc:	7d23      	ldrb	r3, [r4, #20]
        tcp_tw_pcbs = pcb->next;
 800c6fe:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c702:	2b01      	cmp	r3, #1
        tcp_tw_pcbs = pcb->next;
 800c704:	f8c7 b000 	str.w	fp, [r7]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c708:	f47f af6c 	bne.w	800c5e4 <tcp_slowtmr+0x390>
 800c70c:	4b1c      	ldr	r3, [pc, #112]	@ (800c780 <tcp_slowtmr+0x52c>)
 800c70e:	22d4      	movs	r2, #212	@ 0xd4
 800c710:	4916      	ldr	r1, [pc, #88]	@ (800c76c <tcp_slowtmr+0x518>)
 800c712:	4817      	ldr	r0, [pc, #92]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c714:	f005 fc62 	bl	8011fdc <iprintf>
 800c718:	e764      	b.n	800c5e4 <tcp_slowtmr+0x390>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800c71a:	4b19      	ldr	r3, [pc, #100]	@ (800c780 <tcp_slowtmr+0x52c>)
 800c71c:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800c720:	491a      	ldr	r1, [pc, #104]	@ (800c78c <tcp_slowtmr+0x538>)
 800c722:	4813      	ldr	r0, [pc, #76]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c724:	f005 fc5a 	bl	8011fdc <iprintf>
 800c728:	e675      	b.n	800c416 <tcp_slowtmr+0x1c2>
            if (pcb->state != SYN_SENT) {
 800c72a:	7d22      	ldrb	r2, [r4, #20]
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c72c:	6f21      	ldr	r1, [r4, #112]	@ 0x70
            if (pcb->state != SYN_SENT) {
 800c72e:	4613      	mov	r3, r2
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c730:	2900      	cmp	r1, #0
 800c732:	f47f adbd 	bne.w	800c2b0 <tcp_slowtmr+0x5c>
 800c736:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800c738:	2900      	cmp	r1, #0
 800c73a:	f47f af0f 	bne.w	800c55c <tcp_slowtmr+0x308>
 800c73e:	e5b7      	b.n	800c2b0 <tcp_slowtmr+0x5c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800c740:	4b0f      	ldr	r3, [pc, #60]	@ (800c780 <tcp_slowtmr+0x52c>)
 800c742:	f240 52af 	movw	r2, #1455	@ 0x5af
 800c746:	4912      	ldr	r1, [pc, #72]	@ (800c790 <tcp_slowtmr+0x53c>)
 800c748:	4809      	ldr	r0, [pc, #36]	@ (800c770 <tcp_slowtmr+0x51c>)
 800c74a:	f005 fc47 	bl	8011fdc <iprintf>
 800c74e:	e741      	b.n	800c5d4 <tcp_slowtmr+0x380>
                if (tcp_output(pcb) == ERR_OK) {
 800c750:	4620      	mov	r0, r4
 800c752:	f003 f80b 	bl	800f76c <tcp_output>
 800c756:	2800      	cmp	r0, #0
 800c758:	d1b1      	bne.n	800c6be <tcp_slowtmr+0x46a>
    pcb_remove = 0;
 800c75a:	4680      	mov	r8, r0
    if (pcb->state == FIN_WAIT_2) {
 800c75c:	7d22      	ldrb	r2, [r4, #20]
 800c75e:	e5a7      	b.n	800c2b0 <tcp_slowtmr+0x5c>
 800c760:	0801470c 	.word	0x0801470c
 800c764:	000124f8 	.word	0x000124f8
 800c768:	10624dd3 	.word	0x10624dd3
 800c76c:	08014078 	.word	0x08014078
 800c770:	08012edc 	.word	0x08012edc
 800c774:	08014704 	.word	0x08014704
 800c778:	08014424 	.word	0x08014424
 800c77c:	2400b93c 	.word	0x2400b93c
 800c780:	0801403c 	.word	0x0801403c
 800c784:	080143f8 	.word	0x080143f8
 800c788:	080144a8 	.word	0x080144a8
 800c78c:	080143c0 	.word	0x080143c0
 800c790:	08014480 	.word	0x08014480

0800c794 <tcp_pcb_remove>:
{
 800c794:	b538      	push	{r3, r4, r5, lr}
 800c796:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800c798:	460c      	mov	r4, r1
 800c79a:	2900      	cmp	r1, #0
 800c79c:	d04a      	beq.n	800c834 <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800c79e:	2d00      	cmp	r5, #0
 800c7a0:	d051      	beq.n	800c846 <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 800c7a2:	682b      	ldr	r3, [r5, #0]
 800c7a4:	42a3      	cmp	r3, r4
 800c7a6:	d032      	beq.n	800c80e <tcp_pcb_remove+0x7a>
 800c7a8:	b12b      	cbz	r3, 800c7b6 <tcp_pcb_remove+0x22>
 800c7aa:	68da      	ldr	r2, [r3, #12]
 800c7ac:	42a2      	cmp	r2, r4
 800c7ae:	d03e      	beq.n	800c82e <tcp_pcb_remove+0x9a>
 800c7b0:	4613      	mov	r3, r2
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d1f9      	bne.n	800c7aa <tcp_pcb_remove+0x16>
 800c7b6:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 800c7b8:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 800c7ba:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800c7bc:	f7ff fcf8 	bl	800c1b0 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 800c7c0:	7d23      	ldrb	r3, [r4, #20]
 800c7c2:	2b0a      	cmp	r3, #10
 800c7c4:	d02d      	beq.n	800c822 <tcp_pcb_remove+0x8e>
 800c7c6:	2b01      	cmp	r3, #1
 800c7c8:	d01d      	beq.n	800c806 <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 800c7ca:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 800c7cc:	07da      	lsls	r2, r3, #31
 800c7ce:	d421      	bmi.n	800c814 <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c7d0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800c7d2:	b133      	cbz	r3, 800c7e2 <tcp_pcb_remove+0x4e>
 800c7d4:	4b20      	ldr	r3, [pc, #128]	@ (800c858 <tcp_pcb_remove+0xc4>)
 800c7d6:	f640 0293 	movw	r2, #2195	@ 0x893
 800c7da:	4920      	ldr	r1, [pc, #128]	@ (800c85c <tcp_pcb_remove+0xc8>)
 800c7dc:	4820      	ldr	r0, [pc, #128]	@ (800c860 <tcp_pcb_remove+0xcc>)
 800c7de:	f005 fbfd 	bl	8011fdc <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800c7e2:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c7e4:	b133      	cbz	r3, 800c7f4 <tcp_pcb_remove+0x60>
 800c7e6:	4b1c      	ldr	r3, [pc, #112]	@ (800c858 <tcp_pcb_remove+0xc4>)
 800c7e8:	f640 0294 	movw	r2, #2196	@ 0x894
 800c7ec:	491d      	ldr	r1, [pc, #116]	@ (800c864 <tcp_pcb_remove+0xd0>)
 800c7ee:	481c      	ldr	r0, [pc, #112]	@ (800c860 <tcp_pcb_remove+0xcc>)
 800c7f0:	f005 fbf4 	bl	8011fdc <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800c7f4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800c7f6:	b133      	cbz	r3, 800c806 <tcp_pcb_remove+0x72>
 800c7f8:	4b17      	ldr	r3, [pc, #92]	@ (800c858 <tcp_pcb_remove+0xc4>)
 800c7fa:	f640 0296 	movw	r2, #2198	@ 0x896
 800c7fe:	491a      	ldr	r1, [pc, #104]	@ (800c868 <tcp_pcb_remove+0xd4>)
 800c800:	4817      	ldr	r0, [pc, #92]	@ (800c860 <tcp_pcb_remove+0xcc>)
 800c802:	f005 fbeb 	bl	8011fdc <iprintf>
  pcb->state = CLOSED;
 800c806:	2300      	movs	r3, #0
 800c808:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 800c80a:	82e3      	strh	r3, [r4, #22]
}
 800c80c:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 800c80e:	68e3      	ldr	r3, [r4, #12]
 800c810:	602b      	str	r3, [r5, #0]
 800c812:	e7d0      	b.n	800c7b6 <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 800c814:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 800c818:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800c81a:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 800c81c:	f002 ffa6 	bl	800f76c <tcp_output>
  if (pcb->state != LISTEN) {
 800c820:	7d23      	ldrb	r3, [r4, #20]
 800c822:	2b01      	cmp	r3, #1
 800c824:	d0ef      	beq.n	800c806 <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c826:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d1d3      	bne.n	800c7d4 <tcp_pcb_remove+0x40>
 800c82c:	e7d9      	b.n	800c7e2 <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 800c82e:	68e2      	ldr	r2, [r4, #12]
 800c830:	60da      	str	r2, [r3, #12]
 800c832:	e7c0      	b.n	800c7b6 <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800c834:	4b08      	ldr	r3, [pc, #32]	@ (800c858 <tcp_pcb_remove+0xc4>)
 800c836:	f640 0283 	movw	r2, #2179	@ 0x883
 800c83a:	490c      	ldr	r1, [pc, #48]	@ (800c86c <tcp_pcb_remove+0xd8>)
 800c83c:	4808      	ldr	r0, [pc, #32]	@ (800c860 <tcp_pcb_remove+0xcc>)
 800c83e:	f005 fbcd 	bl	8011fdc <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800c842:	2d00      	cmp	r5, #0
 800c844:	d1ad      	bne.n	800c7a2 <tcp_pcb_remove+0xe>
 800c846:	4b04      	ldr	r3, [pc, #16]	@ (800c858 <tcp_pcb_remove+0xc4>)
 800c848:	f640 0284 	movw	r2, #2180	@ 0x884
 800c84c:	4908      	ldr	r1, [pc, #32]	@ (800c870 <tcp_pcb_remove+0xdc>)
 800c84e:	4804      	ldr	r0, [pc, #16]	@ (800c860 <tcp_pcb_remove+0xcc>)
 800c850:	f005 fbc4 	bl	8011fdc <iprintf>
 800c854:	e7a5      	b.n	800c7a2 <tcp_pcb_remove+0xe>
 800c856:	bf00      	nop
 800c858:	0801403c 	.word	0x0801403c
 800c85c:	0801450c 	.word	0x0801450c
 800c860:	08012edc 	.word	0x08012edc
 800c864:	08014524 	.word	0x08014524
 800c868:	08014540 	.word	0x08014540
 800c86c:	080144d0 	.word	0x080144d0
 800c870:	080144ec 	.word	0x080144ec

0800c874 <tcp_abandon>:
{
 800c874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c878:	4605      	mov	r5, r0
 800c87a:	b087      	sub	sp, #28
 800c87c:	460e      	mov	r6, r1
  LWIP_ASSERT_CORE_LOCKED();
 800c87e:	f7fb fa21 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c882:	2d00      	cmp	r5, #0
 800c884:	f000 80a9 	beq.w	800c9da <tcp_abandon+0x166>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c888:	7d2b      	ldrb	r3, [r5, #20]
 800c88a:	2b01      	cmp	r3, #1
 800c88c:	f000 808c 	beq.w	800c9a8 <tcp_abandon+0x134>
  if (pcb->state == TIME_WAIT) {
 800c890:	2b0a      	cmp	r3, #10
 800c892:	f000 8094 	beq.w	800c9be <tcp_abandon+0x14a>
    seqno = pcb->snd_nxt;
 800c896:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
    ackno = pcb->rcv_nxt;
 800c898:	f8d5 b024 	ldr.w	fp, [r5, #36]	@ 0x24
    errf = pcb->errf;
 800c89c:	f8d5 7090 	ldr.w	r7, [r5, #144]	@ 0x90
    errf_arg = pcb->callback_arg;
 800c8a0:	f8d5 9010 	ldr.w	r9, [r5, #16]
      if (pcb->local_port != 0) {
 800c8a4:	f8b5 8016 	ldrh.w	r8, [r5, #22]
    seqno = pcb->snd_nxt;
 800c8a8:	9205      	str	r2, [sp, #20]
    if (pcb->state == CLOSED) {
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d144      	bne.n	800c938 <tcp_abandon+0xc4>
      if (pcb->local_port != 0) {
 800c8ae:	f1b8 0f00 	cmp.w	r8, #0
 800c8b2:	d149      	bne.n	800c948 <tcp_abandon+0xd4>
    u16_t local_port = 0;
 800c8b4:	f04f 0800 	mov.w	r8, #0
    int send_rst = 0;
 800c8b8:	4646      	mov	r6, r8
    if (pcb->unacked != NULL) {
 800c8ba:	6f2c      	ldr	r4, [r5, #112]	@ 0x70
 800c8bc:	b164      	cbz	r4, 800c8d8 <tcp_abandon+0x64>
      pbuf_free(seg->p);
 800c8be:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800c8c0:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c8c2:	f8da 0004 	ldr.w	r0, [sl, #4]
 800c8c6:	b108      	cbz	r0, 800c8cc <tcp_abandon+0x58>
      pbuf_free(seg->p);
 800c8c8:	f7fe fd98 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c8cc:	4651      	mov	r1, sl
 800c8ce:	2003      	movs	r0, #3
 800c8d0:	f7fe fa88 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c8d4:	2c00      	cmp	r4, #0
 800c8d6:	d1f2      	bne.n	800c8be <tcp_abandon+0x4a>
    if (pcb->unsent != NULL) {
 800c8d8:	6eec      	ldr	r4, [r5, #108]	@ 0x6c
 800c8da:	b164      	cbz	r4, 800c8f6 <tcp_abandon+0x82>
      pbuf_free(seg->p);
 800c8dc:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800c8de:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c8e0:	f8da 0004 	ldr.w	r0, [sl, #4]
 800c8e4:	b108      	cbz	r0, 800c8ea <tcp_abandon+0x76>
      pbuf_free(seg->p);
 800c8e6:	f7fe fd89 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c8ea:	4651      	mov	r1, sl
 800c8ec:	2003      	movs	r0, #3
 800c8ee:	f7fe fa79 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c8f2:	2c00      	cmp	r4, #0
 800c8f4:	d1f2      	bne.n	800c8dc <tcp_abandon+0x68>
    if (pcb->ooseq != NULL) {
 800c8f6:	6f6c      	ldr	r4, [r5, #116]	@ 0x74
 800c8f8:	b164      	cbz	r4, 800c914 <tcp_abandon+0xa0>
      pbuf_free(seg->p);
 800c8fa:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800c8fc:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c8fe:	f8da 0004 	ldr.w	r0, [sl, #4]
 800c902:	b108      	cbz	r0, 800c908 <tcp_abandon+0x94>
      pbuf_free(seg->p);
 800c904:	f7fe fd7a 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c908:	4651      	mov	r1, sl
 800c90a:	2003      	movs	r0, #3
 800c90c:	f7fe fa6a 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800c910:	2c00      	cmp	r4, #0
 800c912:	d1f2      	bne.n	800c8fa <tcp_abandon+0x86>
    if (send_rst) {
 800c914:	bb3e      	cbnz	r6, 800c966 <tcp_abandon+0xf2>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c916:	7d2b      	ldrb	r3, [r5, #20]
 800c918:	2b01      	cmp	r3, #1
 800c91a:	d033      	beq.n	800c984 <tcp_abandon+0x110>
  memp_free(MEMP_TCP_PCB, pcb);
 800c91c:	4629      	mov	r1, r5
 800c91e:	2001      	movs	r0, #1
 800c920:	f7fe fa60 	bl	800ade4 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c924:	2f00      	cmp	r7, #0
 800c926:	d039      	beq.n	800c99c <tcp_abandon+0x128>
 800c928:	f06f 010c 	mvn.w	r1, #12
 800c92c:	4648      	mov	r0, r9
 800c92e:	463b      	mov	r3, r7
}
 800c930:	b007      	add	sp, #28
 800c932:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c936:	4718      	bx	r3
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c938:	4629      	mov	r1, r5
 800c93a:	4830      	ldr	r0, [pc, #192]	@ (800c9fc <tcp_abandon+0x188>)
 800c93c:	f7ff ff2a 	bl	800c794 <tcp_pcb_remove>
 800c940:	4b2f      	ldr	r3, [pc, #188]	@ (800ca00 <tcp_abandon+0x18c>)
 800c942:	2201      	movs	r2, #1
 800c944:	701a      	strb	r2, [r3, #0]
 800c946:	e7b8      	b.n	800c8ba <tcp_abandon+0x46>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c948:	4a2e      	ldr	r2, [pc, #184]	@ (800ca04 <tcp_abandon+0x190>)
 800c94a:	6813      	ldr	r3, [r2, #0]
 800c94c:	42ab      	cmp	r3, r5
 800c94e:	d028      	beq.n	800c9a2 <tcp_abandon+0x12e>
 800c950:	b133      	cbz	r3, 800c960 <tcp_abandon+0xec>
 800c952:	68da      	ldr	r2, [r3, #12]
 800c954:	42aa      	cmp	r2, r5
 800c956:	d001      	beq.n	800c95c <tcp_abandon+0xe8>
 800c958:	4613      	mov	r3, r2
 800c95a:	e7f9      	b.n	800c950 <tcp_abandon+0xdc>
 800c95c:	68ea      	ldr	r2, [r5, #12]
 800c95e:	60da      	str	r2, [r3, #12]
 800c960:	2300      	movs	r3, #0
 800c962:	60eb      	str	r3, [r5, #12]
 800c964:	e7a6      	b.n	800c8b4 <tcp_abandon+0x40>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800c966:	f8cd 8004 	str.w	r8, [sp, #4]
 800c96a:	465a      	mov	r2, fp
 800c96c:	8b2b      	ldrh	r3, [r5, #24]
 800c96e:	4628      	mov	r0, r5
 800c970:	9905      	ldr	r1, [sp, #20]
 800c972:	9302      	str	r3, [sp, #8]
 800c974:	1d2b      	adds	r3, r5, #4
 800c976:	9300      	str	r3, [sp, #0]
 800c978:	462b      	mov	r3, r5
 800c97a:	f002 fe7d 	bl	800f678 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c97e:	7d2b      	ldrb	r3, [r5, #20]
 800c980:	2b01      	cmp	r3, #1
 800c982:	d1cb      	bne.n	800c91c <tcp_abandon+0xa8>
 800c984:	4920      	ldr	r1, [pc, #128]	@ (800ca08 <tcp_abandon+0x194>)
 800c986:	22d4      	movs	r2, #212	@ 0xd4
 800c988:	4b20      	ldr	r3, [pc, #128]	@ (800ca0c <tcp_abandon+0x198>)
 800c98a:	4821      	ldr	r0, [pc, #132]	@ (800ca10 <tcp_abandon+0x19c>)
 800c98c:	f005 fb26 	bl	8011fdc <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800c990:	4629      	mov	r1, r5
 800c992:	2001      	movs	r0, #1
 800c994:	f7fe fa26 	bl	800ade4 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c998:	2f00      	cmp	r7, #0
 800c99a:	d1c5      	bne.n	800c928 <tcp_abandon+0xb4>
}
 800c99c:	b007      	add	sp, #28
 800c99e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c9a2:	68eb      	ldr	r3, [r5, #12]
 800c9a4:	6013      	str	r3, [r2, #0]
 800c9a6:	e7db      	b.n	800c960 <tcp_abandon+0xec>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c9a8:	4b18      	ldr	r3, [pc, #96]	@ (800ca0c <tcp_abandon+0x198>)
 800c9aa:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800c9ae:	4919      	ldr	r1, [pc, #100]	@ (800ca14 <tcp_abandon+0x1a0>)
 800c9b0:	4817      	ldr	r0, [pc, #92]	@ (800ca10 <tcp_abandon+0x19c>)
 800c9b2:	f005 fb13 	bl	8011fdc <iprintf>
  if (pcb->state == TIME_WAIT) {
 800c9b6:	7d2b      	ldrb	r3, [r5, #20]
 800c9b8:	2b0a      	cmp	r3, #10
 800c9ba:	f47f af6c 	bne.w	800c896 <tcp_abandon+0x22>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800c9be:	4629      	mov	r1, r5
 800c9c0:	4815      	ldr	r0, [pc, #84]	@ (800ca18 <tcp_abandon+0x1a4>)
 800c9c2:	f7ff fee7 	bl	800c794 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c9c6:	7d2b      	ldrb	r3, [r5, #20]
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	d010      	beq.n	800c9ee <tcp_abandon+0x17a>
  memp_free(MEMP_TCP_PCB, pcb);
 800c9cc:	4629      	mov	r1, r5
 800c9ce:	2001      	movs	r0, #1
}
 800c9d0:	b007      	add	sp, #28
 800c9d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800c9d6:	f7fe ba05 	b.w	800ade4 <memp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c9da:	4b0c      	ldr	r3, [pc, #48]	@ (800ca0c <tcp_abandon+0x198>)
 800c9dc:	f240 223d 	movw	r2, #573	@ 0x23d
 800c9e0:	490e      	ldr	r1, [pc, #56]	@ (800ca1c <tcp_abandon+0x1a8>)
 800c9e2:	480b      	ldr	r0, [pc, #44]	@ (800ca10 <tcp_abandon+0x19c>)
}
 800c9e4:	b007      	add	sp, #28
 800c9e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c9ea:	f005 baf7 	b.w	8011fdc <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c9ee:	4b07      	ldr	r3, [pc, #28]	@ (800ca0c <tcp_abandon+0x198>)
 800c9f0:	22d4      	movs	r2, #212	@ 0xd4
 800c9f2:	4905      	ldr	r1, [pc, #20]	@ (800ca08 <tcp_abandon+0x194>)
 800c9f4:	4806      	ldr	r0, [pc, #24]	@ (800ca10 <tcp_abandon+0x19c>)
 800c9f6:	f005 faf1 	bl	8011fdc <iprintf>
 800c9fa:	e7e7      	b.n	800c9cc <tcp_abandon+0x158>
 800c9fc:	2400b93c 	.word	0x2400b93c
 800ca00:	2400b937 	.word	0x2400b937
 800ca04:	2400b944 	.word	0x2400b944
 800ca08:	08014078 	.word	0x08014078
 800ca0c:	0801403c 	.word	0x0801403c
 800ca10:	08012edc 	.word	0x08012edc
 800ca14:	08014574 	.word	0x08014574
 800ca18:	2400b938 	.word	0x2400b938
 800ca1c:	08014558 	.word	0x08014558

0800ca20 <tcp_abort>:
  tcp_abandon(pcb, 1);
 800ca20:	2101      	movs	r1, #1
 800ca22:	f7ff bf27 	b.w	800c874 <tcp_abandon>
 800ca26:	bf00      	nop

0800ca28 <tcp_accept_null>:
{
 800ca28:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800ca2a:	460c      	mov	r4, r1
 800ca2c:	b131      	cbz	r1, 800ca3c <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 800ca2e:	4620      	mov	r0, r4
 800ca30:	2101      	movs	r1, #1
 800ca32:	f7ff ff1f 	bl	800c874 <tcp_abandon>
}
 800ca36:	f06f 000c 	mvn.w	r0, #12
 800ca3a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800ca3c:	4b06      	ldr	r3, [pc, #24]	@ (800ca58 <tcp_accept_null+0x30>)
 800ca3e:	f240 320f 	movw	r2, #783	@ 0x30f
 800ca42:	4906      	ldr	r1, [pc, #24]	@ (800ca5c <tcp_accept_null+0x34>)
 800ca44:	4806      	ldr	r0, [pc, #24]	@ (800ca60 <tcp_accept_null+0x38>)
 800ca46:	f005 fac9 	bl	8011fdc <iprintf>
  tcp_abandon(pcb, 1);
 800ca4a:	4620      	mov	r0, r4
 800ca4c:	2101      	movs	r1, #1
 800ca4e:	f7ff ff11 	bl	800c874 <tcp_abandon>
}
 800ca52:	f06f 000c 	mvn.w	r0, #12
 800ca56:	bd10      	pop	{r4, pc}
 800ca58:	0801403c 	.word	0x0801403c
 800ca5c:	080145a8 	.word	0x080145a8
 800ca60:	08012edc 	.word	0x08012edc

0800ca64 <tcp_netif_ip_addr_changed_pcblist>:
{
 800ca64:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800ca66:	4605      	mov	r5, r0
{
 800ca68:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800ca6a:	b160      	cbz	r0, 800ca86 <tcp_netif_ip_addr_changed_pcblist+0x22>
  while (pcb != NULL) {
 800ca6c:	b154      	cbz	r4, 800ca84 <tcp_netif_ip_addr_changed_pcblist+0x20>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800ca6e:	6822      	ldr	r2, [r4, #0]
 800ca70:	4620      	mov	r0, r4
 800ca72:	682b      	ldr	r3, [r5, #0]
      struct tcp_pcb *next = pcb->next;
 800ca74:	68e4      	ldr	r4, [r4, #12]
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d1f8      	bne.n	800ca6c <tcp_netif_ip_addr_changed_pcblist+0x8>
  tcp_abandon(pcb, 1);
 800ca7a:	2101      	movs	r1, #1
 800ca7c:	f7ff fefa 	bl	800c874 <tcp_abandon>
  while (pcb != NULL) {
 800ca80:	2c00      	cmp	r4, #0
 800ca82:	d1f4      	bne.n	800ca6e <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 800ca84:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800ca86:	4b04      	ldr	r3, [pc, #16]	@ (800ca98 <tcp_netif_ip_addr_changed_pcblist+0x34>)
 800ca88:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800ca8c:	4903      	ldr	r1, [pc, #12]	@ (800ca9c <tcp_netif_ip_addr_changed_pcblist+0x38>)
 800ca8e:	4804      	ldr	r0, [pc, #16]	@ (800caa0 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 800ca90:	f005 faa4 	bl	8011fdc <iprintf>
 800ca94:	e7ea      	b.n	800ca6c <tcp_netif_ip_addr_changed_pcblist+0x8>
 800ca96:	bf00      	nop
 800ca98:	0801403c 	.word	0x0801403c
 800ca9c:	080145c8 	.word	0x080145c8
 800caa0:	08012edc 	.word	0x08012edc

0800caa4 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800caa4:	4b10      	ldr	r3, [pc, #64]	@ (800cae8 <tcp_kill_state+0x44>)
 800caa6:	6819      	ldr	r1, [r3, #0]
 800caa8:	b1e9      	cbz	r1, 800cae6 <tcp_kill_state+0x42>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800caaa:	4b10      	ldr	r3, [pc, #64]	@ (800caec <tcp_kill_state+0x48>)
  inactivity = 0;
 800caac:	f04f 0c00 	mov.w	ip, #0
 800cab0:	4602      	mov	r2, r0
  inactive = NULL;
 800cab2:	4660      	mov	r0, ip
{
 800cab4:	b410      	push	{r4}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cab6:	681c      	ldr	r4, [r3, #0]
 800cab8:	e001      	b.n	800cabe <tcp_kill_state+0x1a>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800caba:	68c9      	ldr	r1, [r1, #12]
 800cabc:	b159      	cbz	r1, 800cad6 <tcp_kill_state+0x32>
    if (pcb->state == state) {
 800cabe:	7d0b      	ldrb	r3, [r1, #20]
 800cac0:	4293      	cmp	r3, r2
 800cac2:	d1fa      	bne.n	800caba <tcp_kill_state+0x16>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cac4:	6a0b      	ldr	r3, [r1, #32]
 800cac6:	1ae3      	subs	r3, r4, r3
 800cac8:	459c      	cmp	ip, r3
 800caca:	d8f6      	bhi.n	800caba <tcp_kill_state+0x16>
 800cacc:	4608      	mov	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cace:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cad0:	469c      	mov	ip, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cad2:	2900      	cmp	r1, #0
 800cad4:	d1f3      	bne.n	800cabe <tcp_kill_state+0x1a>
  if (inactive != NULL) {
 800cad6:	b118      	cbz	r0, 800cae0 <tcp_kill_state+0x3c>
}
 800cad8:	f85d 4b04 	ldr.w	r4, [sp], #4
    tcp_abandon(inactive, 0);
 800cadc:	f7ff beca 	b.w	800c874 <tcp_abandon>
}
 800cae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cae4:	4770      	bx	lr
 800cae6:	4770      	bx	lr
 800cae8:	2400b93c 	.word	0x2400b93c
 800caec:	2400b948 	.word	0x2400b948

0800caf0 <tcp_alloc>:
{
 800caf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caf2:	4606      	mov	r6, r0
  LWIP_ASSERT_CORE_LOCKED();
 800caf4:	f7fb f8e6 	bl	8007cc4 <sys_check_core_locking>
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800caf8:	2001      	movs	r0, #1
 800cafa:	f7fe f92d 	bl	800ad58 <memp_malloc>
  if (pcb == NULL) {
 800cafe:	4604      	mov	r4, r0
 800cb00:	b318      	cbz	r0, 800cb4a <tcp_alloc+0x5a>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800cb02:	229c      	movs	r2, #156	@ 0x9c
 800cb04:	2100      	movs	r1, #0
 800cb06:	4620      	mov	r0, r4
 800cb08:	f005 facd 	bl	80120a6 <memset>
    pcb->tmr = tcp_ticks;
 800cb0c:	4b42      	ldr	r3, [pc, #264]	@ (800cc18 <tcp_alloc+0x128>)
    pcb->last_timer = tcp_timer_ctr;
 800cb0e:	4943      	ldr	r1, [pc, #268]	@ (800cc1c <tcp_alloc+0x12c>)
    pcb->snd_buf = TCP_SND_BUF;
 800cb10:	f241 60d0 	movw	r0, #5840	@ 0x16d0
    pcb->tmr = tcp_ticks;
 800cb14:	681a      	ldr	r2, [r3, #0]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cb16:	4b42      	ldr	r3, [pc, #264]	@ (800cc20 <tcp_alloc+0x130>)
    pcb->last_timer = tcp_timer_ctr;
 800cb18:	7809      	ldrb	r1, [r1, #0]
    pcb->tmr = tcp_ticks;
 800cb1a:	6222      	str	r2, [r4, #32]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cb1c:	62a3      	str	r3, [r4, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800cb1e:	23ff      	movs	r3, #255	@ 0xff
    pcb->cwnd = 1;
 800cb20:	4a40      	ldr	r2, [pc, #256]	@ (800cc24 <tcp_alloc+0x134>)
    pcb->snd_buf = TCP_SND_BUF;
 800cb22:	f8a4 0064 	strh.w	r0, [r4, #100]	@ 0x64
    pcb->last_timer = tcp_timer_ctr;
 800cb26:	77a1      	strb	r1, [r4, #30]
    pcb->recv = tcp_recv_null;
 800cb28:	483f      	ldr	r0, [pc, #252]	@ (800cc28 <tcp_alloc+0x138>)
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800cb2a:	4940      	ldr	r1, [pc, #256]	@ (800cc2c <tcp_alloc+0x13c>)
    pcb->cwnd = 1;
 800cb2c:	64a2      	str	r2, [r4, #72]	@ 0x48
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800cb2e:	f04f 1206 	mov.w	r2, #393222	@ 0x60006
    pcb->ttl = TCP_TTL;
 800cb32:	72e3      	strb	r3, [r4, #11]
    pcb->rtime = -1;
 800cb34:	4b3e      	ldr	r3, [pc, #248]	@ (800cc30 <tcp_alloc+0x140>)
    pcb->prio = prio;
 800cb36:	7566      	strb	r6, [r4, #21]
    pcb->recv = tcp_recv_null;
 800cb38:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800cb3c:	f8c4 1094 	str.w	r1, [r4, #148]	@ 0x94
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800cb40:	f8c4 203e 	str.w	r2, [r4, #62]	@ 0x3e
    pcb->rtime = -1;
 800cb44:	6323      	str	r3, [r4, #48]	@ 0x30
}
 800cb46:	4620      	mov	r0, r4
 800cb48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800cb4a:	4f3a      	ldr	r7, [pc, #232]	@ (800cc34 <tcp_alloc+0x144>)
 800cb4c:	683d      	ldr	r5, [r7, #0]
  while (pcb != NULL) {
 800cb4e:	b15d      	cbz	r5, 800cb68 <tcp_alloc+0x78>
    struct tcp_pcb *next = pcb->next;
 800cb50:	4628      	mov	r0, r5
 800cb52:	68ed      	ldr	r5, [r5, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 800cb54:	8b43      	ldrh	r3, [r0, #26]
 800cb56:	071a      	lsls	r2, r3, #28
 800cb58:	d5f9      	bpl.n	800cb4e <tcp_alloc+0x5e>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800cb5a:	f023 0308 	bic.w	r3, r3, #8
 800cb5e:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 800cb60:	f7fe ffd6 	bl	800bb10 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 800cb64:	2d00      	cmp	r5, #0
 800cb66:	d1f3      	bne.n	800cb50 <tcp_alloc+0x60>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cb68:	4b33      	ldr	r3, [pc, #204]	@ (800cc38 <tcp_alloc+0x148>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	b183      	cbz	r3, 800cb90 <tcp_alloc+0xa0>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cb6e:	4a2a      	ldr	r2, [pc, #168]	@ (800cc18 <tcp_alloc+0x128>)
  inactivity = 0;
 800cb70:	2100      	movs	r1, #0
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cb72:	6810      	ldr	r0, [r2, #0]
 800cb74:	6a1a      	ldr	r2, [r3, #32]
 800cb76:	1a82      	subs	r2, r0, r2
 800cb78:	428a      	cmp	r2, r1
 800cb7a:	d301      	bcc.n	800cb80 <tcp_alloc+0x90>
 800cb7c:	461c      	mov	r4, r3
 800cb7e:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cb80:	68db      	ldr	r3, [r3, #12]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d1f6      	bne.n	800cb74 <tcp_alloc+0x84>
  if (inactive != NULL) {
 800cb86:	b11c      	cbz	r4, 800cb90 <tcp_alloc+0xa0>
  tcp_abandon(pcb, 1);
 800cb88:	2101      	movs	r1, #1
 800cb8a:	4620      	mov	r0, r4
 800cb8c:	f7ff fe72 	bl	800c874 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cb90:	2001      	movs	r0, #1
 800cb92:	f7fe f8e1 	bl	800ad58 <memp_malloc>
    if (pcb == NULL) {
 800cb96:	4604      	mov	r4, r0
 800cb98:	2800      	cmp	r0, #0
 800cb9a:	d1b2      	bne.n	800cb02 <tcp_alloc+0x12>
      tcp_kill_state(LAST_ACK);
 800cb9c:	2009      	movs	r0, #9
 800cb9e:	f7ff ff81 	bl	800caa4 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cba2:	2001      	movs	r0, #1
 800cba4:	f7fe f8d8 	bl	800ad58 <memp_malloc>
      if (pcb == NULL) {
 800cba8:	4604      	mov	r4, r0
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	d1a9      	bne.n	800cb02 <tcp_alloc+0x12>
        tcp_kill_state(CLOSING);
 800cbae:	2008      	movs	r0, #8
 800cbb0:	f7ff ff78 	bl	800caa4 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cbb4:	2001      	movs	r0, #1
 800cbb6:	f7fe f8cf 	bl	800ad58 <memp_malloc>
        if (pcb == NULL) {
 800cbba:	4604      	mov	r4, r0
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	d1a0      	bne.n	800cb02 <tcp_alloc+0x12>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800cbc0:	0633      	lsls	r3, r6, #24
 800cbc2:	d426      	bmi.n	800cc12 <tcp_alloc+0x122>
  if (mprio == 0) {
 800cbc4:	b1ee      	cbz	r6, 800cc02 <tcp_alloc+0x112>
 800cbc6:	4633      	mov	r3, r6
  mprio--;
 800cbc8:	1e5a      	subs	r2, r3, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cbca:	683b      	ldr	r3, [r7, #0]
  mprio--;
 800cbcc:	b2d2      	uxtb	r2, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cbce:	b1c3      	cbz	r3, 800cc02 <tcp_alloc+0x112>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cbd0:	4911      	ldr	r1, [pc, #68]	@ (800cc18 <tcp_alloc+0x128>)
  inactivity = 0;
 800cbd2:	2500      	movs	r5, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cbd4:	680f      	ldr	r7, [r1, #0]
 800cbd6:	e005      	b.n	800cbe4 <tcp_alloc+0xf4>
 800cbd8:	6a18      	ldr	r0, [r3, #32]
      inactivity = tcp_ticks - pcb->tmr;
 800cbda:	1a3d      	subs	r5, r7, r0
    if ((pcb->prio < mprio) ||
 800cbdc:	460a      	mov	r2, r1
      inactivity = tcp_ticks - pcb->tmr;
 800cbde:	461c      	mov	r4, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	b14b      	cbz	r3, 800cbf8 <tcp_alloc+0x108>
    if ((pcb->prio < mprio) ||
 800cbe4:	7d59      	ldrb	r1, [r3, #21]
 800cbe6:	428a      	cmp	r2, r1
 800cbe8:	d8f6      	bhi.n	800cbd8 <tcp_alloc+0xe8>
 800cbea:	d1f9      	bne.n	800cbe0 <tcp_alloc+0xf0>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cbec:	6a18      	ldr	r0, [r3, #32]
 800cbee:	eba7 0c00 	sub.w	ip, r7, r0
 800cbf2:	45ac      	cmp	ip, r5
 800cbf4:	d3f4      	bcc.n	800cbe0 <tcp_alloc+0xf0>
 800cbf6:	e7f0      	b.n	800cbda <tcp_alloc+0xea>
  if (inactive != NULL) {
 800cbf8:	b11c      	cbz	r4, 800cc02 <tcp_alloc+0x112>
  tcp_abandon(pcb, 1);
 800cbfa:	2101      	movs	r1, #1
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	f7ff fe39 	bl	800c874 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cc02:	2001      	movs	r0, #1
 800cc04:	f7fe f8a8 	bl	800ad58 <memp_malloc>
  if (pcb != NULL) {
 800cc08:	4604      	mov	r4, r0
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	f47f af79 	bne.w	800cb02 <tcp_alloc+0x12>
 800cc10:	e799      	b.n	800cb46 <tcp_alloc+0x56>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800cc12:	237f      	movs	r3, #127	@ 0x7f
 800cc14:	e7d8      	b.n	800cbc8 <tcp_alloc+0xd8>
 800cc16:	bf00      	nop
 800cc18:	2400b948 	.word	0x2400b948
 800cc1c:	2400b935 	.word	0x2400b935
 800cc20:	16d016d0 	.word	0x16d016d0
 800cc24:	16d00001 	.word	0x16d00001
 800cc28:	0800ce25 	.word	0x0800ce25
 800cc2c:	006ddd00 	.word	0x006ddd00
 800cc30:	0218ffff 	.word	0x0218ffff
 800cc34:	2400b93c 	.word	0x2400b93c
 800cc38:	2400b938 	.word	0x2400b938

0800cc3c <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 800cc3c:	2040      	movs	r0, #64	@ 0x40
 800cc3e:	f7ff bf57 	b.w	800caf0 <tcp_alloc>
 800cc42:	bf00      	nop

0800cc44 <tcp_close_shutdown>:
{
 800cc44:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cc46:	4604      	mov	r4, r0
{
 800cc48:	b085      	sub	sp, #20
 800cc4a:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	f000 808a 	beq.w	800cd66 <tcp_close_shutdown+0x122>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800cc52:	7d23      	ldrb	r3, [r4, #20]
 800cc54:	b11d      	cbz	r5, 800cc5e <tcp_close_shutdown+0x1a>
 800cc56:	2b04      	cmp	r3, #4
 800cc58:	d01e      	beq.n	800cc98 <tcp_close_shutdown+0x54>
 800cc5a:	2b07      	cmp	r3, #7
 800cc5c:	d01c      	beq.n	800cc98 <tcp_close_shutdown+0x54>
  switch (pcb->state) {
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	d03a      	beq.n	800ccd8 <tcp_close_shutdown+0x94>
 800cc62:	2b02      	cmp	r3, #2
 800cc64:	d007      	beq.n	800cc76 <tcp_close_shutdown+0x32>
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d055      	beq.n	800cd16 <tcp_close_shutdown+0xd2>
      return tcp_close_shutdown_fin(pcb);
 800cc6a:	4620      	mov	r0, r4
}
 800cc6c:	b005      	add	sp, #20
 800cc6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 800cc72:	f7fe bf4d 	b.w	800bb10 <tcp_close_shutdown_fin>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cc76:	4621      	mov	r1, r4
 800cc78:	484d      	ldr	r0, [pc, #308]	@ (800cdb0 <tcp_close_shutdown+0x16c>)
 800cc7a:	f7ff fd8b 	bl	800c794 <tcp_pcb_remove>
 800cc7e:	2101      	movs	r1, #1
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cc80:	7d23      	ldrb	r3, [r4, #20]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cc82:	4a4c      	ldr	r2, [pc, #304]	@ (800cdb4 <tcp_close_shutdown+0x170>)
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cc84:	428b      	cmp	r3, r1
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cc86:	7011      	strb	r1, [r2, #0]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cc88:	d066      	beq.n	800cd58 <tcp_close_shutdown+0x114>
  memp_free(MEMP_TCP_PCB, pcb);
 800cc8a:	4621      	mov	r1, r4
 800cc8c:	2001      	movs	r0, #1
 800cc8e:	f7fe f8a9 	bl	800ade4 <memp_free>
}
 800cc92:	2000      	movs	r0, #0
 800cc94:	b005      	add	sp, #20
 800cc96:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cc98:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 800cc9a:	2a00      	cmp	r2, #0
 800cc9c:	d048      	beq.n	800cd30 <tcp_close_shutdown+0xec>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cc9e:	8b63      	ldrh	r3, [r4, #26]
 800cca0:	06db      	lsls	r3, r3, #27
 800cca2:	d570      	bpl.n	800cd86 <tcp_close_shutdown+0x142>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cca4:	8b21      	ldrh	r1, [r4, #24]
 800cca6:	1d20      	adds	r0, r4, #4
 800cca8:	8ae2      	ldrh	r2, [r4, #22]
 800ccaa:	4623      	mov	r3, r4
 800ccac:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800ccb0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800ccb2:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800ccb4:	9000      	str	r0, [sp, #0]
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	f002 fcde 	bl	800f678 <tcp_rst>
      tcp_pcb_purge(pcb);
 800ccbc:	4620      	mov	r0, r4
 800ccbe:	f7ff fa77 	bl	800c1b0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800ccc2:	4a3b      	ldr	r2, [pc, #236]	@ (800cdb0 <tcp_close_shutdown+0x16c>)
 800ccc4:	6813      	ldr	r3, [r2, #0]
 800ccc6:	42a3      	cmp	r3, r4
 800ccc8:	d038      	beq.n	800cd3c <tcp_close_shutdown+0xf8>
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d038      	beq.n	800cd40 <tcp_close_shutdown+0xfc>
 800ccce:	68da      	ldr	r2, [r3, #12]
 800ccd0:	42a2      	cmp	r2, r4
 800ccd2:	d055      	beq.n	800cd80 <tcp_close_shutdown+0x13c>
 800ccd4:	4613      	mov	r3, r2
 800ccd6:	e7f8      	b.n	800ccca <tcp_close_shutdown+0x86>
 800ccd8:	4937      	ldr	r1, [pc, #220]	@ (800cdb8 <tcp_close_shutdown+0x174>)
      pcb->listener = NULL;
 800ccda:	2000      	movs	r0, #0
 800ccdc:	f101 050c 	add.w	r5, r1, #12
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800cce0:	f851 3f04 	ldr.w	r3, [r1, #4]!
 800cce4:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cce6:	b133      	cbz	r3, 800ccf6 <tcp_close_shutdown+0xb2>
    if (pcb->listener == lpcb) {
 800cce8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800ccea:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 800ccec:	bf08      	it	eq
 800ccee:	67d8      	streq	r0, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ccf0:	68db      	ldr	r3, [r3, #12]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d1f8      	bne.n	800cce8 <tcp_close_shutdown+0xa4>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ccf6:	428d      	cmp	r5, r1
 800ccf8:	d1f2      	bne.n	800cce0 <tcp_close_shutdown+0x9c>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800ccfa:	4621      	mov	r1, r4
 800ccfc:	482f      	ldr	r0, [pc, #188]	@ (800cdbc <tcp_close_shutdown+0x178>)
 800ccfe:	f7ff fd49 	bl	800c794 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cd02:	7d23      	ldrb	r3, [r4, #20]
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d049      	beq.n	800cd9c <tcp_close_shutdown+0x158>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cd08:	4621      	mov	r1, r4
 800cd0a:	2002      	movs	r0, #2
 800cd0c:	f7fe f86a 	bl	800ade4 <memp_free>
}
 800cd10:	2000      	movs	r0, #0
 800cd12:	b005      	add	sp, #20
 800cd14:	bd30      	pop	{r4, r5, pc}
      if (pcb->local_port != 0) {
 800cd16:	8ae3      	ldrh	r3, [r4, #22]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d0b6      	beq.n	800cc8a <tcp_close_shutdown+0x46>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cd1c:	4a28      	ldr	r2, [pc, #160]	@ (800cdc0 <tcp_close_shutdown+0x17c>)
 800cd1e:	6813      	ldr	r3, [r2, #0]
 800cd20:	42a3      	cmp	r3, r4
 800cd22:	d042      	beq.n	800cdaa <tcp_close_shutdown+0x166>
 800cd24:	b34b      	cbz	r3, 800cd7a <tcp_close_shutdown+0x136>
 800cd26:	68da      	ldr	r2, [r3, #12]
 800cd28:	42a2      	cmp	r2, r4
 800cd2a:	d024      	beq.n	800cd76 <tcp_close_shutdown+0x132>
 800cd2c:	4613      	mov	r3, r2
 800cd2e:	e7f9      	b.n	800cd24 <tcp_close_shutdown+0xe0>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cd30:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800cd32:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800cd36:	4291      	cmp	r1, r2
 800cd38:	d095      	beq.n	800cc66 <tcp_close_shutdown+0x22>
 800cd3a:	e7b0      	b.n	800cc9e <tcp_close_shutdown+0x5a>
      TCP_RMV_ACTIVE(pcb);
 800cd3c:	68e3      	ldr	r3, [r4, #12]
 800cd3e:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800cd40:	4b20      	ldr	r3, [pc, #128]	@ (800cdc4 <tcp_close_shutdown+0x180>)
      TCP_RMV_ACTIVE(pcb);
 800cd42:	2000      	movs	r0, #0
 800cd44:	4a1b      	ldr	r2, [pc, #108]	@ (800cdb4 <tcp_close_shutdown+0x170>)
 800cd46:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 800cd48:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 800cd4a:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 800cd4c:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 800cd4e:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800cd50:	d021      	beq.n	800cd96 <tcp_close_shutdown+0x152>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cd52:	7d23      	ldrb	r3, [r4, #20]
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d198      	bne.n	800cc8a <tcp_close_shutdown+0x46>
 800cd58:	4b1b      	ldr	r3, [pc, #108]	@ (800cdc8 <tcp_close_shutdown+0x184>)
 800cd5a:	22d4      	movs	r2, #212	@ 0xd4
 800cd5c:	491b      	ldr	r1, [pc, #108]	@ (800cdcc <tcp_close_shutdown+0x188>)
 800cd5e:	481c      	ldr	r0, [pc, #112]	@ (800cdd0 <tcp_close_shutdown+0x18c>)
 800cd60:	f005 f93c 	bl	8011fdc <iprintf>
 800cd64:	e791      	b.n	800cc8a <tcp_close_shutdown+0x46>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cd66:	4b18      	ldr	r3, [pc, #96]	@ (800cdc8 <tcp_close_shutdown+0x184>)
 800cd68:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800cd6c:	4919      	ldr	r1, [pc, #100]	@ (800cdd4 <tcp_close_shutdown+0x190>)
 800cd6e:	4818      	ldr	r0, [pc, #96]	@ (800cdd0 <tcp_close_shutdown+0x18c>)
 800cd70:	f005 f934 	bl	8011fdc <iprintf>
 800cd74:	e76d      	b.n	800cc52 <tcp_close_shutdown+0xe>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cd76:	68e2      	ldr	r2, [r4, #12]
 800cd78:	60da      	str	r2, [r3, #12]
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	60e3      	str	r3, [r4, #12]
      tcp_free(pcb);
 800cd7e:	e784      	b.n	800cc8a <tcp_close_shutdown+0x46>
      TCP_RMV_ACTIVE(pcb);
 800cd80:	68e2      	ldr	r2, [r4, #12]
 800cd82:	60da      	str	r2, [r3, #12]
 800cd84:	e7dc      	b.n	800cd40 <tcp_close_shutdown+0xfc>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cd86:	4b10      	ldr	r3, [pc, #64]	@ (800cdc8 <tcp_close_shutdown+0x184>)
 800cd88:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800cd8c:	4912      	ldr	r1, [pc, #72]	@ (800cdd8 <tcp_close_shutdown+0x194>)
 800cd8e:	4810      	ldr	r0, [pc, #64]	@ (800cdd0 <tcp_close_shutdown+0x18c>)
 800cd90:	f005 f924 	bl	8011fdc <iprintf>
 800cd94:	e786      	b.n	800cca4 <tcp_close_shutdown+0x60>
        tcp_trigger_input_pcb_close();
 800cd96:	f001 fd73 	bl	800e880 <tcp_trigger_input_pcb_close>
 800cd9a:	e77a      	b.n	800cc92 <tcp_close_shutdown+0x4e>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cd9c:	4b0a      	ldr	r3, [pc, #40]	@ (800cdc8 <tcp_close_shutdown+0x184>)
 800cd9e:	22df      	movs	r2, #223	@ 0xdf
 800cda0:	490e      	ldr	r1, [pc, #56]	@ (800cddc <tcp_close_shutdown+0x198>)
 800cda2:	480b      	ldr	r0, [pc, #44]	@ (800cdd0 <tcp_close_shutdown+0x18c>)
 800cda4:	f005 f91a 	bl	8011fdc <iprintf>
 800cda8:	e7ae      	b.n	800cd08 <tcp_close_shutdown+0xc4>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cdaa:	68e3      	ldr	r3, [r4, #12]
 800cdac:	6013      	str	r3, [r2, #0]
 800cdae:	e7e4      	b.n	800cd7a <tcp_close_shutdown+0x136>
 800cdb0:	2400b93c 	.word	0x2400b93c
 800cdb4:	2400b937 	.word	0x2400b937
 800cdb8:	080146f4 	.word	0x080146f4
 800cdbc:	2400b940 	.word	0x2400b940
 800cdc0:	2400b944 	.word	0x2400b944
 800cdc4:	2400b94c 	.word	0x2400b94c
 800cdc8:	0801403c 	.word	0x0801403c
 800cdcc:	08014078 	.word	0x08014078
 800cdd0:	08012edc 	.word	0x08012edc
 800cdd4:	080145fc 	.word	0x080145fc
 800cdd8:	0801461c 	.word	0x0801461c
 800cddc:	08014638 	.word	0x08014638

0800cde0 <tcp_close>:
{
 800cde0:	b510      	push	{r4, lr}
 800cde2:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800cde4:	f7fa ff6e 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800cde8:	b164      	cbz	r4, 800ce04 <tcp_close+0x24>
  if (pcb->state != LISTEN) {
 800cdea:	7d23      	ldrb	r3, [r4, #20]
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d003      	beq.n	800cdf8 <tcp_close+0x18>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800cdf0:	8b63      	ldrh	r3, [r4, #26]
 800cdf2:	f043 0310 	orr.w	r3, r3, #16
 800cdf6:	8363      	strh	r3, [r4, #26]
  return tcp_close_shutdown(pcb, 1);
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	2101      	movs	r1, #1
}
 800cdfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 800ce00:	f7ff bf20 	b.w	800cc44 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800ce04:	4b04      	ldr	r3, [pc, #16]	@ (800ce18 <tcp_close+0x38>)
 800ce06:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800ce0a:	4904      	ldr	r1, [pc, #16]	@ (800ce1c <tcp_close+0x3c>)
 800ce0c:	4804      	ldr	r0, [pc, #16]	@ (800ce20 <tcp_close+0x40>)
 800ce0e:	f005 f8e5 	bl	8011fdc <iprintf>
}
 800ce12:	f06f 000f 	mvn.w	r0, #15
 800ce16:	bd10      	pop	{r4, pc}
 800ce18:	0801403c 	.word	0x0801403c
 800ce1c:	08014654 	.word	0x08014654
 800ce20:	08012edc 	.word	0x08012edc

0800ce24 <tcp_recv_null>:
{
 800ce24:	b510      	push	{r4, lr}
 800ce26:	b082      	sub	sp, #8
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ce28:	b1f1      	cbz	r1, 800ce68 <tcp_recv_null+0x44>
  if (p != NULL) {
 800ce2a:	4614      	mov	r4, r2
 800ce2c:	4608      	mov	r0, r1
 800ce2e:	b142      	cbz	r2, 800ce42 <tcp_recv_null+0x1e>
    tcp_recved(pcb, p->tot_len);
 800ce30:	8911      	ldrh	r1, [r2, #8]
 800ce32:	f7fe fffb 	bl	800be2c <tcp_recved>
    pbuf_free(p);
 800ce36:	4620      	mov	r0, r4
 800ce38:	f7fe fae0 	bl	800b3fc <pbuf_free>
  return ERR_OK;
 800ce3c:	2000      	movs	r0, #0
}
 800ce3e:	b002      	add	sp, #8
 800ce40:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d1fa      	bne.n	800ce3c <tcp_recv_null+0x18>
 800ce46:	9101      	str	r1, [sp, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800ce48:	f7fa ff3c 	bl	8007cc4 <sys_check_core_locking>
  if (pcb->state != LISTEN) {
 800ce4c:	9801      	ldr	r0, [sp, #4]
 800ce4e:	7d03      	ldrb	r3, [r0, #20]
 800ce50:	2b01      	cmp	r3, #1
 800ce52:	d003      	beq.n	800ce5c <tcp_recv_null+0x38>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800ce54:	8b43      	ldrh	r3, [r0, #26]
 800ce56:	f043 0310 	orr.w	r3, r3, #16
 800ce5a:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800ce5c:	2101      	movs	r1, #1
}
 800ce5e:	b002      	add	sp, #8
 800ce60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 800ce64:	f7ff beee 	b.w	800cc44 <tcp_close_shutdown>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ce68:	4b04      	ldr	r3, [pc, #16]	@ (800ce7c <tcp_recv_null+0x58>)
 800ce6a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800ce6e:	4904      	ldr	r1, [pc, #16]	@ (800ce80 <tcp_recv_null+0x5c>)
 800ce70:	4804      	ldr	r0, [pc, #16]	@ (800ce84 <tcp_recv_null+0x60>)
 800ce72:	f005 f8b3 	bl	8011fdc <iprintf>
 800ce76:	f06f 000f 	mvn.w	r0, #15
 800ce7a:	e7e0      	b.n	800ce3e <tcp_recv_null+0x1a>
 800ce7c:	0801403c 	.word	0x0801403c
 800ce80:	0801466c 	.word	0x0801466c
 800ce84:	08012edc 	.word	0x08012edc

0800ce88 <tcp_process_refused_data>:
{
 800ce88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800ce8a:	b380      	cbz	r0, 800ceee <tcp_process_refused_data+0x66>
    u8_t refused_flags = pcb->refused_data->flags;
 800ce8c:	6f85      	ldr	r5, [r0, #120]	@ 0x78
    pcb->refused_data = NULL;
 800ce8e:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ce90:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 800ce94:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 800ce96:	7b6f      	ldrb	r7, [r5, #13]
    pcb->refused_data = NULL;
 800ce98:	6783      	str	r3, [r0, #120]	@ 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ce9a:	b156      	cbz	r6, 800ceb2 <tcp_process_refused_data+0x2a>
 800ce9c:	4601      	mov	r1, r0
 800ce9e:	462a      	mov	r2, r5
 800cea0:	6900      	ldr	r0, [r0, #16]
 800cea2:	47b0      	blx	r6
    if (err == ERR_OK) {
 800cea4:	b158      	cbz	r0, 800cebe <tcp_process_refused_data+0x36>
    } else if (err == ERR_ABRT) {
 800cea6:	300d      	adds	r0, #13
 800cea8:	d01e      	beq.n	800cee8 <tcp_process_refused_data+0x60>
      return ERR_INPROGRESS;
 800ceaa:	f06f 0004 	mvn.w	r0, #4
      pcb->refused_data = refused_data;
 800ceae:	67a5      	str	r5, [r4, #120]	@ 0x78
}
 800ceb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_recved(pcb, p->tot_len);
 800ceb2:	8929      	ldrh	r1, [r5, #8]
 800ceb4:	f7fe ffba 	bl	800be2c <tcp_recved>
    pbuf_free(p);
 800ceb8:	4628      	mov	r0, r5
 800ceba:	f7fe fa9f 	bl	800b3fc <pbuf_free>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800cebe:	06bb      	lsls	r3, r7, #26
 800cec0:	d510      	bpl.n	800cee4 <tcp_process_refused_data+0x5c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cec2:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800cec4:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d001      	beq.n	800ced0 <tcp_process_refused_data+0x48>
          pcb->rcv_wnd++;
 800cecc:	3301      	adds	r3, #1
 800cece:	8523      	strh	r3, [r4, #40]	@ 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800ced0:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
 800ced4:	b135      	cbz	r5, 800cee4 <tcp_process_refused_data+0x5c>
 800ced6:	2300      	movs	r3, #0
 800ced8:	4621      	mov	r1, r4
 800ceda:	6920      	ldr	r0, [r4, #16]
 800cedc:	461a      	mov	r2, r3
 800cede:	47a8      	blx	r5
        if (err == ERR_ABRT) {
 800cee0:	300d      	adds	r0, #13
 800cee2:	d001      	beq.n	800cee8 <tcp_process_refused_data+0x60>
  return ERR_OK;
 800cee4:	2000      	movs	r0, #0
}
 800cee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          return ERR_ABRT;
 800cee8:	f06f 000c 	mvn.w	r0, #12
}
 800ceec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800ceee:	4b05      	ldr	r3, [pc, #20]	@ (800cf04 <tcp_process_refused_data+0x7c>)
 800cef0:	f240 6209 	movw	r2, #1545	@ 0x609
 800cef4:	4904      	ldr	r1, [pc, #16]	@ (800cf08 <tcp_process_refused_data+0x80>)
 800cef6:	4805      	ldr	r0, [pc, #20]	@ (800cf0c <tcp_process_refused_data+0x84>)
 800cef8:	f005 f870 	bl	8011fdc <iprintf>
 800cefc:	f06f 000f 	mvn.w	r0, #15
}
 800cf00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf02:	bf00      	nop
 800cf04:	0801403c 	.word	0x0801403c
 800cf08:	08014688 	.word	0x08014688
 800cf0c:	08012edc 	.word	0x08012edc

0800cf10 <tcp_fasttmr>:
{
 800cf10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ++tcp_timer_ctr;
 800cf14:	4d1c      	ldr	r5, [pc, #112]	@ (800cf88 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 800cf16:	2700      	movs	r7, #0
 800cf18:	f8df 8074 	ldr.w	r8, [pc, #116]	@ 800cf90 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 800cf1c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 800cf1e:	4e1b      	ldr	r6, [pc, #108]	@ (800cf8c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 800cf20:	3301      	adds	r3, #1
 800cf22:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 800cf24:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 800cf28:	b1b4      	cbz	r4, 800cf58 <tcp_fasttmr+0x48>
    if (pcb->last_timer != tcp_timer_ctr) {
 800cf2a:	7fa3      	ldrb	r3, [r4, #30]
 800cf2c:	782a      	ldrb	r2, [r5, #0]
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d014      	beq.n	800cf5c <tcp_fasttmr+0x4c>
      if (pcb->flags & TF_ACK_DELAY) {
 800cf32:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 800cf34:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 800cf36:	07d9      	lsls	r1, r3, #31
 800cf38:	d419      	bmi.n	800cf6e <tcp_fasttmr+0x5e>
      if (pcb->flags & TF_CLOSEPEND) {
 800cf3a:	071a      	lsls	r2, r3, #28
 800cf3c:	d410      	bmi.n	800cf60 <tcp_fasttmr+0x50>
      if (pcb->refused_data != NULL) {
 800cf3e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
        tcp_process_refused_data(pcb);
 800cf40:	4620      	mov	r0, r4
      next = pcb->next;
 800cf42:	68e4      	ldr	r4, [r4, #12]
      if (pcb->refused_data != NULL) {
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d0ef      	beq.n	800cf28 <tcp_fasttmr+0x18>
        tcp_active_pcbs_changed = 0;
 800cf48:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 800cf4a:	f7ff ff9d 	bl	800ce88 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800cf4e:	7833      	ldrb	r3, [r6, #0]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d1e7      	bne.n	800cf24 <tcp_fasttmr+0x14>
  while (pcb != NULL) {
 800cf54:	2c00      	cmp	r4, #0
 800cf56:	d1e8      	bne.n	800cf2a <tcp_fasttmr+0x1a>
}
 800cf58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pcb = pcb->next;
 800cf5c:	68e4      	ldr	r4, [r4, #12]
 800cf5e:	e7e3      	b.n	800cf28 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800cf60:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 800cf64:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800cf66:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 800cf68:	f7fe fdd2 	bl	800bb10 <tcp_close_shutdown_fin>
 800cf6c:	e7e7      	b.n	800cf3e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 800cf6e:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 800cf72:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 800cf74:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 800cf76:	f002 fbf9 	bl	800f76c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800cf7a:	8b63      	ldrh	r3, [r4, #26]
 800cf7c:	f023 0303 	bic.w	r3, r3, #3
 800cf80:	b29b      	uxth	r3, r3
 800cf82:	8363      	strh	r3, [r4, #26]
 800cf84:	e7d9      	b.n	800cf3a <tcp_fasttmr+0x2a>
 800cf86:	bf00      	nop
 800cf88:	2400b935 	.word	0x2400b935
 800cf8c:	2400b937 	.word	0x2400b937
 800cf90:	2400b93c 	.word	0x2400b93c

0800cf94 <tcp_tmr>:
{
 800cf94:	b508      	push	{r3, lr}
  tcp_fasttmr();
 800cf96:	f7ff ffbb 	bl	800cf10 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 800cf9a:	4a06      	ldr	r2, [pc, #24]	@ (800cfb4 <tcp_tmr+0x20>)
 800cf9c:	7813      	ldrb	r3, [r2, #0]
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	b2db      	uxtb	r3, r3
 800cfa2:	7013      	strb	r3, [r2, #0]
 800cfa4:	07db      	lsls	r3, r3, #31
 800cfa6:	d400      	bmi.n	800cfaa <tcp_tmr+0x16>
}
 800cfa8:	bd08      	pop	{r3, pc}
 800cfaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 800cfae:	f7ff b951 	b.w	800c254 <tcp_slowtmr>
 800cfb2:	bf00      	nop
 800cfb4:	2400b936 	.word	0x2400b936

0800cfb8 <tcp_next_iss>:
{
 800cfb8:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800cfba:	b130      	cbz	r0, 800cfca <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 800cfbc:	4b07      	ldr	r3, [pc, #28]	@ (800cfdc <tcp_next_iss+0x24>)
 800cfbe:	4a08      	ldr	r2, [pc, #32]	@ (800cfe0 <tcp_next_iss+0x28>)
 800cfc0:	6818      	ldr	r0, [r3, #0]
 800cfc2:	6812      	ldr	r2, [r2, #0]
 800cfc4:	4410      	add	r0, r2
 800cfc6:	6018      	str	r0, [r3, #0]
}
 800cfc8:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800cfca:	4b06      	ldr	r3, [pc, #24]	@ (800cfe4 <tcp_next_iss+0x2c>)
 800cfcc:	f640 02af 	movw	r2, #2223	@ 0x8af
 800cfd0:	4905      	ldr	r1, [pc, #20]	@ (800cfe8 <tcp_next_iss+0x30>)
 800cfd2:	4806      	ldr	r0, [pc, #24]	@ (800cfec <tcp_next_iss+0x34>)
 800cfd4:	f005 f802 	bl	8011fdc <iprintf>
 800cfd8:	e7f0      	b.n	800cfbc <tcp_next_iss+0x4>
 800cfda:	bf00      	nop
 800cfdc:	2400002c 	.word	0x2400002c
 800cfe0:	2400b948 	.word	0x2400b948
 800cfe4:	0801403c 	.word	0x0801403c
 800cfe8:	080146b0 	.word	0x080146b0
 800cfec:	08012edc 	.word	0x08012edc

0800cff0 <tcp_eff_send_mss_netif>:
{
 800cff0:	b538      	push	{r3, r4, r5, lr}
 800cff2:	4605      	mov	r5, r0
 800cff4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800cff6:	b162      	cbz	r2, 800d012 <tcp_eff_send_mss_netif+0x22>
    if (outif == NULL) {
 800cff8:	b14c      	cbz	r4, 800d00e <tcp_eff_send_mss_netif+0x1e>
    mtu = outif->mtu;
 800cffa:	8ca3      	ldrh	r3, [r4, #36]	@ 0x24
  if (mtu != 0) {
 800cffc:	b13b      	cbz	r3, 800d00e <tcp_eff_send_mss_netif+0x1e>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800cffe:	2b28      	cmp	r3, #40	@ 0x28
 800d000:	bf38      	it	cc
 800d002:	2328      	movcc	r3, #40	@ 0x28
 800d004:	3b28      	subs	r3, #40	@ 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 800d006:	b29b      	uxth	r3, r3
 800d008:	429d      	cmp	r5, r3
 800d00a:	bf28      	it	cs
 800d00c:	461d      	movcs	r5, r3
}
 800d00e:	4628      	mov	r0, r5
 800d010:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800d012:	4b04      	ldr	r3, [pc, #16]	@ (800d024 <tcp_eff_send_mss_netif+0x34>)
 800d014:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800d018:	4903      	ldr	r1, [pc, #12]	@ (800d028 <tcp_eff_send_mss_netif+0x38>)
 800d01a:	4804      	ldr	r0, [pc, #16]	@ (800d02c <tcp_eff_send_mss_netif+0x3c>)
 800d01c:	f004 ffde 	bl	8011fdc <iprintf>
 800d020:	e7ea      	b.n	800cff8 <tcp_eff_send_mss_netif+0x8>
 800d022:	bf00      	nop
 800d024:	0801403c 	.word	0x0801403c
 800d028:	080146cc 	.word	0x080146cc
 800d02c:	08012edc 	.word	0x08012edc

0800d030 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 800d030:	b308      	cbz	r0, 800d076 <tcp_netif_ip_addr_changed+0x46>
{
 800d032:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 800d034:	6803      	ldr	r3, [r0, #0]
 800d036:	4604      	mov	r4, r0
 800d038:	b903      	cbnz	r3, 800d03c <tcp_netif_ip_addr_changed+0xc>
}
 800d03a:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800d03c:	4b0e      	ldr	r3, [pc, #56]	@ (800d078 <tcp_netif_ip_addr_changed+0x48>)
 800d03e:	460d      	mov	r5, r1
 800d040:	6819      	ldr	r1, [r3, #0]
 800d042:	f7ff fd0f 	bl	800ca64 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800d046:	4b0d      	ldr	r3, [pc, #52]	@ (800d07c <tcp_netif_ip_addr_changed+0x4c>)
 800d048:	4620      	mov	r0, r4
 800d04a:	6819      	ldr	r1, [r3, #0]
 800d04c:	f7ff fd0a 	bl	800ca64 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 800d050:	2d00      	cmp	r5, #0
 800d052:	d0f2      	beq.n	800d03a <tcp_netif_ip_addr_changed+0xa>
 800d054:	682b      	ldr	r3, [r5, #0]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d0ef      	beq.n	800d03a <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d05a:	4b09      	ldr	r3, [pc, #36]	@ (800d080 <tcp_netif_ip_addr_changed+0x50>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d0eb      	beq.n	800d03a <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800d062:	6819      	ldr	r1, [r3, #0]
 800d064:	6822      	ldr	r2, [r4, #0]
 800d066:	4291      	cmp	r1, r2
 800d068:	d101      	bne.n	800d06e <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800d06a:	682a      	ldr	r2, [r5, #0]
 800d06c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d06e:	68db      	ldr	r3, [r3, #12]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d1f6      	bne.n	800d062 <tcp_netif_ip_addr_changed+0x32>
}
 800d074:	bd38      	pop	{r3, r4, r5, pc}
 800d076:	4770      	bx	lr
 800d078:	2400b93c 	.word	0x2400b93c
 800d07c:	2400b944 	.word	0x2400b944
 800d080:	2400b940 	.word	0x2400b940

0800d084 <tcp_free_ooseq>:
{
 800d084:	b570      	push	{r4, r5, r6, lr}
  if (pcb->ooseq) {
 800d086:	6f44      	ldr	r4, [r0, #116]	@ 0x74
 800d088:	b16c      	cbz	r4, 800d0a6 <tcp_free_ooseq+0x22>
 800d08a:	4606      	mov	r6, r0
      pbuf_free(seg->p);
 800d08c:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 800d08e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800d090:	6868      	ldr	r0, [r5, #4]
 800d092:	b108      	cbz	r0, 800d098 <tcp_free_ooseq+0x14>
      pbuf_free(seg->p);
 800d094:	f7fe f9b2 	bl	800b3fc <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800d098:	4629      	mov	r1, r5
 800d09a:	2003      	movs	r0, #3
 800d09c:	f7fd fea2 	bl	800ade4 <memp_free>
  while (seg != NULL) {
 800d0a0:	2c00      	cmp	r4, #0
 800d0a2:	d1f3      	bne.n	800d08c <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 800d0a4:	6774      	str	r4, [r6, #116]	@ 0x74
}
 800d0a6:	bd70      	pop	{r4, r5, r6, pc}

0800d0a8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800d0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d0aa:	4605      	mov	r5, r0
{
 800d0ac:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	d035      	beq.n	800d11e <tcp_oos_insert_segment+0x76>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d0b2:	68eb      	ldr	r3, [r5, #12]
 800d0b4:	8998      	ldrh	r0, [r3, #12]
 800d0b6:	f7fd facd 	bl	800a654 <lwip_htons>
 800d0ba:	07c2      	lsls	r2, r0, #31
 800d0bc:	d429      	bmi.n	800d112 <tcp_oos_insert_segment+0x6a>
 800d0be:	4e1c      	ldr	r6, [pc, #112]	@ (800d130 <tcp_oos_insert_segment+0x88>)
 800d0c0:	e005      	b.n	800d0ce <tcp_oos_insert_segment+0x26>
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
      }
      old_seg = next;
      next = next->next;
 800d0c2:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800d0c4:	4620      	mov	r0, r4
 800d0c6:	f7fe ffb5 	bl	800c034 <tcp_seg_free>
      next = next->next;
 800d0ca:	463c      	mov	r4, r7
    while (next &&
 800d0cc:	b327      	cbz	r7, 800d118 <tcp_oos_insert_segment+0x70>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d0ce:	68e1      	ldr	r1, [r4, #12]
 800d0d0:	892b      	ldrh	r3, [r5, #8]
 800d0d2:	6837      	ldr	r7, [r6, #0]
 800d0d4:	6848      	ldr	r0, [r1, #4]
 800d0d6:	443b      	add	r3, r7
 800d0d8:	8922      	ldrh	r2, [r4, #8]
 800d0da:	1a1b      	subs	r3, r3, r0
 800d0dc:	1a9a      	subs	r2, r3, r2
    while (next &&
 800d0de:	2a00      	cmp	r2, #0
 800d0e0:	db0d      	blt.n	800d0fe <tcp_oos_insert_segment+0x56>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d0e2:	8988      	ldrh	r0, [r1, #12]
 800d0e4:	f7fd fab6 	bl	800a654 <lwip_htons>
 800d0e8:	07c3      	lsls	r3, r0, #31
 800d0ea:	d5ea      	bpl.n	800d0c2 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d0ec:	68eb      	ldr	r3, [r5, #12]
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	899f      	ldrh	r7, [r3, #12]
 800d0f2:	f7fd faaf 	bl	800a654 <lwip_htons>
 800d0f6:	68eb      	ldr	r3, [r5, #12]
 800d0f8:	4307      	orrs	r7, r0
 800d0fa:	819f      	strh	r7, [r3, #12]
 800d0fc:	e7e1      	b.n	800d0c2 <tcp_oos_insert_segment+0x1a>
    }
    if (next &&
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	dd05      	ble.n	800d10e <tcp_oos_insert_segment+0x66>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d102:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 800d104:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d106:	b289      	uxth	r1, r1
 800d108:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800d10a:	f7fe fa89 	bl	800b620 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800d10e:	602c      	str	r4, [r5, #0]
}
 800d110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 800d112:	4620      	mov	r0, r4
 800d114:	f7fe ff7c 	bl	800c010 <tcp_segs_free>
    next = NULL;
 800d118:	2400      	movs	r4, #0
  cseg->next = next;
 800d11a:	602c      	str	r4, [r5, #0]
}
 800d11c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d11e:	4b05      	ldr	r3, [pc, #20]	@ (800d134 <tcp_oos_insert_segment+0x8c>)
 800d120:	f240 421f 	movw	r2, #1055	@ 0x41f
 800d124:	4904      	ldr	r1, [pc, #16]	@ (800d138 <tcp_oos_insert_segment+0x90>)
 800d126:	4805      	ldr	r0, [pc, #20]	@ (800d13c <tcp_oos_insert_segment+0x94>)
 800d128:	f004 ff58 	bl	8011fdc <iprintf>
 800d12c:	e7c1      	b.n	800d0b2 <tcp_oos_insert_segment+0xa>
 800d12e:	bf00      	nop
 800d130:	2400b960 	.word	0x2400b960
 800d134:	0801471c 	.word	0x0801471c
 800d138:	08014750 	.word	0x08014750
 800d13c:	08012edc 	.word	0x08012edc

0800d140 <tcp_input_delayed_close>:
  if (recv_flags & TF_CLOSED) {
 800d140:	4b0d      	ldr	r3, [pc, #52]	@ (800d178 <tcp_input_delayed_close+0x38>)
{
 800d142:	b510      	push	{r4, lr}
  if (recv_flags & TF_CLOSED) {
 800d144:	781b      	ldrb	r3, [r3, #0]
{
 800d146:	4604      	mov	r4, r0
  if (recv_flags & TF_CLOSED) {
 800d148:	f013 0010 	ands.w	r0, r3, #16
 800d14c:	d100      	bne.n	800d150 <tcp_input_delayed_close+0x10>
}
 800d14e:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 800d150:	8b63      	ldrh	r3, [r4, #26]
 800d152:	06db      	lsls	r3, r3, #27
 800d154:	d406      	bmi.n	800d164 <tcp_input_delayed_close+0x24>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800d156:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800d15a:	b11b      	cbz	r3, 800d164 <tcp_input_delayed_close+0x24>
 800d15c:	f06f 010e 	mvn.w	r1, #14
 800d160:	6920      	ldr	r0, [r4, #16]
 800d162:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800d164:	4621      	mov	r1, r4
 800d166:	4805      	ldr	r0, [pc, #20]	@ (800d17c <tcp_input_delayed_close+0x3c>)
 800d168:	f7ff fb14 	bl	800c794 <tcp_pcb_remove>
    tcp_free(pcb);
 800d16c:	4620      	mov	r0, r4
 800d16e:	f7fe fd0d 	bl	800bb8c <tcp_free>
 800d172:	2001      	movs	r0, #1
}
 800d174:	bd10      	pop	{r4, pc}
 800d176:	bf00      	nop
 800d178:	2400b954 	.word	0x2400b954
 800d17c:	2400b93c 	.word	0x2400b93c

0800d180 <tcp_free_acked_segments.constprop.0>:
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800d180:	2900      	cmp	r1, #0
 800d182:	d054      	beq.n	800d22e <tcp_free_acked_segments.constprop.0+0xae>
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 800d184:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d188:	4682      	mov	sl, r0
 800d18a:	460d      	mov	r5, r1
 800d18c:	4690      	mov	r8, r2
 800d18e:	4e29      	ldr	r6, [pc, #164]	@ (800d234 <tcp_free_acked_segments.constprop.0+0xb4>)
    seg_list = seg_list->next;

    clen = pbuf_clen(next->p);
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d190:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 800d240 <tcp_free_acked_segments.constprop.0+0xc0>
 800d194:	4f28      	ldr	r7, [pc, #160]	@ (800d238 <tcp_free_acked_segments.constprop.0+0xb8>)
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d196:	68eb      	ldr	r3, [r5, #12]
 800d198:	6858      	ldr	r0, [r3, #4]
 800d19a:	f7fd fa5f 	bl	800a65c <lwip_htonl>
 800d19e:	68eb      	ldr	r3, [r5, #12]
 800d1a0:	4604      	mov	r4, r0
 800d1a2:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 800d1a6:	8998      	ldrh	r0, [r3, #12]
 800d1a8:	f7fd fa54 	bl	800a654 <lwip_htons>
 800d1ac:	6833      	ldr	r3, [r6, #0]
 800d1ae:	f010 0003 	ands.w	r0, r0, #3
 800d1b2:	eba4 0403 	sub.w	r4, r4, r3
 800d1b6:	bf18      	it	ne
 800d1b8:	2001      	movne	r0, #1
 800d1ba:	445c      	add	r4, fp
 800d1bc:	4404      	add	r4, r0
  while (seg_list != NULL &&
 800d1be:	2c00      	cmp	r4, #0
 800d1c0:	dc32      	bgt.n	800d228 <tcp_free_acked_segments.constprop.0+0xa8>
    seg_list = seg_list->next;
 800d1c2:	e9d5 b000 	ldrd	fp, r0, [r5]
    clen = pbuf_clen(next->p);
 800d1c6:	f7fe fa87 	bl	800b6d8 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d1ca:	f8ba 3066 	ldrh.w	r3, [sl, #102]	@ 0x66
    clen = pbuf_clen(next->p);
 800d1ce:	4604      	mov	r4, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d1d0:	4298      	cmp	r0, r3
 800d1d2:	d81f      	bhi.n	800d214 <tcp_free_acked_segments.constprop.0+0x94>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d1d4:	4919      	ldr	r1, [pc, #100]	@ (800d23c <tcp_free_acked_segments.constprop.0+0xbc>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d1d6:	1b1b      	subs	r3, r3, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d1d8:	892a      	ldrh	r2, [r5, #8]
    tcp_seg_free(next);
 800d1da:	4628      	mov	r0, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d1dc:	880c      	ldrh	r4, [r1, #0]
 800d1de:	465d      	mov	r5, fp
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d1e0:	f8aa 3066 	strh.w	r3, [sl, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d1e4:	1913      	adds	r3, r2, r4
 800d1e6:	800b      	strh	r3, [r1, #0]
    tcp_seg_free(next);
 800d1e8:	f7fe ff24 	bl	800c034 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800d1ec:	f8ba 3066 	ldrh.w	r3, [sl, #102]	@ 0x66
 800d1f0:	b113      	cbz	r3, 800d1f8 <tcp_free_acked_segments.constprop.0+0x78>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d1f2:	ea58 030b 	orrs.w	r3, r8, fp
 800d1f6:	d003      	beq.n	800d200 <tcp_free_acked_segments.constprop.0+0x80>
  while (seg_list != NULL &&
 800d1f8:	f1bb 0f00 	cmp.w	fp, #0
 800d1fc:	d1cb      	bne.n	800d196 <tcp_free_acked_segments.constprop.0+0x16>
 800d1fe:	e006      	b.n	800d20e <tcp_free_acked_segments.constprop.0+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d200:	4b0f      	ldr	r3, [pc, #60]	@ (800d240 <tcp_free_acked_segments.constprop.0+0xc0>)
 800d202:	f240 4261 	movw	r2, #1121	@ 0x461
 800d206:	490f      	ldr	r1, [pc, #60]	@ (800d244 <tcp_free_acked_segments.constprop.0+0xc4>)
 800d208:	480b      	ldr	r0, [pc, #44]	@ (800d238 <tcp_free_acked_segments.constprop.0+0xb8>)
 800d20a:	f004 fee7 	bl	8011fdc <iprintf>
  while (seg_list != NULL &&
 800d20e:	2000      	movs	r0, #0
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
}
 800d210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d214:	464b      	mov	r3, r9
 800d216:	f240 4257 	movw	r2, #1111	@ 0x457
 800d21a:	490b      	ldr	r1, [pc, #44]	@ (800d248 <tcp_free_acked_segments.constprop.0+0xc8>)
 800d21c:	4638      	mov	r0, r7
 800d21e:	f004 fedd 	bl	8011fdc <iprintf>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d222:	f8ba 3066 	ldrh.w	r3, [sl, #102]	@ 0x66
 800d226:	e7d5      	b.n	800d1d4 <tcp_free_acked_segments.constprop.0+0x54>
 800d228:	4628      	mov	r0, r5
}
 800d22a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d22e:	2000      	movs	r0, #0
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop
 800d234:	2400b95c 	.word	0x2400b95c
 800d238:	08012edc 	.word	0x08012edc
 800d23c:	2400b958 	.word	0x2400b958
 800d240:	0801471c 	.word	0x0801471c
 800d244:	080147a0 	.word	0x080147a0
 800d248:	08014778 	.word	0x08014778

0800d24c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800d24c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d250:	7d03      	ldrb	r3, [r0, #20]
{
 800d252:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d254:	2b03      	cmp	r3, #3
 800d256:	f240 8124 	bls.w	800d4a2 <tcp_receive+0x256>

  if (flags & TCP_ACK) {
 800d25a:	4bb6      	ldr	r3, [pc, #728]	@ (800d534 <tcp_receive+0x2e8>)
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d25c:	4eb6      	ldr	r6, [pc, #728]	@ (800d538 <tcp_receive+0x2ec>)
  if (flags & TCP_ACK) {
 800d25e:	781a      	ldrb	r2, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d260:	6833      	ldr	r3, [r6, #0]
  if (flags & TCP_ACK) {
 800d262:	06d0      	lsls	r0, r2, #27
 800d264:	f100 80a3 	bmi.w	800d3ae <tcp_receive+0x162>
 800d268:	4fb4      	ldr	r7, [pc, #720]	@ (800d53c <tcp_receive+0x2f0>)

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800d26a:	8839      	ldrh	r1, [r7, #0]
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800d26c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d26e:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800d270:	2900      	cmp	r1, #0
 800d272:	f000 808c 	beq.w	800d38e <tcp_receive+0x142>
 800d276:	7d20      	ldrb	r0, [r4, #20]
 800d278:	2806      	cmp	r0, #6
 800d27a:	f200 8088 	bhi.w	800d38e <tcp_receive+0x142>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800d27e:	eba2 0803 	sub.w	r8, r2, r3
 800d282:	f1b8 0f01 	cmp.w	r8, #1
 800d286:	d406      	bmi.n	800d296 <tcp_receive+0x4a>
 800d288:	f1c3 0001 	rsb	r0, r3, #1
 800d28c:	1a41      	subs	r1, r0, r1
 800d28e:	4411      	add	r1, r2
 800d290:	2900      	cmp	r1, #0
 800d292:	f340 81d8 	ble.w	800d646 <tcp_receive+0x3fa>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800d296:	1a99      	subs	r1, r3, r2
 800d298:	2900      	cmp	r1, #0
 800d29a:	f2c0 81cf 	blt.w	800d63c <tcp_receive+0x3f0>
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d29e:	f103 0e01 	add.w	lr, r3, #1
 800d2a2:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800d2a4:	ebae 0102 	sub.w	r1, lr, r2
 800d2a8:	1a09      	subs	r1, r1, r0
 800d2aa:	2900      	cmp	r1, #0
 800d2ac:	dc43      	bgt.n	800d336 <tcp_receive+0xea>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	f000 8454 	beq.w	800db5c <tcp_receive+0x910>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800d2b4:	6f65      	ldr	r5, [r4, #116]	@ 0x74
 800d2b6:	2d00      	cmp	r5, #0
 800d2b8:	f000 8375 	beq.w	800d9a6 <tcp_receive+0x75a>
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
          for (next = pcb->ooseq; next != NULL; next = next->next) {
            if (seqno == next->tcphdr->seqno) {
 800d2bc:	68e8      	ldr	r0, [r5, #12]
 800d2be:	6842      	ldr	r2, [r0, #4]
 800d2c0:	429a      	cmp	r2, r3
 800d2c2:	f000 8350 	beq.w	800d966 <tcp_receive+0x71a>
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800d2c6:	1a99      	subs	r1, r3, r2
 800d2c8:	2900      	cmp	r1, #0
 800d2ca:	f2c0 83b9 	blt.w	800da40 <tcp_receive+0x7f4>
                  break;
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800d2ce:	f103 3cff 	add.w	ip, r3, #4294967295
              prev = next;

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800d2d2:	46a8      	mov	r8, r5
 800d2d4:	682d      	ldr	r5, [r5, #0]
 800d2d6:	2d00      	cmp	r5, #0
 800d2d8:	f000 814d 	beq.w	800d576 <tcp_receive+0x32a>
            if (seqno == next->tcphdr->seqno) {
 800d2dc:	68e8      	ldr	r0, [r5, #12]
 800d2de:	6842      	ldr	r2, [r0, #4]
 800d2e0:	429a      	cmp	r2, r3
 800d2e2:	f000 8342 	beq.w	800d96a <tcp_receive+0x71e>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800d2e6:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800d2ea:	6849      	ldr	r1, [r1, #4]
 800d2ec:	ebac 0101 	sub.w	r1, ip, r1
 800d2f0:	2900      	cmp	r1, #0
 800d2f2:	dbee      	blt.n	800d2d2 <tcp_receive+0x86>
 800d2f4:	ebae 0102 	sub.w	r1, lr, r2
 800d2f8:	2900      	cmp	r1, #0
 800d2fa:	dcea      	bgt.n	800d2d2 <tcp_receive+0x86>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800d2fc:	4890      	ldr	r0, [pc, #576]	@ (800d540 <tcp_receive+0x2f4>)
 800d2fe:	f7fe fea7 	bl	800c050 <tcp_seg_copy>
                  if (cseg != NULL) {
 800d302:	4607      	mov	r7, r0
 800d304:	b1b8      	cbz	r0, 800d336 <tcp_receive+0xea>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800d306:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d30a:	6832      	ldr	r2, [r6, #0]
 800d30c:	6859      	ldr	r1, [r3, #4]
 800d30e:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800d312:	440b      	add	r3, r1
 800d314:	1a9b      	subs	r3, r3, r2
 800d316:	2b00      	cmp	r3, #0
 800d318:	dd07      	ble.n	800d32a <tcp_receive+0xde>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d31a:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 800d31c:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d320:	b291      	uxth	r1, r2
 800d322:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 800d326:	f7fe f97b 	bl	800b620 <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 800d32a:	4629      	mov	r1, r5
 800d32c:	4638      	mov	r0, r7
                    prev->next = cseg;
 800d32e:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800d332:	f7ff feb9 	bl	800d0a8 <tcp_oos_insert_segment>
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800d336:	4620      	mov	r0, r4
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
    }
  }
}
 800d338:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 800d33c:	f002 b9e4 	b.w	800f708 <tcp_send_empty_ack>
      if (tcplen == 0) {
 800d340:	4f7e      	ldr	r7, [pc, #504]	@ (800d53c <tcp_receive+0x2f0>)
 800d342:	8839      	ldrh	r1, [r7, #0]
 800d344:	2900      	cmp	r1, #0
 800d346:	f040 810b 	bne.w	800d560 <tcp_receive+0x314>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d34a:	44e6      	add	lr, ip
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800d34c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800d34e:	f8b4 c060 	ldrh.w	ip, [r4, #96]	@ 0x60
 800d352:	4461      	add	r1, ip
 800d354:	4571      	cmp	r1, lr
 800d356:	f040 8103 	bne.w	800d560 <tcp_receive+0x314>
          if (pcb->rtime >= 0) {
 800d35a:	8e21      	ldrh	r1, [r4, #48]	@ 0x30
            if (pcb->lastack == ackno) {
 800d35c:	0409      	lsls	r1, r1, #16
 800d35e:	f100 80ff 	bmi.w	800d560 <tcp_receive+0x314>
 800d362:	4290      	cmp	r0, r2
 800d364:	f040 80fc 	bne.w	800d560 <tcp_receive+0x314>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800d368:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
 800d36c:	29ff      	cmp	r1, #255	@ 0xff
 800d36e:	f000 8372 	beq.w	800da56 <tcp_receive+0x80a>
                ++pcb->dupacks;
 800d372:	3101      	adds	r1, #1
 800d374:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 800d376:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 800d378:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
              if (pcb->dupacks > 3) {
 800d37c:	f200 836b 	bhi.w	800da56 <tcp_receive+0x80a>
              if (pcb->dupacks >= 3) {
 800d380:	f000 8374 	beq.w	800da6c <tcp_receive+0x820>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d386:	2900      	cmp	r1, #0
 800d388:	f040 80ae 	bne.w	800d4e8 <tcp_receive+0x29c>
 800d38c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800d38e:	1a99      	subs	r1, r3, r2
 800d390:	2900      	cmp	r1, #0
 800d392:	db06      	blt.n	800d3a2 <tcp_receive+0x156>
 800d394:	f1c2 0201 	rsb	r2, r2, #1
 800d398:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800d39a:	1a52      	subs	r2, r2, r1
 800d39c:	441a      	add	r2, r3
 800d39e:	2a00      	cmp	r2, #0
 800d3a0:	dd03      	ble.n	800d3aa <tcp_receive+0x15e>
      tcp_ack_now(pcb);
 800d3a2:	8b63      	ldrh	r3, [r4, #26]
 800d3a4:	f043 0302 	orr.w	r3, r3, #2
 800d3a8:	8363      	strh	r3, [r4, #26]
}
 800d3aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d3ae:	e9d4 1c15 	ldrd	r1, ip, [r4, #84]	@ 0x54
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d3b2:	4d64      	ldr	r5, [pc, #400]	@ (800d544 <tcp_receive+0x2f8>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d3b4:	1ac8      	subs	r0, r1, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d3b6:	f8b4 e060 	ldrh.w	lr, [r4, #96]	@ 0x60
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d3ba:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	db7c      	blt.n	800d4ba <tcp_receive+0x26e>
 800d3c0:	4299      	cmp	r1, r3
 800d3c2:	d076      	beq.n	800d4b2 <tcp_receive+0x266>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d3c4:	4594      	cmp	ip, r2
 800d3c6:	f000 80cf 	beq.w	800d568 <tcp_receive+0x31c>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800d3ca:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800d3cc:	1a11      	subs	r1, r2, r0
 800d3ce:	2900      	cmp	r1, #0
 800d3d0:	ddb6      	ble.n	800d340 <tcp_receive+0xf4>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d3d2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800d3d4:	1ad3      	subs	r3, r2, r3
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	dc7d      	bgt.n	800d4d6 <tcp_receive+0x28a>
      if (pcb->flags & TF_INFR) {
 800d3da:	8b63      	ldrh	r3, [r4, #26]
 800d3dc:	0758      	lsls	r0, r3, #29
 800d3de:	d509      	bpl.n	800d3f4 <tcp_receive+0x1a8>
        tcp_clear_flags(pcb, TF_INFR);
 800d3e0:	f023 0304 	bic.w	r3, r3, #4
 800d3e4:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 800d3e6:	f8b4 304a 	ldrh.w	r3, [r4, #74]	@ 0x4a
 800d3ea:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d3f4:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	@ 0x3c
 800d3f8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      pcb->lastack = ackno;
 800d3fa:	6462      	str	r2, [r4, #68]	@ 0x44
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d3fc:	eb03 03e0 	add.w	r3, r3, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 800d400:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d402:	f8a4 3040 	strh.w	r3, [r4, #64]	@ 0x40
      if (pcb->state >= ESTABLISHED) {
 800d406:	2a03      	cmp	r2, #3
      pcb->nrtx = 0;
 800d408:	f04f 0300 	mov.w	r3, #0
 800d40c:	f8a4 3042 	strh.w	r3, [r4, #66]	@ 0x42
      if (pcb->state >= ESTABLISHED) {
 800d410:	d913      	bls.n	800d43a <tcp_receive+0x1ee>
        if (pcb->cwnd < pcb->ssthresh) {
 800d412:	f8b4 3048 	ldrh.w	r3, [r4, #72]	@ 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800d416:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 800d418:	f8b4 204a 	ldrh.w	r2, [r4, #74]	@ 0x4a
 800d41c:	429a      	cmp	r2, r3
 800d41e:	f200 81af 	bhi.w	800d780 <tcp_receive+0x534>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800d422:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800d426:	4411      	add	r1, r2
 800d428:	b289      	uxth	r1, r1
 800d42a:	428a      	cmp	r2, r1
 800d42c:	f200 828b 	bhi.w	800d946 <tcp_receive+0x6fa>
          if (pcb->bytes_acked >= pcb->cwnd) {
 800d430:	428b      	cmp	r3, r1
 800d432:	f240 828a 	bls.w	800d94a <tcp_receive+0x6fe>
 800d436:	f8a4 106a 	strh.w	r1, [r4, #106]	@ 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800d43a:	4620      	mov	r0, r4
 800d43c:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	@ 0x6c
 800d440:	f7ff fe9e 	bl	800d180 <tcp_free_acked_segments.constprop.0>
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d444:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800d446:	4602      	mov	r2, r0
 800d448:	6720      	str	r0, [r4, #112]	@ 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d44a:	4620      	mov	r0, r4
 800d44c:	f7ff fe98 	bl	800d180 <tcp_free_acked_segments.constprop.0>
      if (pcb->unacked == NULL) {
 800d450:	6f22      	ldr	r2, [r4, #112]	@ 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800d452:	66e0      	str	r0, [r4, #108]	@ 0x6c
      if (pcb->unacked == NULL) {
 800d454:	fab2 f382 	clz	r3, r2
 800d458:	095b      	lsrs	r3, r3, #5
 800d45a:	425b      	negs	r3, r3
 800d45c:	8623      	strh	r3, [r4, #48]	@ 0x30
      pcb->polltmr = 0;
 800d45e:	2300      	movs	r3, #0
 800d460:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 800d462:	2800      	cmp	r0, #0
 800d464:	f000 8189 	beq.w	800d77a <tcp_receive+0x52e>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800d468:	4b37      	ldr	r3, [pc, #220]	@ (800d548 <tcp_receive+0x2fc>)
 800d46a:	8819      	ldrh	r1, [r3, #0]
 800d46c:	f8b4 3064 	ldrh.w	r3, [r4, #100]	@ 0x64
 800d470:	440b      	add	r3, r1
 800d472:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
      if (pcb->flags & TF_RTO) {
 800d476:	8b63      	ldrh	r3, [r4, #26]
 800d478:	0519      	lsls	r1, r3, #20
 800d47a:	f140 80dd 	bpl.w	800d638 <tcp_receive+0x3ec>
        if (pcb->unacked == NULL) {
 800d47e:	2a00      	cmp	r2, #0
 800d480:	f000 8195 	beq.w	800d7ae <tcp_receive+0x562>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800d484:	68d3      	ldr	r3, [r2, #12]
 800d486:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800d488:	6858      	ldr	r0, [r3, #4]
 800d48a:	f7fd f8e7 	bl	800a65c <lwip_htonl>
 800d48e:	1a3f      	subs	r7, r7, r0
 800d490:	2f00      	cmp	r7, #0
 800d492:	f300 80d1 	bgt.w	800d638 <tcp_receive+0x3ec>
          tcp_clear_flags(pcb, TF_RTO);
 800d496:	8b63      	ldrh	r3, [r4, #26]
 800d498:	4f28      	ldr	r7, [pc, #160]	@ (800d53c <tcp_receive+0x2f0>)
 800d49a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d49e:	8363      	strh	r3, [r4, #26]
 800d4a0:	e01d      	b.n	800d4de <tcp_receive+0x292>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800d4a2:	4b2a      	ldr	r3, [pc, #168]	@ (800d54c <tcp_receive+0x300>)
 800d4a4:	f240 427c 	movw	r2, #1148	@ 0x47c
 800d4a8:	4929      	ldr	r1, [pc, #164]	@ (800d550 <tcp_receive+0x304>)
 800d4aa:	482a      	ldr	r0, [pc, #168]	@ (800d554 <tcp_receive+0x308>)
 800d4ac:	f004 fd96 	bl	8011fdc <iprintf>
 800d4b0:	e6d3      	b.n	800d25a <tcp_receive+0xe>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800d4b2:	ebac 0102 	sub.w	r1, ip, r2
 800d4b6:	2900      	cmp	r1, #0
 800d4b8:	da84      	bge.n	800d3c4 <tcp_receive+0x178>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d4ba:	4927      	ldr	r1, [pc, #156]	@ (800d558 <tcp_receive+0x30c>)
 800d4bc:	6809      	ldr	r1, [r1, #0]
 800d4be:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d4c0:	f8b4 0062 	ldrh.w	r0, [r4, #98]	@ 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d4c4:	f8a4 1060 	strh.w	r1, [r4, #96]	@ 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d4c8:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 800d4ca:	e9c4 3215 	strd	r3, r2, [r4, #84]	@ 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d4ce:	bf38      	it	cc
 800d4d0:	f8a4 1062 	strhcc.w	r1, [r4, #98]	@ 0x62
      pcb->snd_wl1 = seqno;
 800d4d4:	e779      	b.n	800d3ca <tcp_receive+0x17e>
      tcp_send_empty_ack(pcb);
 800d4d6:	4620      	mov	r0, r4
 800d4d8:	4f18      	ldr	r7, [pc, #96]	@ (800d53c <tcp_receive+0x2f0>)
 800d4da:	f002 f915 	bl	800f708 <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d4de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d4e0:	2900      	cmp	r1, #0
 800d4e2:	f43f aec2 	beq.w	800d26a <tcp_receive+0x1e>
 800d4e6:	682a      	ldr	r2, [r5, #0]
 800d4e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d4ea:	1a9b      	subs	r3, r3, r2
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	f6bf aebc 	bge.w	800d26a <tcp_receive+0x1e>
      m = (s16_t)(m - (pcb->sa >> 3));
 800d4f2:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	@ 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d4f6:	b289      	uxth	r1, r1
 800d4f8:	4b18      	ldr	r3, [pc, #96]	@ (800d55c <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 800d4fa:	f3c2 00cf 	ubfx	r0, r2, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d4fe:	881d      	ldrh	r5, [r3, #0]
      m = (s16_t)(m - (pcb->sa >> 3));
 800d500:	1a2b      	subs	r3, r5, r0
 800d502:	1a5b      	subs	r3, r3, r1
 800d504:	b29b      	uxth	r3, r3
      pcb->sa = (s16_t)(pcb->sa + m);
 800d506:	441a      	add	r2, r3
      if (m < 0) {
 800d508:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 800d50c:	b212      	sxth	r2, r2
 800d50e:	87a2      	strh	r2, [r4, #60]	@ 0x3c
      if (m < 0) {
 800d510:	d002      	beq.n	800d518 <tcp_receive+0x2cc>
        m = (s16_t) - m;
 800d512:	1b40      	subs	r0, r0, r5
 800d514:	4401      	add	r1, r0
 800d516:	b28b      	uxth	r3, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 800d518:	f9b4 103e 	ldrsh.w	r1, [r4, #62]	@ 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 800d51c:	eba1 01a1 	sub.w	r1, r1, r1, asr #2
 800d520:	440b      	add	r3, r1
 800d522:	b29b      	uxth	r3, r3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d524:	eb03 02e2 	add.w	r2, r3, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 800d528:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      pcb->rttest = 0;
 800d52a:	2300      	movs	r3, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800d52c:	f8a4 2040 	strh.w	r2, [r4, #64]	@ 0x40
      pcb->rttest = 0;
 800d530:	6363      	str	r3, [r4, #52]	@ 0x34
 800d532:	e69a      	b.n	800d26a <tcp_receive+0x1e>
 800d534:	2400b955 	.word	0x2400b955
 800d538:	2400b960 	.word	0x2400b960
 800d53c:	2400b956 	.word	0x2400b956
 800d540:	2400b974 	.word	0x2400b974
 800d544:	2400b95c 	.word	0x2400b95c
 800d548:	2400b958 	.word	0x2400b958
 800d54c:	0801471c 	.word	0x0801471c
 800d550:	080147c0 	.word	0x080147c0
 800d554:	08012edc 	.word	0x08012edc
 800d558:	2400b970 	.word	0x2400b970
 800d55c:	2400b948 	.word	0x2400b948
        pcb->dupacks = 0;
 800d560:	2300      	movs	r3, #0
 800d562:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d566:	e7ba      	b.n	800d4de <tcp_receive+0x292>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d568:	49a2      	ldr	r1, [pc, #648]	@ (800d7f4 <tcp_receive+0x5a8>)
 800d56a:	6809      	ldr	r1, [r1, #0]
 800d56c:	89c9      	ldrh	r1, [r1, #14]
 800d56e:	458e      	cmp	lr, r1
 800d570:	f4bf af2b 	bcs.w	800d3ca <tcp_receive+0x17e>
 800d574:	e7a4      	b.n	800d4c0 <tcp_receive+0x274>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800d576:	1a9a      	subs	r2, r3, r2
              if (next->next == NULL &&
 800d578:	2a00      	cmp	r2, #0
 800d57a:	f77f aedc 	ble.w	800d336 <tcp_receive+0xea>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d57e:	8980      	ldrh	r0, [r0, #12]
 800d580:	f7fd f868 	bl	800a654 <lwip_htons>
 800d584:	07c1      	lsls	r1, r0, #31
 800d586:	f53f aed6 	bmi.w	800d336 <tcp_receive+0xea>
                next->next = tcp_seg_copy(&inseg);
 800d58a:	489b      	ldr	r0, [pc, #620]	@ (800d7f8 <tcp_receive+0x5ac>)
 800d58c:	f7fe fd60 	bl	800c050 <tcp_seg_copy>
 800d590:	f8c8 0000 	str.w	r0, [r8]
                if (next->next != NULL) {
 800d594:	2800      	cmp	r0, #0
 800d596:	f43f aece 	beq.w	800d336 <tcp_receive+0xea>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800d59a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d59e:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 800d5a2:	6859      	ldr	r1, [r3, #4]
 800d5a4:	6833      	ldr	r3, [r6, #0]
 800d5a6:	440a      	add	r2, r1
 800d5a8:	1ad2      	subs	r2, r2, r3
 800d5aa:	2a00      	cmp	r2, #0
 800d5ac:	dd07      	ble.n	800d5be <tcp_receive+0x372>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800d5ae:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 800d5b0:	f8d8 0004 	ldr.w	r0, [r8, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800d5b4:	b299      	uxth	r1, r3
 800d5b6:	f8a8 1008 	strh.w	r1, [r8, #8]
                    pbuf_realloc(next->p, next->len);
 800d5ba:	f7fe f831 	bl	800b620 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800d5be:	6832      	ldr	r2, [r6, #0]
 800d5c0:	883b      	ldrh	r3, [r7, #0]
 800d5c2:	4413      	add	r3, r2
 800d5c4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d5c6:	1a9b      	subs	r3, r3, r2
 800d5c8:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800d5ca:	1a9b      	subs	r3, r3, r2
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	f77f aeb2 	ble.w	800d336 <tcp_receive+0xea>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800d5d2:	f8d8 3000 	ldr.w	r3, [r8]
 800d5d6:	68db      	ldr	r3, [r3, #12]
 800d5d8:	8998      	ldrh	r0, [r3, #12]
 800d5da:	f7fd f83b 	bl	800a654 <lwip_htons>
 800d5de:	07c2      	lsls	r2, r0, #31
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800d5e0:	f8d8 3000 	ldr.w	r3, [r8]
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800d5e4:	f100 82a8 	bmi.w	800db38 <tcp_receive+0x8ec>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800d5e8:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800d5ea:	6832      	ldr	r2, [r6, #0]
                    pbuf_realloc(next->next->p, next->next->len);
 800d5ec:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800d5ee:	1a89      	subs	r1, r1, r2
 800d5f0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d5f2:	4411      	add	r1, r2
 800d5f4:	b289      	uxth	r1, r1
 800d5f6:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800d5f8:	f7fe f812 	bl	800b620 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800d5fc:	f8d8 3000 	ldr.w	r3, [r8]
 800d600:	891d      	ldrh	r5, [r3, #8]
 800d602:	68db      	ldr	r3, [r3, #12]
 800d604:	8998      	ldrh	r0, [r3, #12]
 800d606:	f7fd f825 	bl	800a654 <lwip_htons>
 800d60a:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d60e:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 800d610:	bf18      	it	ne
 800d612:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d614:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
                    tcplen = TCP_TCPLEN(next->next);
 800d616:	442b      	add	r3, r5
 800d618:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d61a:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 800d61c:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d61e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d620:	4413      	add	r3, r2
 800d622:	4299      	cmp	r1, r3
 800d624:	f43f ae87 	beq.w	800d336 <tcp_receive+0xea>
 800d628:	4b74      	ldr	r3, [pc, #464]	@ (800d7fc <tcp_receive+0x5b0>)
 800d62a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 800d62e:	4974      	ldr	r1, [pc, #464]	@ (800d800 <tcp_receive+0x5b4>)
 800d630:	4874      	ldr	r0, [pc, #464]	@ (800d804 <tcp_receive+0x5b8>)
 800d632:	f004 fcd3 	bl	8011fdc <iprintf>
 800d636:	e67e      	b.n	800d336 <tcp_receive+0xea>
 800d638:	4f73      	ldr	r7, [pc, #460]	@ (800d808 <tcp_receive+0x5bc>)
 800d63a:	e750      	b.n	800d4de <tcp_receive+0x292>
        tcp_ack_now(pcb);
 800d63c:	8b63      	ldrh	r3, [r4, #26]
 800d63e:	f043 0302 	orr.w	r3, r3, #2
 800d642:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d644:	e677      	b.n	800d336 <tcp_receive+0xea>
      struct pbuf *p = inseg.p;
 800d646:	f8df 91b0 	ldr.w	r9, [pc, #432]	@ 800d7f8 <tcp_receive+0x5ac>
 800d64a:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800d64e:	2d00      	cmp	r5, #0
 800d650:	f000 8171 	beq.w	800d936 <tcp_receive+0x6ea>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800d654:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800d658:	4598      	cmp	r8, r3
 800d65a:	f200 80c3 	bhi.w	800d7e4 <tcp_receive+0x598>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d65e:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 800d662:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d666:	891a      	ldrh	r2, [r3, #8]
 800d668:	4542      	cmp	r2, r8
 800d66a:	f0c0 80b0 	bcc.w	800d7ce <tcp_receive+0x582>
      inseg.len -= off;
 800d66e:	f8b9 3008 	ldrh.w	r3, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d672:	eba2 0208 	sub.w	r2, r2, r8
      inseg.len -= off;
 800d676:	eba3 0308 	sub.w	r3, r3, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d67a:	b292      	uxth	r2, r2
      inseg.len -= off;
 800d67c:	f8a9 3008 	strh.w	r3, [r9, #8]
      while (p->len < off) {
 800d680:	896b      	ldrh	r3, [r5, #10]
 800d682:	4598      	cmp	r8, r3
 800d684:	d90a      	bls.n	800d69c <tcp_receive+0x450>
        p->len = 0;
 800d686:	2100      	movs	r1, #0
        off -= p->len;
 800d688:	eba8 0303 	sub.w	r3, r8, r3
        p->len = 0;
 800d68c:	8169      	strh	r1, [r5, #10]
        p->tot_len = new_tot_len;
 800d68e:	812a      	strh	r2, [r5, #8]
        p = p->next;
 800d690:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 800d692:	fa1f f883 	uxth.w	r8, r3
      while (p->len < off) {
 800d696:	896b      	ldrh	r3, [r5, #10]
 800d698:	4543      	cmp	r3, r8
 800d69a:	d3f5      	bcc.n	800d688 <tcp_receive+0x43c>
      pbuf_remove_header(p, off);
 800d69c:	4641      	mov	r1, r8
 800d69e:	4628      	mov	r0, r5
 800d6a0:	f7fd fe4a 	bl	800b338 <pbuf_remove_header>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d6a4:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d6a6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d6a8:	f1c3 0301 	rsb	r3, r3, #1
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d6ac:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800d6b0:	6032      	str	r2, [r6, #0]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d6b2:	2b00      	cmp	r3, #0
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d6b4:	604a      	str	r2, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d6b6:	f73f ae3e 	bgt.w	800d336 <tcp_receive+0xea>
        tcplen = TCP_TCPLEN(&inseg);
 800d6ba:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d6be:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 800d6c2:	8998      	ldrh	r0, [r3, #12]
 800d6c4:	f7fc ffc6 	bl	800a654 <lwip_htons>
 800d6c8:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 800d6cc:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        tcplen = TCP_TCPLEN(&inseg);
 800d6ce:	bf18      	it	ne
 800d6d0:	2301      	movne	r3, #1
 800d6d2:	442b      	add	r3, r5
 800d6d4:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 800d6d6:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 800d6d8:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 800d6da:	f0c0 816d 	bcc.w	800d9b8 <tcp_receive+0x76c>
        if (pcb->ooseq != NULL) {
 800d6de:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	f000 809e 	beq.w	800d822 <tcp_receive+0x5d6>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d6e6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d6ea:	8998      	ldrh	r0, [r3, #12]
 800d6ec:	f7fc ffb2 	bl	800a654 <lwip_htons>
 800d6f0:	07c2      	lsls	r2, r0, #31
 800d6f2:	f100 8093 	bmi.w	800d81c <tcp_receive+0x5d0>
            struct tcp_seg *next = pcb->ooseq;
 800d6f6:	6f65      	ldr	r5, [r4, #116]	@ 0x74
        pcb->rcv_nxt = seqno + tcplen;
 800d6f8:	883a      	ldrh	r2, [r7, #0]
 800d6fa:	6831      	ldr	r1, [r6, #0]
            while (next &&
 800d6fc:	b955      	cbnz	r5, 800d714 <tcp_receive+0x4c8>
 800d6fe:	e1f3      	b.n	800dae8 <tcp_receive+0x89c>
              next = next->next;
 800d700:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 800d704:	4628      	mov	r0, r5
 800d706:	f7fe fc95 	bl	800c034 <tcp_seg_free>
              next = next->next;
 800d70a:	4645      	mov	r5, r8
            while (next &&
 800d70c:	f1b8 0f00 	cmp.w	r8, #0
 800d710:	f000 81e8 	beq.w	800dae4 <tcp_receive+0x898>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800d714:	68e8      	ldr	r0, [r5, #12]
 800d716:	883a      	ldrh	r2, [r7, #0]
 800d718:	f8d6 e000 	ldr.w	lr, [r6]
 800d71c:	892b      	ldrh	r3, [r5, #8]
 800d71e:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800d722:	eb02 010e 	add.w	r1, r2, lr
 800d726:	4463      	add	r3, ip
 800d728:	1acb      	subs	r3, r1, r3
            while (next &&
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	f2c0 81a2 	blt.w	800da74 <tcp_receive+0x828>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800d730:	8980      	ldrh	r0, [r0, #12]
 800d732:	f7fc ff8f 	bl	800a654 <lwip_htons>
 800d736:	07c3      	lsls	r3, r0, #31
 800d738:	d5e2      	bpl.n	800d700 <tcp_receive+0x4b4>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800d73a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d73e:	8998      	ldrh	r0, [r3, #12]
 800d740:	f7fc ff88 	bl	800a654 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800d744:	0780      	lsls	r0, r0, #30
 800d746:	d4db      	bmi.n	800d700 <tcp_receive+0x4b4>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800d748:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d74c:	2001      	movs	r0, #1
 800d74e:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 800d752:	f7fc ff7f 	bl	800a654 <lwip_htons>
 800d756:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d75a:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 800d75e:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800d762:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800d764:	b280      	uxth	r0, r0
 800d766:	f7fc ff75 	bl	800a654 <lwip_htons>
 800d76a:	f010 0303 	ands.w	r3, r0, #3
 800d76e:	bf18      	it	ne
 800d770:	2301      	movne	r3, #1
 800d772:	4498      	add	r8, r3
 800d774:	f8a7 8000 	strh.w	r8, [r7]
 800d778:	e7c2      	b.n	800d700 <tcp_receive+0x4b4>
        pcb->unsent_oversize = 0;
 800d77a:	f8a4 0068 	strh.w	r0, [r4, #104]	@ 0x68
 800d77e:	e673      	b.n	800d468 <tcp_receive+0x21c>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800d780:	8b62      	ldrh	r2, [r4, #26]
 800d782:	f412 6f00 	tst.w	r2, #2048	@ 0x800
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800d786:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800d788:	bf0c      	ite	eq
 800d78a:	2002      	moveq	r0, #2
 800d78c:	2001      	movne	r0, #1
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800d78e:	fb12 f200 	smulbb	r2, r2, r0
 800d792:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 800d794:	428a      	cmp	r2, r1
 800d796:	bf94      	ite	ls
 800d798:	1898      	addls	r0, r3, r2
 800d79a:	1858      	addhi	r0, r3, r1
 800d79c:	b282      	uxth	r2, r0
 800d79e:	4293      	cmp	r3, r2
 800d7a0:	f240 80dc 	bls.w	800d95c <tcp_receive+0x710>
 800d7a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d7a8:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
 800d7ac:	e645      	b.n	800d43a <tcp_receive+0x1ee>
          if ((pcb->unsent == NULL) ||
 800d7ae:	b148      	cbz	r0, 800d7c4 <tcp_receive+0x578>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800d7b0:	68c3      	ldr	r3, [r0, #12]
 800d7b2:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800d7b4:	6858      	ldr	r0, [r3, #4]
 800d7b6:	f7fc ff51 	bl	800a65c <lwip_htonl>
 800d7ba:	1a3f      	subs	r7, r7, r0
          if ((pcb->unsent == NULL) ||
 800d7bc:	2f00      	cmp	r7, #0
 800d7be:	f73f af3b 	bgt.w	800d638 <tcp_receive+0x3ec>
            tcp_clear_flags(pcb, TF_RTO);
 800d7c2:	8b63      	ldrh	r3, [r4, #26]
 800d7c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d7c8:	4f0f      	ldr	r7, [pc, #60]	@ (800d808 <tcp_receive+0x5bc>)
 800d7ca:	8363      	strh	r3, [r4, #26]
 800d7cc:	e687      	b.n	800d4de <tcp_receive+0x292>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d7ce:	4b0b      	ldr	r3, [pc, #44]	@ (800d7fc <tcp_receive+0x5b0>)
 800d7d0:	f240 5297 	movw	r2, #1431	@ 0x597
 800d7d4:	490d      	ldr	r1, [pc, #52]	@ (800d80c <tcp_receive+0x5c0>)
 800d7d6:	480b      	ldr	r0, [pc, #44]	@ (800d804 <tcp_receive+0x5b8>)
 800d7d8:	f004 fc00 	bl	8011fdc <iprintf>
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d7dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d7e0:	891a      	ldrh	r2, [r3, #8]
 800d7e2:	e744      	b.n	800d66e <tcp_receive+0x422>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800d7e4:	4b05      	ldr	r3, [pc, #20]	@ (800d7fc <tcp_receive+0x5b0>)
 800d7e6:	f240 5295 	movw	r2, #1429	@ 0x595
 800d7ea:	4909      	ldr	r1, [pc, #36]	@ (800d810 <tcp_receive+0x5c4>)
 800d7ec:	4805      	ldr	r0, [pc, #20]	@ (800d804 <tcp_receive+0x5b8>)
 800d7ee:	f004 fbf5 	bl	8011fdc <iprintf>
 800d7f2:	e734      	b.n	800d65e <tcp_receive+0x412>
 800d7f4:	2400b970 	.word	0x2400b970
 800d7f8:	2400b974 	.word	0x2400b974
 800d7fc:	0801471c 	.word	0x0801471c
 800d800:	0801480c 	.word	0x0801480c
 800d804:	08012edc 	.word	0x08012edc
 800d808:	2400b956 	.word	0x2400b956
 800d80c:	080147fc 	.word	0x080147fc
 800d810:	080147ec 	.word	0x080147ec
              pcb->ooseq = pcb->ooseq->next;
 800d814:	6803      	ldr	r3, [r0, #0]
 800d816:	6763      	str	r3, [r4, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 800d818:	f7fe fc0c 	bl	800c034 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800d81c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800d81e:	2800      	cmp	r0, #0
 800d820:	d1f8      	bne.n	800d814 <tcp_receive+0x5c8>
        pcb->rcv_nxt = seqno + tcplen;
 800d822:	883a      	ldrh	r2, [r7, #0]
 800d824:	6831      	ldr	r1, [r6, #0]
 800d826:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800d828:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
        pcb->rcv_nxt = seqno + tcplen;
 800d82a:	6261      	str	r1, [r4, #36]	@ 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800d82c:	4293      	cmp	r3, r2
 800d82e:	f0c0 80fd 	bcc.w	800da2c <tcp_receive+0x7e0>
        pcb->rcv_wnd -= tcplen;
 800d832:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 800d834:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 800d836:	8523      	strh	r3, [r4, #40]	@ 0x28
        tcp_update_rcv_ann_wnd(pcb);
 800d838:	f7fe faba 	bl	800bdb0 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 800d83c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d840:	891a      	ldrh	r2, [r3, #8]
 800d842:	b122      	cbz	r2, 800d84e <tcp_receive+0x602>
          recv_data = inseg.p;
 800d844:	4ab2      	ldr	r2, [pc, #712]	@ (800db10 <tcp_receive+0x8c4>)
 800d846:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 800d848:	2300      	movs	r3, #0
 800d84a:	f8c9 3004 	str.w	r3, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d84e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d852:	8998      	ldrh	r0, [r3, #12]
 800d854:	f7fc fefe 	bl	800a654 <lwip_htons>
 800d858:	07c2      	lsls	r2, r0, #31
 800d85a:	d504      	bpl.n	800d866 <tcp_receive+0x61a>
          recv_flags |= TF_GOT_FIN;
 800d85c:	4aad      	ldr	r2, [pc, #692]	@ (800db14 <tcp_receive+0x8c8>)
 800d85e:	7813      	ldrb	r3, [r2, #0]
 800d860:	f043 0320 	orr.w	r3, r3, #32
 800d864:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 800d866:	6f65      	ldr	r5, [r4, #116]	@ 0x74
 800d868:	2d00      	cmp	r5, #0
 800d86a:	f000 8093 	beq.w	800d994 <tcp_receive+0x748>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d86e:	f8df 92ac 	ldr.w	r9, [pc, #684]	@ 800db1c <tcp_receive+0x8d0>
 800d872:	f8df 82c0 	ldr.w	r8, [pc, #704]	@ 800db34 <tcp_receive+0x8e8>
 800d876:	4fa8      	ldr	r7, [pc, #672]	@ (800db18 <tcp_receive+0x8cc>)
 800d878:	e033      	b.n	800d8e2 <tcp_receive+0x696>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800d87a:	68eb      	ldr	r3, [r5, #12]
 800d87c:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800d880:	8998      	ldrh	r0, [r3, #12]
 800d882:	f7fc fee7 	bl	800a654 <lwip_htons>
 800d886:	f010 0003 	ands.w	r0, r0, #3
 800d88a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800d88c:	bf18      	it	ne
 800d88e:	2001      	movne	r0, #1
 800d890:	4450      	add	r0, sl
 800d892:	1a1b      	subs	r3, r3, r0
          tcp_update_rcv_ann_wnd(pcb);
 800d894:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800d896:	8523      	strh	r3, [r4, #40]	@ 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800d898:	f7fe fa8a 	bl	800bdb0 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 800d89c:	6869      	ldr	r1, [r5, #4]
 800d89e:	890b      	ldrh	r3, [r1, #8]
 800d8a0:	b13b      	cbz	r3, 800d8b2 <tcp_receive+0x666>
            if (recv_data) {
 800d8a2:	4b9b      	ldr	r3, [pc, #620]	@ (800db10 <tcp_receive+0x8c4>)
 800d8a4:	6818      	ldr	r0, [r3, #0]
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d05b      	beq.n	800d962 <tcp_receive+0x716>
              pbuf_cat(recv_data, cseg->p);
 800d8aa:	f7fd ff3d 	bl	800b728 <pbuf_cat>
            cseg->p = NULL;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d8b2:	68eb      	ldr	r3, [r5, #12]
 800d8b4:	8998      	ldrh	r0, [r3, #12]
 800d8b6:	f7fc fecd 	bl	800a654 <lwip_htons>
 800d8ba:	07c3      	lsls	r3, r0, #31
 800d8bc:	d509      	bpl.n	800d8d2 <tcp_receive+0x686>
            recv_flags |= TF_GOT_FIN;
 800d8be:	4a95      	ldr	r2, [pc, #596]	@ (800db14 <tcp_receive+0x8c8>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d8c0:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 800d8c2:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d8c4:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 800d8c6:	f043 0320 	orr.w	r3, r3, #32
 800d8ca:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d8cc:	d101      	bne.n	800d8d2 <tcp_receive+0x686>
              pcb->state = CLOSE_WAIT;
 800d8ce:	2307      	movs	r3, #7
 800d8d0:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 800d8d2:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 800d8d4:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 800d8d6:	6763      	str	r3, [r4, #116]	@ 0x74
          tcp_seg_free(cseg);
 800d8d8:	f7fe fbac 	bl	800c034 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800d8dc:	6f65      	ldr	r5, [r4, #116]	@ 0x74
 800d8de:	2d00      	cmp	r5, #0
 800d8e0:	d058      	beq.n	800d994 <tcp_receive+0x748>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800d8e2:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 800d8e4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800d8e6:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 800d8e8:	428b      	cmp	r3, r1
 800d8ea:	d153      	bne.n	800d994 <tcp_receive+0x748>
          seqno = pcb->ooseq->tcphdr->seqno;
 800d8ec:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d8ee:	8990      	ldrh	r0, [r2, #12]
 800d8f0:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800d8f4:	f7fc feae 	bl	800a654 <lwip_htons>
 800d8f8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d8fa:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d8fe:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d902:	bf18      	it	ne
 800d904:	2001      	movne	r0, #1
 800d906:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d908:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d90a:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d90c:	f8b4 a028 	ldrh.w	sl, [r4, #40]	@ 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d910:	6260      	str	r0, [r4, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d912:	8998      	ldrh	r0, [r3, #12]
 800d914:	f7fc fe9e 	bl	800a654 <lwip_htons>
 800d918:	f010 0003 	ands.w	r0, r0, #3
 800d91c:	bf18      	it	ne
 800d91e:	2001      	movne	r0, #1
 800d920:	4458      	add	r0, fp
 800d922:	4582      	cmp	sl, r0
 800d924:	d2a9      	bcs.n	800d87a <tcp_receive+0x62e>
 800d926:	464b      	mov	r3, r9
 800d928:	f240 622b 	movw	r2, #1579	@ 0x62b
 800d92c:	4641      	mov	r1, r8
 800d92e:	4638      	mov	r0, r7
 800d930:	f004 fb54 	bl	8011fdc <iprintf>
 800d934:	e7a1      	b.n	800d87a <tcp_receive+0x62e>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800d936:	4b79      	ldr	r3, [pc, #484]	@ (800db1c <tcp_receive+0x8d0>)
 800d938:	f240 5294 	movw	r2, #1428	@ 0x594
 800d93c:	4978      	ldr	r1, [pc, #480]	@ (800db20 <tcp_receive+0x8d4>)
 800d93e:	4876      	ldr	r0, [pc, #472]	@ (800db18 <tcp_receive+0x8cc>)
 800d940:	f004 fb4c 	bl	8011fdc <iprintf>
 800d944:	e686      	b.n	800d654 <tcp_receive+0x408>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800d946:	f64f 71ff 	movw	r1, #65535	@ 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d94a:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800d94c:	1ac9      	subs	r1, r1, r3
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d94e:	441a      	add	r2, r3
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800d950:	f8a4 106a 	strh.w	r1, [r4, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d954:	b292      	uxth	r2, r2
 800d956:	4293      	cmp	r3, r2
 800d958:	f63f af24 	bhi.w	800d7a4 <tcp_receive+0x558>
 800d95c:	f8a4 2048 	strh.w	r2, [r4, #72]	@ 0x48
 800d960:	e56b      	b.n	800d43a <tcp_receive+0x1ee>
              recv_data = cseg->p;
 800d962:	6019      	str	r1, [r3, #0]
 800d964:	e7a3      	b.n	800d8ae <tcp_receive+0x662>
          struct tcp_seg *next, *prev = NULL;
 800d966:	f04f 0800 	mov.w	r8, #0
              if (inseg.len > next->len) {
 800d96a:	486e      	ldr	r0, [pc, #440]	@ (800db24 <tcp_receive+0x8d8>)
 800d96c:	892b      	ldrh	r3, [r5, #8]
 800d96e:	8902      	ldrh	r2, [r0, #8]
 800d970:	429a      	cmp	r2, r3
 800d972:	f67f ace0 	bls.w	800d336 <tcp_receive+0xea>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800d976:	f7fe fb6b 	bl	800c050 <tcp_seg_copy>
                if (cseg != NULL) {
 800d97a:	2800      	cmp	r0, #0
 800d97c:	f43f acdb 	beq.w	800d336 <tcp_receive+0xea>
                  if (prev != NULL) {
 800d980:	f1b8 0f00 	cmp.w	r8, #0
 800d984:	f000 80c2 	beq.w	800db0c <tcp_receive+0x8c0>
                    prev->next = cseg;
 800d988:	f8c8 0000 	str.w	r0, [r8]
                  tcp_oos_insert_segment(cseg, next);
 800d98c:	4629      	mov	r1, r5
 800d98e:	f7ff fb8b 	bl	800d0a8 <tcp_oos_insert_segment>
 800d992:	e4d0      	b.n	800d336 <tcp_receive+0xea>
        tcp_ack(pcb);
 800d994:	8b63      	ldrh	r3, [r4, #26]
 800d996:	07d8      	lsls	r0, r3, #31
 800d998:	d50a      	bpl.n	800d9b0 <tcp_receive+0x764>
 800d99a:	f023 0301 	bic.w	r3, r3, #1
 800d99e:	f043 0302 	orr.w	r3, r3, #2
 800d9a2:	8363      	strh	r3, [r4, #26]
 800d9a4:	e501      	b.n	800d3aa <tcp_receive+0x15e>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800d9a6:	485f      	ldr	r0, [pc, #380]	@ (800db24 <tcp_receive+0x8d8>)
 800d9a8:	f7fe fb52 	bl	800c050 <tcp_seg_copy>
 800d9ac:	6760      	str	r0, [r4, #116]	@ 0x74
 800d9ae:	e4c2      	b.n	800d336 <tcp_receive+0xea>
        tcp_ack(pcb);
 800d9b0:	f043 0301 	orr.w	r3, r3, #1
 800d9b4:	8363      	strh	r3, [r4, #26]
 800d9b6:	e4f8      	b.n	800d3aa <tcp_receive+0x15e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d9b8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d9bc:	8998      	ldrh	r0, [r3, #12]
 800d9be:	f7fc fe49 	bl	800a654 <lwip_htons>
 800d9c2:	07c5      	lsls	r5, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800d9c4:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d9c8:	f100 8090 	bmi.w	800daec <tcp_receive+0x8a0>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800d9cc:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 800d9ce:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800d9d0:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d9d4:	f7fc fe3e 	bl	800a654 <lwip_htons>
 800d9d8:	0780      	lsls	r0, r0, #30
            inseg.len -= 1;
 800d9da:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d9de:	d503      	bpl.n	800d9e8 <tcp_receive+0x79c>
            inseg.len -= 1;
 800d9e0:	3901      	subs	r1, #1
 800d9e2:	b289      	uxth	r1, r1
 800d9e4:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 800d9e8:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800d9ec:	f7fd fe18 	bl	800b620 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800d9f0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d9f4:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 800d9f8:	8998      	ldrh	r0, [r3, #12]
 800d9fa:	f7fc fe2b 	bl	800a654 <lwip_htons>
 800d9fe:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800da02:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 800da04:	bf18      	it	ne
 800da06:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800da08:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          tcplen = TCP_TCPLEN(&inseg);
 800da0a:	442b      	add	r3, r5
 800da0c:	b29b      	uxth	r3, r3
 800da0e:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800da10:	4413      	add	r3, r2
 800da12:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800da14:	440a      	add	r2, r1
 800da16:	4293      	cmp	r3, r2
 800da18:	f43f ae61 	beq.w	800d6de <tcp_receive+0x492>
 800da1c:	4b3f      	ldr	r3, [pc, #252]	@ (800db1c <tcp_receive+0x8d0>)
 800da1e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800da22:	4941      	ldr	r1, [pc, #260]	@ (800db28 <tcp_receive+0x8dc>)
 800da24:	483c      	ldr	r0, [pc, #240]	@ (800db18 <tcp_receive+0x8cc>)
 800da26:	f004 fad9 	bl	8011fdc <iprintf>
 800da2a:	e658      	b.n	800d6de <tcp_receive+0x492>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800da2c:	4b3b      	ldr	r3, [pc, #236]	@ (800db1c <tcp_receive+0x8d0>)
 800da2e:	f240 6207 	movw	r2, #1543	@ 0x607
 800da32:	493e      	ldr	r1, [pc, #248]	@ (800db2c <tcp_receive+0x8e0>)
 800da34:	4838      	ldr	r0, [pc, #224]	@ (800db18 <tcp_receive+0x8cc>)
 800da36:	f004 fad1 	bl	8011fdc <iprintf>
        pcb->rcv_wnd -= tcplen;
 800da3a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800da3c:	883a      	ldrh	r2, [r7, #0]
 800da3e:	e6f8      	b.n	800d832 <tcp_receive+0x5e6>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800da40:	4838      	ldr	r0, [pc, #224]	@ (800db24 <tcp_receive+0x8d8>)
 800da42:	f7fe fb05 	bl	800c050 <tcp_seg_copy>
                  if (cseg != NULL) {
 800da46:	2800      	cmp	r0, #0
 800da48:	f43f ac75 	beq.w	800d336 <tcp_receive+0xea>
                    tcp_oos_insert_segment(cseg, next);
 800da4c:	4629      	mov	r1, r5
                    pcb->ooseq = cseg;
 800da4e:	6760      	str	r0, [r4, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 800da50:	f7ff fb2a 	bl	800d0a8 <tcp_oos_insert_segment>
 800da54:	e46f      	b.n	800d336 <tcp_receive+0xea>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800da56:	f8b4 2048 	ldrh.w	r2, [r4, #72]	@ 0x48
 800da5a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800da5c:	4413      	add	r3, r2
 800da5e:	b29b      	uxth	r3, r3
 800da60:	429a      	cmp	r2, r3
 800da62:	d901      	bls.n	800da68 <tcp_receive+0x81c>
 800da64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800da68:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
                tcp_rexmit_fast(pcb);
 800da6c:	4620      	mov	r0, r4
 800da6e:	f001 fdc9 	bl	800f604 <tcp_rexmit_fast>
      if (!found_dupack) {
 800da72:	e534      	b.n	800d4de <tcp_receive+0x292>
                TCP_SEQ_GT(seqno + tcplen,
 800da74:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 800da78:	2b00      	cmp	r3, #0
 800da7a:	dc01      	bgt.n	800da80 <tcp_receive+0x834>
            pcb->ooseq = next;
 800da7c:	6765      	str	r5, [r4, #116]	@ 0x74
 800da7e:	e6d3      	b.n	800d828 <tcp_receive+0x5dc>
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800da80:	ebac 0c0e 	sub.w	ip, ip, lr
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800da84:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800da88:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800da8c:	8998      	ldrh	r0, [r3, #12]
 800da8e:	f7fc fde1 	bl	800a654 <lwip_htons>
 800da92:	0781      	lsls	r1, r0, #30
 800da94:	d504      	bpl.n	800daa0 <tcp_receive+0x854>
                inseg.len -= 1;
 800da96:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800da9a:	3b01      	subs	r3, #1
 800da9c:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 800daa0:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 800daa4:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800daa8:	f7fd fdba 	bl	800b620 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800daac:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800dab0:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 800dab4:	8998      	ldrh	r0, [r3, #12]
 800dab6:	f7fc fdcd 	bl	800a654 <lwip_htons>
 800daba:	f010 0303 	ands.w	r3, r0, #3
 800dabe:	bf18      	it	ne
 800dac0:	2301      	movne	r3, #1
 800dac2:	eb08 0203 	add.w	r2, r8, r3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800dac6:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 800dac8:	b292      	uxth	r2, r2
 800daca:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800dacc:	6859      	ldr	r1, [r3, #4]
 800dace:	6833      	ldr	r3, [r6, #0]
 800dad0:	4413      	add	r3, r2
 800dad2:	428b      	cmp	r3, r1
 800dad4:	d0d2      	beq.n	800da7c <tcp_receive+0x830>
 800dad6:	4b11      	ldr	r3, [pc, #68]	@ (800db1c <tcp_receive+0x8d0>)
 800dad8:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 800dadc:	4914      	ldr	r1, [pc, #80]	@ (800db30 <tcp_receive+0x8e4>)
 800dade:	480e      	ldr	r0, [pc, #56]	@ (800db18 <tcp_receive+0x8cc>)
 800dae0:	f004 fa7c 	bl	8011fdc <iprintf>
        pcb->rcv_nxt = seqno + tcplen;
 800dae4:	883a      	ldrh	r2, [r7, #0]
 800dae6:	6831      	ldr	r1, [r6, #0]
 800dae8:	4411      	add	r1, r2
 800daea:	e7c7      	b.n	800da7c <tcp_receive+0x830>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800daec:	899d      	ldrh	r5, [r3, #12]
 800daee:	4628      	mov	r0, r5
 800daf0:	f425 557c 	bic.w	r5, r5, #16128	@ 0x3f00
 800daf4:	f7fc fdae 	bl	800a654 <lwip_htons>
 800daf8:	f000 003e 	and.w	r0, r0, #62	@ 0x3e
 800dafc:	f7fc fdaa 	bl	800a654 <lwip_htons>
 800db00:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800db04:	4328      	orrs	r0, r5
 800db06:	8198      	strh	r0, [r3, #12]
 800db08:	b280      	uxth	r0, r0
 800db0a:	e760      	b.n	800d9ce <tcp_receive+0x782>
                    pcb->ooseq = cseg;
 800db0c:	6760      	str	r0, [r4, #116]	@ 0x74
 800db0e:	e73d      	b.n	800d98c <tcp_receive+0x740>
 800db10:	2400b950 	.word	0x2400b950
 800db14:	2400b954 	.word	0x2400b954
 800db18:	08012edc 	.word	0x08012edc
 800db1c:	0801471c 	.word	0x0801471c
 800db20:	080147dc 	.word	0x080147dc
 800db24:	2400b974 	.word	0x2400b974
 800db28:	0801480c 	.word	0x0801480c
 800db2c:	08014880 	.word	0x08014880
 800db30:	08014844 	.word	0x08014844
 800db34:	080148a0 	.word	0x080148a0
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800db38:	68db      	ldr	r3, [r3, #12]
 800db3a:	899d      	ldrh	r5, [r3, #12]
 800db3c:	4628      	mov	r0, r5
 800db3e:	f425 557c 	bic.w	r5, r5, #16128	@ 0x3f00
 800db42:	f7fc fd87 	bl	800a654 <lwip_htons>
 800db46:	f000 003e 	and.w	r0, r0, #62	@ 0x3e
 800db4a:	f7fc fd83 	bl	800a654 <lwip_htons>
 800db4e:	f8d8 3000 	ldr.w	r3, [r8]
 800db52:	ea40 0205 	orr.w	r2, r0, r5
 800db56:	68d9      	ldr	r1, [r3, #12]
 800db58:	818a      	strh	r2, [r1, #12]
 800db5a:	e545      	b.n	800d5e8 <tcp_receive+0x39c>
 800db5c:	f8df 9004 	ldr.w	r9, [pc, #4]	@ 800db64 <tcp_receive+0x918>
 800db60:	e5ab      	b.n	800d6ba <tcp_receive+0x46e>
 800db62:	bf00      	nop
 800db64:	2400b974 	.word	0x2400b974

0800db68 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800db68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800db6c:	4604      	mov	r4, r0
 800db6e:	2800      	cmp	r0, #0
 800db70:	f000 808b 	beq.w	800dc8a <tcp_parseopt+0x122>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800db74:	4b52      	ldr	r3, [pc, #328]	@ (800dcc0 <tcp_parseopt+0x158>)
 800db76:	881d      	ldrh	r5, [r3, #0]
 800db78:	2d00      	cmp	r5, #0
 800db7a:	d036      	beq.n	800dbea <tcp_parseopt+0x82>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800db7c:	4a51      	ldr	r2, [pc, #324]	@ (800dcc4 <tcp_parseopt+0x15c>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800db7e:	2300      	movs	r3, #0
 800db80:	4e51      	ldr	r6, [pc, #324]	@ (800dcc8 <tcp_parseopt+0x160>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800db82:	6810      	ldr	r0, [r2, #0]
 800db84:	4619      	mov	r1, r3
 800db86:	4a51      	ldr	r2, [pc, #324]	@ (800dccc <tcp_parseopt+0x164>)
    return opts[optidx];
 800db88:	4f51      	ldr	r7, [pc, #324]	@ (800dcd0 <tcp_parseopt+0x168>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800db8a:	f8b2 c000 	ldrh.w	ip, [r2]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800db8e:	8033      	strh	r3, [r6, #0]
tcp_parseopt(struct tcp_pcb *pcb)
 800db90:	468e      	mov	lr, r1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800db92:	428d      	cmp	r5, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800db94:	fa1f f88e 	uxth.w	r8, lr
  u16_t optidx = tcp_optidx++;
 800db98:	f101 0201 	add.w	r2, r1, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800db9c:	f240 8087 	bls.w	800dcae <tcp_parseopt+0x146>
  u16_t optidx = tcp_optidx++;
 800dba0:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dba2:	b1c0      	cbz	r0, 800dbd6 <tcp_parseopt+0x6e>
 800dba4:	45c4      	cmp	ip, r8
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dba6:	eba2 030c 	sub.w	r3, r2, ip
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dbaa:	d814      	bhi.n	800dbd6 <tcp_parseopt+0x6e>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dbac:	3b01      	subs	r3, #1
    return tcphdr_opt2[idx];
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	5cc3      	ldrb	r3, [r0, r3]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 800dbb2:	2b01      	cmp	r3, #1
 800dbb4:	d014      	beq.n	800dbe0 <tcp_parseopt+0x78>
 800dbb6:	2b02      	cmp	r3, #2
 800dbb8:	d019      	beq.n	800dbee <tcp_parseopt+0x86>
 800dbba:	b1ab      	cbz	r3, 800dbe8 <tcp_parseopt+0x80>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dbbc:	b108      	cbz	r0, 800dbc2 <tcp_parseopt+0x5a>
 800dbbe:	4562      	cmp	r2, ip
 800dbc0:	d24e      	bcs.n	800dc60 <tcp_parseopt+0xf8>
    return opts[optidx];
 800dbc2:	4b43      	ldr	r3, [pc, #268]	@ (800dcd0 <tcp_parseopt+0x168>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4413      	add	r3, r2
 800dbc8:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 800dbca:	2b01      	cmp	r3, #1
 800dbcc:	d975      	bls.n	800dcba <tcp_parseopt+0x152>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800dbce:	440b      	add	r3, r1
 800dbd0:	b299      	uxth	r1, r3
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	e7dc      	b.n	800db90 <tcp_parseopt+0x28>
    return opts[optidx];
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	4473      	add	r3, lr
 800dbda:	7d1b      	ldrb	r3, [r3, #20]
      switch (opt) {
 800dbdc:	2b01      	cmp	r3, #1
 800dbde:	d1ea      	bne.n	800dbb6 <tcp_parseopt+0x4e>
 800dbe0:	f10e 0e01 	add.w	lr, lr, #1
  u16_t optidx = tcp_optidx++;
 800dbe4:	4611      	mov	r1, r2
 800dbe6:	e7d4      	b.n	800db92 <tcp_parseopt+0x2a>
 800dbe8:	8032      	strh	r2, [r6, #0]
      }
    }
  }
}
 800dbea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  u16_t optidx = tcp_optidx++;
 800dbee:	1c8b      	adds	r3, r1, #2
 800dbf0:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dbf2:	b108      	cbz	r0, 800dbf8 <tcp_parseopt+0x90>
 800dbf4:	4562      	cmp	r2, ip
 800dbf6:	d22e      	bcs.n	800dc56 <tcp_parseopt+0xee>
    return opts[optidx];
 800dbf8:	f8df e0d4 	ldr.w	lr, [pc, #212]	@ 800dcd0 <tcp_parseopt+0x168>
 800dbfc:	f8de e000 	ldr.w	lr, [lr]
 800dc00:	4472      	add	r2, lr
 800dc02:	7d12      	ldrb	r2, [r2, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800dc04:	2a04      	cmp	r2, #4
 800dc06:	d156      	bne.n	800dcb6 <tcp_parseopt+0x14e>
 800dc08:	1c5a      	adds	r2, r3, #1
 800dc0a:	42aa      	cmp	r2, r5
 800dc0c:	da53      	bge.n	800dcb6 <tcp_parseopt+0x14e>
  u16_t optidx = tcp_optidx++;
 800dc0e:	1cca      	adds	r2, r1, #3
 800dc10:	3104      	adds	r1, #4
 800dc12:	b292      	uxth	r2, r2
 800dc14:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d03f      	beq.n	800dc9a <tcp_parseopt+0x132>
 800dc1a:	459c      	cmp	ip, r3
 800dc1c:	d825      	bhi.n	800dc6a <tcp_parseopt+0x102>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dc1e:	eba3 030c 	sub.w	r3, r3, ip
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc22:	4594      	cmp	ip, r2
    return tcphdr_opt2[idx];
 800dc24:	b2db      	uxtb	r3, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800dc26:	f810 e003 	ldrb.w	lr, [r0, r3]
 800dc2a:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc2e:	d927      	bls.n	800dc80 <tcp_parseopt+0x118>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800dc30:	4b27      	ldr	r3, [pc, #156]	@ (800dcd0 <tcp_parseopt+0x168>)
 800dc32:	f8d3 8000 	ldr.w	r8, [r3]
    return opts[optidx];
 800dc36:	4490      	add	r8, r2
 800dc38:	f898 3014 	ldrb.w	r3, [r8, #20]
          mss |= tcp_get_next_optbyte();
 800dc3c:	ea43 030e 	orr.w	r3, r3, lr
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800dc40:	f240 58b3 	movw	r8, #1459	@ 0x5b3
 800dc44:	f240 5eb4 	movw	lr, #1460	@ 0x5b4
 800dc48:	1e5a      	subs	r2, r3, #1
 800dc4a:	b292      	uxth	r2, r2
 800dc4c:	4542      	cmp	r2, r8
 800dc4e:	bf88      	it	hi
 800dc50:	4673      	movhi	r3, lr
 800dc52:	8663      	strh	r3, [r4, #50]	@ 0x32
          break;
 800dc54:	e7bd      	b.n	800dbd2 <tcp_parseopt+0x6a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dc56:	eba2 020c 	sub.w	r2, r2, ip
    return tcphdr_opt2[idx];
 800dc5a:	b2d2      	uxtb	r2, r2
 800dc5c:	5c82      	ldrb	r2, [r0, r2]
 800dc5e:	e7d1      	b.n	800dc04 <tcp_parseopt+0x9c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dc60:	eba2 020c 	sub.w	r2, r2, ip
    return tcphdr_opt2[idx];
 800dc64:	b2d2      	uxtb	r2, r2
 800dc66:	5c83      	ldrb	r3, [r0, r2]
 800dc68:	e7af      	b.n	800dbca <tcp_parseopt+0x62>
    return opts[optidx];
 800dc6a:	f8df e064 	ldr.w	lr, [pc, #100]	@ 800dcd0 <tcp_parseopt+0x168>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc6e:	4594      	cmp	ip, r2
    return opts[optidx];
 800dc70:	f8de e000 	ldr.w	lr, [lr]
 800dc74:	4473      	add	r3, lr
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800dc76:	f893 e014 	ldrb.w	lr, [r3, #20]
 800dc7a:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dc7e:	d8d7      	bhi.n	800dc30 <tcp_parseopt+0xc8>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800dc80:	eba2 020c 	sub.w	r2, r2, ip
    return tcphdr_opt2[idx];
 800dc84:	b2d2      	uxtb	r2, r2
 800dc86:	5c83      	ldrb	r3, [r0, r2]
 800dc88:	e7d8      	b.n	800dc3c <tcp_parseopt+0xd4>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800dc8a:	4b12      	ldr	r3, [pc, #72]	@ (800dcd4 <tcp_parseopt+0x16c>)
 800dc8c:	f240 727d 	movw	r2, #1917	@ 0x77d
 800dc90:	4911      	ldr	r1, [pc, #68]	@ (800dcd8 <tcp_parseopt+0x170>)
 800dc92:	4812      	ldr	r0, [pc, #72]	@ (800dcdc <tcp_parseopt+0x174>)
 800dc94:	f004 f9a2 	bl	8011fdc <iprintf>
 800dc98:	e76c      	b.n	800db74 <tcp_parseopt+0xc>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800dc9a:	f8df e034 	ldr.w	lr, [pc, #52]	@ 800dcd0 <tcp_parseopt+0x168>
 800dc9e:	f8de 8000 	ldr.w	r8, [lr]
    return opts[optidx];
 800dca2:	4443      	add	r3, r8
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800dca4:	f893 e014 	ldrb.w	lr, [r3, #20]
 800dca8:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800dcac:	e7c3      	b.n	800dc36 <tcp_parseopt+0xce>
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d09b      	beq.n	800dbea <tcp_parseopt+0x82>
 800dcb2:	8031      	strh	r1, [r6, #0]
 800dcb4:	e799      	b.n	800dbea <tcp_parseopt+0x82>
 800dcb6:	8033      	strh	r3, [r6, #0]
 800dcb8:	e797      	b.n	800dbea <tcp_parseopt+0x82>
  u16_t optidx = tcp_optidx++;
 800dcba:	3102      	adds	r1, #2
 800dcbc:	8031      	strh	r1, [r6, #0]
 800dcbe:	e794      	b.n	800dbea <tcp_parseopt+0x82>
 800dcc0:	2400b96e 	.word	0x2400b96e
 800dcc4:	2400b968 	.word	0x2400b968
 800dcc8:	2400b964 	.word	0x2400b964
 800dccc:	2400b96c 	.word	0x2400b96c
 800dcd0:	2400b970 	.word	0x2400b970
 800dcd4:	0801471c 	.word	0x0801471c
 800dcd8:	080148c8 	.word	0x080148c8
 800dcdc:	08012edc 	.word	0x08012edc

0800dce0 <tcp_input>:
{
 800dce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dce4:	4604      	mov	r4, r0
 800dce6:	b087      	sub	sp, #28
  LWIP_ASSERT_CORE_LOCKED();
 800dce8:	f7f9 ffec 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800dcec:	2c00      	cmp	r4, #0
 800dcee:	f000 80d5 	beq.w	800de9c <tcp_input+0x1bc>
  if (p->len < TCP_HLEN) {
 800dcf2:	8963      	ldrh	r3, [r4, #10]
  tcphdr = (struct tcp_hdr *)p->payload;
 800dcf4:	4e6d      	ldr	r6, [pc, #436]	@ (800deac <tcp_input+0x1cc>)
 800dcf6:	6862      	ldr	r2, [r4, #4]
  if (p->len < TCP_HLEN) {
 800dcf8:	2b13      	cmp	r3, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 800dcfa:	6032      	str	r2, [r6, #0]
  if (p->len < TCP_HLEN) {
 800dcfc:	d805      	bhi.n	800dd0a <tcp_input+0x2a>
  pbuf_free(p);
 800dcfe:	4620      	mov	r0, r4
}
 800dd00:	b007      	add	sp, #28
 800dd02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800dd06:	f7fd bb79 	b.w	800b3fc <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd0a:	4f69      	ldr	r7, [pc, #420]	@ (800deb0 <tcp_input+0x1d0>)
 800dd0c:	6839      	ldr	r1, [r7, #0]
 800dd0e:	6978      	ldr	r0, [r7, #20]
 800dd10:	f003 fade 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 800dd14:	4605      	mov	r5, r0
 800dd16:	2800      	cmp	r0, #0
 800dd18:	d1f1      	bne.n	800dcfe <tcp_input+0x1e>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd20:	2be0      	cmp	r3, #224	@ 0xe0
 800dd22:	d0ec      	beq.n	800dcfe <tcp_input+0x1e>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800dd24:	6833      	ldr	r3, [r6, #0]
 800dd26:	8998      	ldrh	r0, [r3, #12]
 800dd28:	f7fc fc94 	bl	800a654 <lwip_htons>
 800dd2c:	0a81      	lsrs	r1, r0, #10
 800dd2e:	f001 01fc 	and.w	r1, r1, #252	@ 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800dd32:	2913      	cmp	r1, #19
 800dd34:	d9e3      	bls.n	800dcfe <tcp_input+0x1e>
 800dd36:	8923      	ldrh	r3, [r4, #8]
 800dd38:	428b      	cmp	r3, r1
 800dd3a:	d3e0      	bcc.n	800dcfe <tcp_input+0x1e>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800dd3c:	f1a1 0314 	sub.w	r3, r1, #20
  if (p->len >= hdrlen_bytes) {
 800dd40:	8962      	ldrh	r2, [r4, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800dd42:	f8df 91a0 	ldr.w	r9, [pc, #416]	@ 800dee4 <tcp_input+0x204>
 800dd46:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 800dd48:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800dee8 <tcp_input+0x208>
  if (p->len >= hdrlen_bytes) {
 800dd4c:	428a      	cmp	r2, r1
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800dd4e:	f8a9 3000 	strh.w	r3, [r9]
  tcphdr_opt2 = NULL;
 800dd52:	f8c8 5000 	str.w	r5, [r8]
  if (p->len >= hdrlen_bytes) {
 800dd56:	f080 819d 	bcs.w	800e094 <tcp_input+0x3b4>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800dd5a:	6823      	ldr	r3, [r4, #0]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	f000 8379 	beq.w	800e454 <tcp_input+0x774>
    pbuf_remove_header(p, TCP_HLEN);
 800dd62:	2114      	movs	r1, #20
 800dd64:	4620      	mov	r0, r4
 800dd66:	f7fd fae7 	bl	800b338 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 800dd6a:	8965      	ldrh	r5, [r4, #10]
 800dd6c:	4b51      	ldr	r3, [pc, #324]	@ (800deb4 <tcp_input+0x1d4>)
    pbuf_remove_header(p, tcphdr_opt1len);
 800dd6e:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800dd70:	f8b9 a000 	ldrh.w	sl, [r9]
    pbuf_remove_header(p, tcphdr_opt1len);
 800dd74:	4629      	mov	r1, r5
    tcphdr_opt1len = p->len;
 800dd76:	801d      	strh	r5, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 800dd78:	f7fd fade 	bl	800b338 <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800dd7c:	ebaa 0905 	sub.w	r9, sl, r5
    if (opt2len > p->next->len) {
 800dd80:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800dd82:	fa1f f989 	uxth.w	r9, r9
    if (opt2len > p->next->len) {
 800dd86:	8943      	ldrh	r3, [r0, #10]
 800dd88:	454b      	cmp	r3, r9
 800dd8a:	d3b8      	bcc.n	800dcfe <tcp_input+0x1e>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800dd8c:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 800dd8e:	4649      	mov	r1, r9
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800dd90:	f8c8 3000 	str.w	r3, [r8]
    pbuf_remove_header(p->next, opt2len);
 800dd94:	f7fd fad0 	bl	800b338 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800dd98:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800dd9a:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800dd9c:	442b      	add	r3, r5
 800dd9e:	eba3 030a 	sub.w	r3, r3, sl
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800dda6:	2a00      	cmp	r2, #0
 800dda8:	f040 835b 	bne.w	800e462 <tcp_input+0x782>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800ddac:	6822      	ldr	r2, [r4, #0]
 800ddae:	8912      	ldrh	r2, [r2, #8]
 800ddb0:	429a      	cmp	r2, r3
 800ddb2:	d005      	beq.n	800ddc0 <tcp_input+0xe0>
 800ddb4:	4b40      	ldr	r3, [pc, #256]	@ (800deb8 <tcp_input+0x1d8>)
 800ddb6:	22e0      	movs	r2, #224	@ 0xe0
 800ddb8:	4940      	ldr	r1, [pc, #256]	@ (800debc <tcp_input+0x1dc>)
 800ddba:	4841      	ldr	r0, [pc, #260]	@ (800dec0 <tcp_input+0x1e0>)
 800ddbc:	f004 f90e 	bl	8011fdc <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800ddc0:	6835      	ldr	r5, [r6, #0]
 800ddc2:	8828      	ldrh	r0, [r5, #0]
 800ddc4:	f7fc fc46 	bl	800a654 <lwip_htons>
 800ddc8:	8028      	strh	r0, [r5, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800ddca:	6835      	ldr	r5, [r6, #0]
 800ddcc:	8868      	ldrh	r0, [r5, #2]
 800ddce:	f7fc fc41 	bl	800a654 <lwip_htons>
 800ddd2:	8068      	strh	r0, [r5, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800ddd4:	6835      	ldr	r5, [r6, #0]
 800ddd6:	6868      	ldr	r0, [r5, #4]
 800ddd8:	f7fc fc40 	bl	800a65c <lwip_htonl>
 800dddc:	4b39      	ldr	r3, [pc, #228]	@ (800dec4 <tcp_input+0x1e4>)
 800ddde:	6068      	str	r0, [r5, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800dde0:	6835      	ldr	r5, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dde2:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800dde4:	68a8      	ldr	r0, [r5, #8]
 800dde6:	f7fc fc39 	bl	800a65c <lwip_htonl>
 800ddea:	4b37      	ldr	r3, [pc, #220]	@ (800dec8 <tcp_input+0x1e8>)
 800ddec:	60a8      	str	r0, [r5, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800ddee:	6835      	ldr	r5, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800ddf0:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800ddf2:	89e8      	ldrh	r0, [r5, #14]
 800ddf4:	f7fc fc2e 	bl	800a654 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 800ddf8:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800ddfa:	81e8      	strh	r0, [r5, #14]
  flags = TCPH_FLAGS(tcphdr);
 800ddfc:	8998      	ldrh	r0, [r3, #12]
 800ddfe:	f7fc fc29 	bl	800a654 <lwip_htons>
 800de02:	4932      	ldr	r1, [pc, #200]	@ (800decc <tcp_input+0x1ec>)
 800de04:	f000 033f 	and.w	r3, r0, #63	@ 0x3f
  tcplen = p->tot_len;
 800de08:	8922      	ldrh	r2, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 800de0a:	700b      	strb	r3, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800de0c:	0781      	lsls	r1, r0, #30
 800de0e:	f040 8147 	bne.w	800e0a0 <tcp_input+0x3c0>
  tcplen = p->tot_len;
 800de12:	4b2f      	ldr	r3, [pc, #188]	@ (800ded0 <tcp_input+0x1f0>)
 800de14:	9305      	str	r3, [sp, #20]
 800de16:	801a      	strh	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de18:	4b2e      	ldr	r3, [pc, #184]	@ (800ded4 <tcp_input+0x1f4>)
 800de1a:	681d      	ldr	r5, [r3, #0]
 800de1c:	2d00      	cmp	r5, #0
 800de1e:	f000 80e8 	beq.w	800dff2 <tcp_input+0x312>
  prev = NULL;
 800de22:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800de26:	f8df a090 	ldr.w	sl, [pc, #144]	@ 800deb8 <tcp_input+0x1d8>
 800de2a:	f8df b0c0 	ldr.w	fp, [pc, #192]	@ 800deec <tcp_input+0x20c>
 800de2e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800dec0 <tcp_input+0x1e0>
 800de32:	e017      	b.n	800de64 <tcp_input+0x184>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800de34:	2b0a      	cmp	r3, #10
 800de36:	d021      	beq.n	800de7c <tcp_input+0x19c>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800de38:	2b01      	cmp	r3, #1
 800de3a:	d028      	beq.n	800de8e <tcp_input+0x1ae>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800de3c:	7a2a      	ldrb	r2, [r5, #8]
 800de3e:	b132      	cbz	r2, 800de4e <tcp_input+0x16e>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800de46:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800de48:	b2db      	uxtb	r3, r3
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d104      	bne.n	800de58 <tcp_input+0x178>
    if (pcb->remote_port == tcphdr->src &&
 800de4e:	6833      	ldr	r3, [r6, #0]
 800de50:	8b29      	ldrh	r1, [r5, #24]
 800de52:	881a      	ldrh	r2, [r3, #0]
 800de54:	4291      	cmp	r1, r2
 800de56:	d04b      	beq.n	800def0 <tcp_input+0x210>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de58:	68eb      	ldr	r3, [r5, #12]
 800de5a:	46a8      	mov	r8, r5
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	f000 80c8 	beq.w	800dff2 <tcp_input+0x312>
 800de62:	461d      	mov	r5, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800de64:	7d2b      	ldrb	r3, [r5, #20]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d1e4      	bne.n	800de34 <tcp_input+0x154>
 800de6a:	4653      	mov	r3, sl
 800de6c:	22fb      	movs	r2, #251	@ 0xfb
 800de6e:	4659      	mov	r1, fp
 800de70:	4648      	mov	r0, r9
 800de72:	f004 f8b3 	bl	8011fdc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800de76:	7d2b      	ldrb	r3, [r5, #20]
 800de78:	2b0a      	cmp	r3, #10
 800de7a:	d1dd      	bne.n	800de38 <tcp_input+0x158>
 800de7c:	4653      	mov	r3, sl
 800de7e:	22fc      	movs	r2, #252	@ 0xfc
 800de80:	4915      	ldr	r1, [pc, #84]	@ (800ded8 <tcp_input+0x1f8>)
 800de82:	4648      	mov	r0, r9
 800de84:	f004 f8aa 	bl	8011fdc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800de88:	7d2b      	ldrb	r3, [r5, #20]
 800de8a:	2b01      	cmp	r3, #1
 800de8c:	d1d6      	bne.n	800de3c <tcp_input+0x15c>
 800de8e:	4653      	mov	r3, sl
 800de90:	22fd      	movs	r2, #253	@ 0xfd
 800de92:	4912      	ldr	r1, [pc, #72]	@ (800dedc <tcp_input+0x1fc>)
 800de94:	4648      	mov	r0, r9
 800de96:	f004 f8a1 	bl	8011fdc <iprintf>
 800de9a:	e7cf      	b.n	800de3c <tcp_input+0x15c>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800de9c:	4b06      	ldr	r3, [pc, #24]	@ (800deb8 <tcp_input+0x1d8>)
 800de9e:	2283      	movs	r2, #131	@ 0x83
 800dea0:	490f      	ldr	r1, [pc, #60]	@ (800dee0 <tcp_input+0x200>)
 800dea2:	4807      	ldr	r0, [pc, #28]	@ (800dec0 <tcp_input+0x1e0>)
 800dea4:	f004 f89a 	bl	8011fdc <iprintf>
 800dea8:	e723      	b.n	800dcf2 <tcp_input+0x12>
 800deaa:	bf00      	nop
 800deac:	2400b970 	.word	0x2400b970
 800deb0:	24004e78 	.word	0x24004e78
 800deb4:	2400b96c 	.word	0x2400b96c
 800deb8:	0801471c 	.word	0x0801471c
 800debc:	08014918 	.word	0x08014918
 800dec0:	08012edc 	.word	0x08012edc
 800dec4:	2400b960 	.word	0x2400b960
 800dec8:	2400b95c 	.word	0x2400b95c
 800decc:	2400b955 	.word	0x2400b955
 800ded0:	2400b956 	.word	0x2400b956
 800ded4:	2400b93c 	.word	0x2400b93c
 800ded8:	08014960 	.word	0x08014960
 800dedc:	0801498c 	.word	0x0801498c
 800dee0:	080148e4 	.word	0x080148e4
 800dee4:	2400b96e 	.word	0x2400b96e
 800dee8:	2400b968 	.word	0x2400b968
 800deec:	08014938 	.word	0x08014938
    if (pcb->remote_port == tcphdr->src &&
 800def0:	885b      	ldrh	r3, [r3, #2]
 800def2:	8aea      	ldrh	r2, [r5, #22]
 800def4:	429a      	cmp	r2, r3
 800def6:	d1af      	bne.n	800de58 <tcp_input+0x178>
        pcb->local_port == tcphdr->dest &&
 800def8:	686a      	ldr	r2, [r5, #4]
 800defa:	693b      	ldr	r3, [r7, #16]
 800defc:	429a      	cmp	r2, r3
 800defe:	d1ab      	bne.n	800de58 <tcp_input+0x178>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800df00:	682a      	ldr	r2, [r5, #0]
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	429a      	cmp	r2, r3
 800df06:	d1a7      	bne.n	800de58 <tcp_input+0x178>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800df08:	68eb      	ldr	r3, [r5, #12]
 800df0a:	42ab      	cmp	r3, r5
 800df0c:	f000 843d 	beq.w	800e78a <tcp_input+0xaaa>
      if (prev != NULL) {
 800df10:	f1b8 0f00 	cmp.w	r8, #0
 800df14:	d009      	beq.n	800df2a <tcp_input+0x24a>
        pcb->next = tcp_active_pcbs;
 800df16:	4a6f      	ldr	r2, [pc, #444]	@ (800e0d4 <tcp_input+0x3f4>)
        prev->next = pcb->next;
 800df18:	f8c8 300c 	str.w	r3, [r8, #12]
        pcb->next = tcp_active_pcbs;
 800df1c:	6813      	ldr	r3, [r2, #0]
        tcp_active_pcbs = pcb;
 800df1e:	6015      	str	r5, [r2, #0]
        pcb->next = tcp_active_pcbs;
 800df20:	60eb      	str	r3, [r5, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800df22:	68eb      	ldr	r3, [r5, #12]
 800df24:	42ab      	cmp	r3, r5
 800df26:	f000 843e 	beq.w	800e7a6 <tcp_input+0xac6>
    inseg.next = NULL;
 800df2a:	2300      	movs	r3, #0
 800df2c:	4f6a      	ldr	r7, [pc, #424]	@ (800e0d8 <tcp_input+0x3f8>)
    recv_data = NULL;
 800df2e:	f8df 81c4 	ldr.w	r8, [pc, #452]	@ 800e0f4 <tcp_input+0x414>
    recv_flags = 0;
 800df32:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 800e0f8 <tcp_input+0x418>
    recv_acked = 0;
 800df36:	f8df a1c4 	ldr.w	sl, [pc, #452]	@ 800e0fc <tcp_input+0x41c>
    inseg.next = NULL;
 800df3a:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 800df3c:	f8c8 3000 	str.w	r3, [r8]
    recv_flags = 0;
 800df40:	f889 3000 	strb.w	r3, [r9]
    recv_acked = 0;
 800df44:	f8aa 3000 	strh.w	r3, [sl]
    if (flags & TCP_PSH) {
 800df48:	4b64      	ldr	r3, [pc, #400]	@ (800e0dc <tcp_input+0x3fc>)
    inseg.len = p->tot_len;
 800df4a:	8922      	ldrh	r2, [r4, #8]
    if (flags & TCP_PSH) {
 800df4c:	781b      	ldrb	r3, [r3, #0]
    inseg.len = p->tot_len;
 800df4e:	813a      	strh	r2, [r7, #8]
    if (flags & TCP_PSH) {
 800df50:	0719      	lsls	r1, r3, #28
    inseg.tcphdr = tcphdr;
 800df52:	6832      	ldr	r2, [r6, #0]
    inseg.p = p;
 800df54:	607c      	str	r4, [r7, #4]
    inseg.tcphdr = tcphdr;
 800df56:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 800df58:	d503      	bpl.n	800df62 <tcp_input+0x282>
      p->flags |= PBUF_FLAG_PUSH;
 800df5a:	7b62      	ldrb	r2, [r4, #13]
 800df5c:	f042 0201 	orr.w	r2, r2, #1
 800df60:	7362      	strb	r2, [r4, #13]
    if (pcb->refused_data != NULL) {
 800df62:	6faa      	ldr	r2, [r5, #120]	@ 0x78
 800df64:	2a00      	cmp	r2, #0
 800df66:	f000 826c 	beq.w	800e442 <tcp_input+0x762>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800df6a:	4628      	mov	r0, r5
 800df6c:	f7fe ff8c 	bl	800ce88 <tcp_process_refused_data>
 800df70:	300d      	adds	r0, #13
 800df72:	f000 8269 	beq.w	800e448 <tcp_input+0x768>
 800df76:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800df78:	b123      	cbz	r3, 800df84 <tcp_input+0x2a4>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800df7a:	9b05      	ldr	r3, [sp, #20]
 800df7c:	881b      	ldrh	r3, [r3, #0]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	f040 8262 	bne.w	800e448 <tcp_input+0x768>
  if (flags & TCP_RST) {
 800df84:	4b55      	ldr	r3, [pc, #340]	@ (800e0dc <tcp_input+0x3fc>)
    tcp_input_pcb = pcb;
 800df86:	4c56      	ldr	r4, [pc, #344]	@ (800e0e0 <tcp_input+0x400>)
  if (flags & TCP_RST) {
 800df88:	781b      	ldrb	r3, [r3, #0]
    tcp_input_pcb = pcb;
 800df8a:	6025      	str	r5, [r4, #0]
  if (flags & TCP_RST) {
 800df8c:	075a      	lsls	r2, r3, #29
 800df8e:	f140 814d 	bpl.w	800e22c <tcp_input+0x54c>
    if (pcb->state == SYN_SENT) {
 800df92:	7d29      	ldrb	r1, [r5, #20]
 800df94:	2902      	cmp	r1, #2
 800df96:	f000 82d7 	beq.w	800e548 <tcp_input+0x868>
      if (seqno == pcb->rcv_nxt) {
 800df9a:	4b52      	ldr	r3, [pc, #328]	@ (800e0e4 <tcp_input+0x404>)
 800df9c:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	f000 8409 	beq.w	800e7b8 <tcp_input+0xad8>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800dfa6:	1a9b      	subs	r3, r3, r2
 800dfa8:	d404      	bmi.n	800dfb4 <tcp_input+0x2d4>
 800dfaa:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 800dfac:	1a9b      	subs	r3, r3, r2
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	f340 833e 	ble.w	800e630 <tcp_input+0x950>
      if (recv_flags & TF_RESET) {
 800dfb4:	f899 3000 	ldrb.w	r3, [r9]
 800dfb8:	071a      	lsls	r2, r3, #28
 800dfba:	f140 825a 	bpl.w	800e472 <tcp_input+0x792>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800dfbe:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800dfc2:	b11b      	cbz	r3, 800dfcc <tcp_input+0x2ec>
 800dfc4:	f06f 010d 	mvn.w	r1, #13
 800dfc8:	6928      	ldr	r0, [r5, #16]
 800dfca:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800dfcc:	4841      	ldr	r0, [pc, #260]	@ (800e0d4 <tcp_input+0x3f4>)
 800dfce:	4629      	mov	r1, r5
 800dfd0:	f7fe fbe0 	bl	800c794 <tcp_pcb_remove>
        tcp_free(pcb);
 800dfd4:	4628      	mov	r0, r5
 800dfd6:	f7fd fdd9 	bl	800bb8c <tcp_free>
    tcp_input_pcb = NULL;
 800dfda:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 800dfdc:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 800dfde:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 800dfe0:	f8c8 5000 	str.w	r5, [r8]
    if (inseg.p != NULL) {
 800dfe4:	b110      	cbz	r0, 800dfec <tcp_input+0x30c>
      pbuf_free(inseg.p);
 800dfe6:	f7fd fa09 	bl	800b3fc <pbuf_free>
      inseg.p = NULL;
 800dfea:	607d      	str	r5, [r7, #4]
}
 800dfec:	b007      	add	sp, #28
 800dfee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800dff2:	4b3d      	ldr	r3, [pc, #244]	@ (800e0e8 <tcp_input+0x408>)
 800dff4:	681d      	ldr	r5, [r3, #0]
 800dff6:	2d00      	cmp	r5, #0
 800dff8:	d05b      	beq.n	800e0b2 <tcp_input+0x3d2>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800dffa:	f8df 8104 	ldr.w	r8, [pc, #260]	@ 800e100 <tcp_input+0x420>
 800dffe:	f8df a104 	ldr.w	sl, [pc, #260]	@ 800e104 <tcp_input+0x424>
 800e002:	f8df 9104 	ldr.w	r9, [pc, #260]	@ 800e108 <tcp_input+0x428>
 800e006:	e002      	b.n	800e00e <tcp_input+0x32e>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e008:	68ed      	ldr	r5, [r5, #12]
 800e00a:	2d00      	cmp	r5, #0
 800e00c:	d051      	beq.n	800e0b2 <tcp_input+0x3d2>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e00e:	7d2b      	ldrb	r3, [r5, #20]
 800e010:	2b0a      	cmp	r3, #10
 800e012:	4643      	mov	r3, r8
 800e014:	d005      	beq.n	800e022 <tcp_input+0x342>
 800e016:	f240 121f 	movw	r2, #287	@ 0x11f
 800e01a:	4651      	mov	r1, sl
 800e01c:	4648      	mov	r0, r9
 800e01e:	f003 ffdd 	bl	8011fdc <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e022:	7a2a      	ldrb	r2, [r5, #8]
 800e024:	b132      	cbz	r2, 800e034 <tcp_input+0x354>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e02c:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e02e:	b2db      	uxtb	r3, r3
 800e030:	429a      	cmp	r2, r3
 800e032:	d1e9      	bne.n	800e008 <tcp_input+0x328>
      if (pcb->remote_port == tcphdr->src &&
 800e034:	6833      	ldr	r3, [r6, #0]
 800e036:	8b29      	ldrh	r1, [r5, #24]
 800e038:	881a      	ldrh	r2, [r3, #0]
 800e03a:	4291      	cmp	r1, r2
 800e03c:	d1e4      	bne.n	800e008 <tcp_input+0x328>
          pcb->local_port == tcphdr->dest &&
 800e03e:	885a      	ldrh	r2, [r3, #2]
      if (pcb->remote_port == tcphdr->src &&
 800e040:	8aeb      	ldrh	r3, [r5, #22]
 800e042:	4293      	cmp	r3, r2
 800e044:	d1e0      	bne.n	800e008 <tcp_input+0x328>
          pcb->local_port == tcphdr->dest &&
 800e046:	6868      	ldr	r0, [r5, #4]
 800e048:	693a      	ldr	r2, [r7, #16]
 800e04a:	4290      	cmp	r0, r2
 800e04c:	d1dc      	bne.n	800e008 <tcp_input+0x328>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e04e:	6828      	ldr	r0, [r5, #0]
 800e050:	697a      	ldr	r2, [r7, #20]
 800e052:	4290      	cmp	r0, r2
 800e054:	d1d8      	bne.n	800e008 <tcp_input+0x328>
  if (flags & TCP_RST) {
 800e056:	4a21      	ldr	r2, [pc, #132]	@ (800e0dc <tcp_input+0x3fc>)
 800e058:	7810      	ldrb	r0, [r2, #0]
 800e05a:	0742      	lsls	r2, r0, #29
 800e05c:	f53f ae4f 	bmi.w	800dcfe <tcp_input+0x1e>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e060:	9a05      	ldr	r2, [sp, #20]
  if (flags & TCP_SYN) {
 800e062:	0787      	lsls	r7, r0, #30
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e064:	8816      	ldrh	r6, [r2, #0]
  if (flags & TCP_SYN) {
 800e066:	f140 83b2 	bpl.w	800e7ce <tcp_input+0xaee>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e06a:	4a1e      	ldr	r2, [pc, #120]	@ (800e0e4 <tcp_input+0x404>)
 800e06c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800e06e:	6812      	ldr	r2, [r2, #0]
 800e070:	1a10      	subs	r0, r2, r0
 800e072:	d404      	bmi.n	800e07e <tcp_input+0x39e>
 800e074:	8d2f      	ldrh	r7, [r5, #40]	@ 0x28
 800e076:	1bc0      	subs	r0, r0, r7
 800e078:	2800      	cmp	r0, #0
 800e07a:	f340 83c7 	ble.w	800e80c <tcp_input+0xb2c>
  if ((tcplen > 0)) {
 800e07e:	2e00      	cmp	r6, #0
 800e080:	f43f ae3d 	beq.w	800dcfe <tcp_input+0x1e>
    tcp_ack_now(pcb);
 800e084:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 800e086:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 800e088:	f043 0302 	orr.w	r3, r3, #2
 800e08c:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 800e08e:	f001 fb6d 	bl	800f76c <tcp_output>
        pbuf_free(p);
 800e092:	e634      	b.n	800dcfe <tcp_input+0x1e>
    tcphdr_opt1len = tcphdr_optlen;
 800e094:	4a15      	ldr	r2, [pc, #84]	@ (800e0ec <tcp_input+0x40c>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e096:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 800e098:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e09a:	f7fd f94d 	bl	800b338 <pbuf_remove_header>
 800e09e:	e68f      	b.n	800ddc0 <tcp_input+0xe0>
    tcplen++;
 800e0a0:	1c53      	adds	r3, r2, #1
 800e0a2:	4913      	ldr	r1, [pc, #76]	@ (800e0f0 <tcp_input+0x410>)
 800e0a4:	b29b      	uxth	r3, r3
 800e0a6:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 800e0a8:	429a      	cmp	r2, r3
    tcplen++;
 800e0aa:	800b      	strh	r3, [r1, #0]
    if (tcplen < p->tot_len) {
 800e0ac:	f67f aeb4 	bls.w	800de18 <tcp_input+0x138>
 800e0b0:	e625      	b.n	800dcfe <tcp_input+0x1e>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e0b2:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 800e10c <tcp_input+0x42c>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e0b6:	f8d6 c000 	ldr.w	ip, [r6]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e0ba:	f8d8 2000 	ldr.w	r2, [r8]
 800e0be:	2a00      	cmp	r2, #0
 800e0c0:	f000 8227 	beq.w	800e512 <tcp_input+0x832>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e0c4:	6878      	ldr	r0, [r7, #4]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e0c6:	4615      	mov	r5, r2
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e0c8:	f8d7 e014 	ldr.w	lr, [r7, #20]
    prev = NULL;
 800e0cc:	2100      	movs	r1, #0
 800e0ce:	4692      	mov	sl, r2
 800e0d0:	e024      	b.n	800e11c <tcp_input+0x43c>
 800e0d2:	bf00      	nop
 800e0d4:	2400b93c 	.word	0x2400b93c
 800e0d8:	2400b974 	.word	0x2400b974
 800e0dc:	2400b955 	.word	0x2400b955
 800e0e0:	2400b94c 	.word	0x2400b94c
 800e0e4:	2400b960 	.word	0x2400b960
 800e0e8:	2400b938 	.word	0x2400b938
 800e0ec:	2400b96c 	.word	0x2400b96c
 800e0f0:	2400b956 	.word	0x2400b956
 800e0f4:	2400b950 	.word	0x2400b950
 800e0f8:	2400b954 	.word	0x2400b954
 800e0fc:	2400b958 	.word	0x2400b958
 800e100:	0801471c 	.word	0x0801471c
 800e104:	08014a0c 	.word	0x08014a0c
 800e108:	08012edc 	.word	0x08012edc
 800e10c:	2400b940 	.word	0x2400b940
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e110:	68eb      	ldr	r3, [r5, #12]
 800e112:	4629      	mov	r1, r5
 800e114:	461d      	mov	r5, r3
 800e116:	2b00      	cmp	r3, #0
 800e118:	f000 81fb 	beq.w	800e512 <tcp_input+0x832>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e11c:	7a2a      	ldrb	r2, [r5, #8]
 800e11e:	b12a      	cbz	r2, 800e12c <tcp_input+0x44c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e120:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800e124:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e126:	b2db      	uxtb	r3, r3
 800e128:	429a      	cmp	r2, r3
 800e12a:	d1f1      	bne.n	800e110 <tcp_input+0x430>
      if (lpcb->local_port == tcphdr->dest) {
 800e12c:	f8b5 9016 	ldrh.w	r9, [r5, #22]
 800e130:	f8bc 3002 	ldrh.w	r3, [ip, #2]
 800e134:	4599      	cmp	r9, r3
 800e136:	d1eb      	bne.n	800e110 <tcp_input+0x430>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e138:	682b      	ldr	r3, [r5, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e13a:	b10b      	cbz	r3, 800e140 <tcp_input+0x460>
 800e13c:	4573      	cmp	r3, lr
 800e13e:	d1e7      	bne.n	800e110 <tcp_input+0x430>
      if (prev != NULL) {
 800e140:	4652      	mov	r2, sl
 800e142:	b121      	cbz	r1, 800e14e <tcp_input+0x46e>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e144:	68eb      	ldr	r3, [r5, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e146:	f8c8 5000 	str.w	r5, [r8]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e14a:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e14c:	60ea      	str	r2, [r5, #12]
  if (flags & TCP_RST) {
 800e14e:	4ba8      	ldr	r3, [pc, #672]	@ (800e3f0 <tcp_input+0x710>)
 800e150:	781b      	ldrb	r3, [r3, #0]
 800e152:	075a      	lsls	r2, r3, #29
 800e154:	f53f add3 	bmi.w	800dcfe <tcp_input+0x1e>
  if (flags & TCP_ACK) {
 800e158:	f013 0810 	ands.w	r8, r3, #16
 800e15c:	f040 826d 	bne.w	800e63a <tcp_input+0x95a>
  } else if (flags & TCP_SYN) {
 800e160:	0798      	lsls	r0, r3, #30
 800e162:	f57f adcc 	bpl.w	800dcfe <tcp_input+0x1e>
    npcb = tcp_alloc(pcb->prio);
 800e166:	7d68      	ldrb	r0, [r5, #21]
 800e168:	f7fe fcc2 	bl	800caf0 <tcp_alloc>
    if (npcb == NULL) {
 800e16c:	4681      	mov	r9, r0
 800e16e:	2800      	cmp	r0, #0
 800e170:	f000 82ca 	beq.w	800e708 <tcp_input+0xa28>
    npcb->remote_port = tcphdr->src;
 800e174:	6831      	ldr	r1, [r6, #0]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e176:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
    npcb->rcv_nxt = seqno + 1;
 800e17a:	4f9e      	ldr	r7, [pc, #632]	@ (800e3f4 <tcp_input+0x714>)
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e17c:	e9c0 2300 	strd	r2, r3, [r0]
    npcb->rcv_nxt = seqno + 1;
 800e180:	683b      	ldr	r3, [r7, #0]
    npcb->remote_port = tcphdr->src;
 800e182:	780a      	ldrb	r2, [r1, #0]
    npcb->rcv_nxt = seqno + 1;
 800e184:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 800e186:	7849      	ldrb	r1, [r1, #1]
 800e188:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    npcb->local_port = pcb->local_port;
 800e18c:	8ae9      	ldrh	r1, [r5, #22]
    npcb->rcv_nxt = seqno + 1;
 800e18e:	6243      	str	r3, [r0, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e190:	62c3      	str	r3, [r0, #44]	@ 0x2c
    npcb->state = SYN_RCVD;
 800e192:	2303      	movs	r3, #3
    npcb->local_port = pcb->local_port;
 800e194:	82c1      	strh	r1, [r0, #22]
    npcb->remote_port = tcphdr->src;
 800e196:	8302      	strh	r2, [r0, #24]
    npcb->state = SYN_RCVD;
 800e198:	7503      	strb	r3, [r0, #20]
    iss = tcp_next_iss(npcb);
 800e19a:	f7fe ff0d 	bl	800cfb8 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e19e:	683a      	ldr	r2, [r7, #0]
    npcb->callback_arg = pcb->callback_arg;
 800e1a0:	692b      	ldr	r3, [r5, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e1a2:	3a01      	subs	r2, #1
    npcb->snd_nxt = iss;
 800e1a4:	f8c9 0050 	str.w	r0, [r9, #80]	@ 0x50
    npcb->lastack = iss;
 800e1a8:	f8c9 0044 	str.w	r0, [r9, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800e1ac:	f8c9 005c 	str.w	r0, [r9, #92]	@ 0x5c
    npcb->listener = pcb;
 800e1b0:	f8c9 507c 	str.w	r5, [r9, #124]	@ 0x7c
    npcb->callback_arg = pcb->callback_arg;
 800e1b4:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->snd_wl2 = iss;
 800e1b8:	e9c9 2015 	strd	r2, r0, [r9, #84]	@ 0x54
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e1bc:	7a6b      	ldrb	r3, [r5, #9]
    TCP_REG_ACTIVE(npcb);
 800e1be:	4a8e      	ldr	r2, [pc, #568]	@ (800e3f8 <tcp_input+0x718>)
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e1c0:	f003 030c 	and.w	r3, r3, #12
 800e1c4:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e1c8:	7a2b      	ldrb	r3, [r5, #8]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e1ca:	f109 0504 	add.w	r5, r9, #4
    npcb->netif_idx = pcb->netif_idx;
 800e1ce:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 800e1d2:	6813      	ldr	r3, [r2, #0]
 800e1d4:	f8c2 9000 	str.w	r9, [r2]
 800e1d8:	f8c9 300c 	str.w	r3, [r9, #12]
 800e1dc:	f001 fde4 	bl	800fda8 <tcp_timer_needed>
 800e1e0:	4b86      	ldr	r3, [pc, #536]	@ (800e3fc <tcp_input+0x71c>)
 800e1e2:	2201      	movs	r2, #1
    tcp_parseopt(npcb);
 800e1e4:	4648      	mov	r0, r9
    TCP_REG_ACTIVE(npcb);
 800e1e6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e1e8:	f7ff fcbe 	bl	800db68 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e1ec:	6832      	ldr	r2, [r6, #0]
 800e1ee:	4643      	mov	r3, r8
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e1f0:	f8b9 6032 	ldrh.w	r6, [r9, #50]	@ 0x32
 800e1f4:	4628      	mov	r0, r5
    npcb->snd_wnd = tcphdr->wnd;
 800e1f6:	89d2      	ldrh	r2, [r2, #14]
 800e1f8:	f362 030f 	bfi	r3, r2, #0, #16
 800e1fc:	f362 431f 	bfi	r3, r2, #16, #16
 800e200:	f8c9 3060 	str.w	r3, [r9, #96]	@ 0x60
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e204:	f002 feb8 	bl	8010f78 <ip4_route>
 800e208:	462a      	mov	r2, r5
 800e20a:	4601      	mov	r1, r0
 800e20c:	4630      	mov	r0, r6
 800e20e:	f7fe feef 	bl	800cff0 <tcp_eff_send_mss_netif>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e212:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e214:	f8a9 0032 	strh.w	r0, [r9, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e218:	4648      	mov	r0, r9
 800e21a:	f001 f899 	bl	800f350 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800e21e:	2800      	cmp	r0, #0
 800e220:	f040 827d 	bne.w	800e71e <tcp_input+0xa3e>
    tcp_output(npcb);
 800e224:	4648      	mov	r0, r9
 800e226:	f001 faa1 	bl	800f76c <tcp_output>
 800e22a:	e568      	b.n	800dcfe <tcp_input+0x1e>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e22c:	079b      	lsls	r3, r3, #30
        tcp_ack_now(pcb);
 800e22e:	8b6a      	ldrh	r2, [r5, #26]
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e230:	d504      	bpl.n	800e23c <tcp_input+0x55c>
 800e232:	7d2b      	ldrb	r3, [r5, #20]
 800e234:	3b02      	subs	r3, #2
 800e236:	2b01      	cmp	r3, #1
 800e238:	f200 819c 	bhi.w	800e574 <tcp_input+0x894>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e23c:	06d0      	lsls	r0, r2, #27
 800e23e:	d402      	bmi.n	800e246 <tcp_input+0x566>
    pcb->tmr = tcp_ticks;
 800e240:	4b6f      	ldr	r3, [pc, #444]	@ (800e400 <tcp_input+0x720>)
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	622b      	str	r3, [r5, #32]
  pcb->persist_probe = 0;
 800e246:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 800e248:	4628      	mov	r0, r5
  pcb->persist_probe = 0;
 800e24a:	f8a5 309a 	strh.w	r3, [r5, #154]	@ 0x9a
  tcp_parseopt(pcb);
 800e24e:	f7ff fc8b 	bl	800db68 <tcp_parseopt>
  switch (pcb->state) {
 800e252:	7d2b      	ldrb	r3, [r5, #20]
 800e254:	3b02      	subs	r3, #2
 800e256:	2b07      	cmp	r3, #7
 800e258:	f63f aeac 	bhi.w	800dfb4 <tcp_input+0x2d4>
 800e25c:	e8df f003 	tbb	[pc, r3]
 800e260:	8f041334 	.word	0x8f041334
 800e264:	5ba80474 	.word	0x5ba80474
      tcp_receive(pcb);
 800e268:	4628      	mov	r0, r5
 800e26a:	f7fe ffef 	bl	800d24c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800e26e:	f899 3000 	ldrb.w	r3, [r9]
 800e272:	0699      	lsls	r1, r3, #26
 800e274:	f57f ae9e 	bpl.w	800dfb4 <tcp_input+0x2d4>
        tcp_ack_now(pcb);
 800e278:	8b6b      	ldrh	r3, [r5, #26]
 800e27a:	f043 0302 	orr.w	r3, r3, #2
 800e27e:	836b      	strh	r3, [r5, #26]
        pcb->state = CLOSE_WAIT;
 800e280:	2307      	movs	r3, #7
 800e282:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800e284:	e696      	b.n	800dfb4 <tcp_input+0x2d4>
      if (flags & TCP_ACK) {
 800e286:	4b5a      	ldr	r3, [pc, #360]	@ (800e3f0 <tcp_input+0x710>)
 800e288:	781b      	ldrb	r3, [r3, #0]
 800e28a:	06da      	lsls	r2, r3, #27
 800e28c:	f140 8210 	bpl.w	800e6b0 <tcp_input+0x9d0>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800e290:	4b5c      	ldr	r3, [pc, #368]	@ (800e404 <tcp_input+0x724>)
 800e292:	6819      	ldr	r1, [r3, #0]
 800e294:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800e296:	43db      	mvns	r3, r3
 800e298:	42cb      	cmn	r3, r1
 800e29a:	d404      	bmi.n	800e2a6 <tcp_input+0x5c6>
 800e29c:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800e29e:	1acb      	subs	r3, r1, r3
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	f340 8242 	ble.w	800e72a <tcp_input+0xa4a>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e2a6:	9a05      	ldr	r2, [sp, #20]
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e2a8:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e2aa:	8810      	ldrh	r0, [r2, #0]
 800e2ac:	4a51      	ldr	r2, [pc, #324]	@ (800e3f4 <tcp_input+0x714>)
 800e2ae:	6812      	ldr	r2, [r2, #0]
 800e2b0:	4402      	add	r2, r0
 800e2b2:	8818      	ldrh	r0, [r3, #0]
 800e2b4:	9002      	str	r0, [sp, #8]
 800e2b6:	4628      	mov	r0, r5
 800e2b8:	885b      	ldrh	r3, [r3, #2]
 800e2ba:	9301      	str	r3, [sp, #4]
 800e2bc:	4b52      	ldr	r3, [pc, #328]	@ (800e408 <tcp_input+0x728>)
 800e2be:	9300      	str	r3, [sp, #0]
 800e2c0:	3304      	adds	r3, #4
 800e2c2:	f001 f9d9 	bl	800f678 <tcp_rst>
    if (err != ERR_ABRT) {
 800e2c6:	e675      	b.n	800dfb4 <tcp_input+0x2d4>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e2c8:	4b49      	ldr	r3, [pc, #292]	@ (800e3f0 <tcp_input+0x710>)
 800e2ca:	781a      	ldrb	r2, [r3, #0]
 800e2cc:	f002 0312 	and.w	r3, r2, #18
 800e2d0:	2b12      	cmp	r3, #18
 800e2d2:	f000 8153 	beq.w	800e57c <tcp_input+0x89c>
      else if (flags & TCP_ACK) {
 800e2d6:	06d1      	lsls	r1, r2, #27
 800e2d8:	f57f ae6c 	bpl.w	800dfb4 <tcp_input+0x2d4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e2dc:	9a05      	ldr	r2, [sp, #20]
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e2de:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e2e0:	8811      	ldrh	r1, [r2, #0]
 800e2e2:	4a44      	ldr	r2, [pc, #272]	@ (800e3f4 <tcp_input+0x714>)
 800e2e4:	8818      	ldrh	r0, [r3, #0]
 800e2e6:	6812      	ldr	r2, [r2, #0]
 800e2e8:	440a      	add	r2, r1
 800e2ea:	4946      	ldr	r1, [pc, #280]	@ (800e404 <tcp_input+0x724>)
 800e2ec:	6809      	ldr	r1, [r1, #0]
 800e2ee:	9002      	str	r0, [sp, #8]
 800e2f0:	4628      	mov	r0, r5
 800e2f2:	885b      	ldrh	r3, [r3, #2]
 800e2f4:	9301      	str	r3, [sp, #4]
 800e2f6:	4b44      	ldr	r3, [pc, #272]	@ (800e408 <tcp_input+0x728>)
 800e2f8:	9300      	str	r3, [sp, #0]
 800e2fa:	3304      	adds	r3, #4
 800e2fc:	f001 f9bc 	bl	800f678 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800e300:	f895 3042 	ldrb.w	r3, [r5, #66]	@ 0x42
 800e304:	2b05      	cmp	r3, #5
 800e306:	f63f ae55 	bhi.w	800dfb4 <tcp_input+0x2d4>
          pcb->rtime = 0;
 800e30a:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 800e30c:	4628      	mov	r0, r5
          pcb->rtime = 0;
 800e30e:	862b      	strh	r3, [r5, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800e310:	f001 fc1e 	bl	800fb50 <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 800e314:	e64e      	b.n	800dfb4 <tcp_input+0x2d4>
      tcp_receive(pcb);
 800e316:	4628      	mov	r0, r5
 800e318:	f7fe ff98 	bl	800d24c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e31c:	4b34      	ldr	r3, [pc, #208]	@ (800e3f0 <tcp_input+0x710>)
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	06d9      	lsls	r1, r3, #27
 800e322:	f57f ae47 	bpl.w	800dfb4 <tcp_input+0x2d4>
 800e326:	4b37      	ldr	r3, [pc, #220]	@ (800e404 <tcp_input+0x724>)
 800e328:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800e32a:	681a      	ldr	r2, [r3, #0]
        recv_flags |= TF_CLOSED;
 800e32c:	f899 3000 	ldrb.w	r3, [r9]
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e330:	4291      	cmp	r1, r2
 800e332:	f47f ae3f 	bne.w	800dfb4 <tcp_input+0x2d4>
 800e336:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800e338:	2a00      	cmp	r2, #0
 800e33a:	f47f ae3b 	bne.w	800dfb4 <tcp_input+0x2d4>
        recv_flags |= TF_CLOSED;
 800e33e:	f043 0310 	orr.w	r3, r3, #16
 800e342:	f889 3000 	strb.w	r3, [r9]
    if (err != ERR_ABRT) {
 800e346:	e635      	b.n	800dfb4 <tcp_input+0x2d4>
      tcp_receive(pcb);
 800e348:	4628      	mov	r0, r5
 800e34a:	f7fe ff7f 	bl	800d24c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800e34e:	f899 3000 	ldrb.w	r3, [r9]
 800e352:	069e      	lsls	r6, r3, #26
 800e354:	f57f ae2e 	bpl.w	800dfb4 <tcp_input+0x2d4>
        tcp_ack_now(pcb);
 800e358:	8b6b      	ldrh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 800e35a:	4628      	mov	r0, r5
        tcp_ack_now(pcb);
 800e35c:	f043 0302 	orr.w	r3, r3, #2
 800e360:	836b      	strh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 800e362:	f7fd ff25 	bl	800c1b0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e366:	4b24      	ldr	r3, [pc, #144]	@ (800e3f8 <tcp_input+0x718>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	42ab      	cmp	r3, r5
 800e36c:	d05a      	beq.n	800e424 <tcp_input+0x744>
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d05b      	beq.n	800e42a <tcp_input+0x74a>
 800e372:	68da      	ldr	r2, [r3, #12]
 800e374:	42aa      	cmp	r2, r5
 800e376:	f000 8205 	beq.w	800e784 <tcp_input+0xaa4>
 800e37a:	4613      	mov	r3, r2
 800e37c:	e7f7      	b.n	800e36e <tcp_input+0x68e>
      tcp_receive(pcb);
 800e37e:	4628      	mov	r0, r5
 800e380:	f7fe ff64 	bl	800d24c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800e384:	f899 3000 	ldrb.w	r3, [r9]
 800e388:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e38c:	4b18      	ldr	r3, [pc, #96]	@ (800e3f0 <tcp_input+0x710>)
      if (recv_flags & TF_GOT_FIN) {
 800e38e:	f000 817e 	beq.w	800e68e <tcp_input+0x9ae>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e392:	781a      	ldrb	r2, [r3, #0]
          tcp_ack_now(pcb);
 800e394:	8b6b      	ldrh	r3, [r5, #26]
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e396:	06d2      	lsls	r2, r2, #27
          tcp_ack_now(pcb);
 800e398:	f043 0302 	orr.w	r3, r3, #2
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e39c:	d504      	bpl.n	800e3a8 <tcp_input+0x6c8>
 800e39e:	4a19      	ldr	r2, [pc, #100]	@ (800e404 <tcp_input+0x724>)
 800e3a0:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800e3a2:	6812      	ldr	r2, [r2, #0]
 800e3a4:	4291      	cmp	r1, r2
 800e3a6:	d031      	beq.n	800e40c <tcp_input+0x72c>
          tcp_ack_now(pcb);
 800e3a8:	836b      	strh	r3, [r5, #26]
          pcb->state = CLOSING;
 800e3aa:	2308      	movs	r3, #8
 800e3ac:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800e3ae:	e601      	b.n	800dfb4 <tcp_input+0x2d4>
      tcp_receive(pcb);
 800e3b0:	4628      	mov	r0, r5
 800e3b2:	f7fe ff4b 	bl	800d24c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e3b6:	4b0e      	ldr	r3, [pc, #56]	@ (800e3f0 <tcp_input+0x710>)
 800e3b8:	781b      	ldrb	r3, [r3, #0]
 800e3ba:	06d8      	lsls	r0, r3, #27
 800e3bc:	f57f adfa 	bpl.w	800dfb4 <tcp_input+0x2d4>
 800e3c0:	4b10      	ldr	r3, [pc, #64]	@ (800e404 <tcp_input+0x724>)
 800e3c2:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	429a      	cmp	r2, r3
 800e3c8:	f47f adf4 	bne.w	800dfb4 <tcp_input+0x2d4>
 800e3cc:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	f47f adf0 	bne.w	800dfb4 <tcp_input+0x2d4>
        tcp_pcb_purge(pcb);
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	f7fd feeb 	bl	800c1b0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e3da:	4b07      	ldr	r3, [pc, #28]	@ (800e3f8 <tcp_input+0x718>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	42ab      	cmp	r3, r5
 800e3e0:	d020      	beq.n	800e424 <tcp_input+0x744>
 800e3e2:	b313      	cbz	r3, 800e42a <tcp_input+0x74a>
 800e3e4:	68da      	ldr	r2, [r3, #12]
 800e3e6:	42aa      	cmp	r2, r5
 800e3e8:	f000 81cc 	beq.w	800e784 <tcp_input+0xaa4>
 800e3ec:	4613      	mov	r3, r2
 800e3ee:	e7f8      	b.n	800e3e2 <tcp_input+0x702>
 800e3f0:	2400b955 	.word	0x2400b955
 800e3f4:	2400b960 	.word	0x2400b960
 800e3f8:	2400b93c 	.word	0x2400b93c
 800e3fc:	2400b937 	.word	0x2400b937
 800e400:	2400b948 	.word	0x2400b948
 800e404:	2400b95c 	.word	0x2400b95c
 800e408:	24004e88 	.word	0x24004e88
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e40c:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800e40e:	2a00      	cmp	r2, #0
 800e410:	d1ca      	bne.n	800e3a8 <tcp_input+0x6c8>
          tcp_ack_now(pcb);
 800e412:	836b      	strh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 800e414:	4628      	mov	r0, r5
 800e416:	f7fd fecb 	bl	800c1b0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800e41a:	4bac      	ldr	r3, [pc, #688]	@ (800e6cc <tcp_input+0x9ec>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	42ab      	cmp	r3, r5
 800e420:	f040 81e0 	bne.w	800e7e4 <tcp_input+0xb04>
        TCP_RMV_ACTIVE(pcb);
 800e424:	68eb      	ldr	r3, [r5, #12]
 800e426:	4aa9      	ldr	r2, [pc, #676]	@ (800e6cc <tcp_input+0x9ec>)
 800e428:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e42a:	4ba9      	ldr	r3, [pc, #676]	@ (800e6d0 <tcp_input+0x9f0>)
        pcb->state = TIME_WAIT;
 800e42c:	220a      	movs	r2, #10
 800e42e:	752a      	strb	r2, [r5, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e430:	681a      	ldr	r2, [r3, #0]
 800e432:	601d      	str	r5, [r3, #0]
 800e434:	60ea      	str	r2, [r5, #12]
        TCP_RMV_ACTIVE(pcb);
 800e436:	2201      	movs	r2, #1
 800e438:	4ba6      	ldr	r3, [pc, #664]	@ (800e6d4 <tcp_input+0x9f4>)
 800e43a:	701a      	strb	r2, [r3, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e43c:	f001 fcb4 	bl	800fda8 <tcp_timer_needed>
    if (err != ERR_ABRT) {
 800e440:	e5b8      	b.n	800dfb4 <tcp_input+0x2d4>
    tcp_input_pcb = pcb;
 800e442:	4ca5      	ldr	r4, [pc, #660]	@ (800e6d8 <tcp_input+0x9f8>)
 800e444:	6025      	str	r5, [r4, #0]
  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800e446:	e5a1      	b.n	800df8c <tcp_input+0x2ac>
        if (pcb->rcv_ann_wnd == 0) {
 800e448:	8d6b      	ldrh	r3, [r5, #42]	@ 0x2a
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	f000 808d 	beq.w	800e56a <tcp_input+0x88a>
 800e450:	4ca1      	ldr	r4, [pc, #644]	@ (800e6d8 <tcp_input+0x9f8>)
 800e452:	e5c2      	b.n	800dfda <tcp_input+0x2fa>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e454:	4ba1      	ldr	r3, [pc, #644]	@ (800e6dc <tcp_input+0x9fc>)
 800e456:	22c2      	movs	r2, #194	@ 0xc2
 800e458:	49a1      	ldr	r1, [pc, #644]	@ (800e6e0 <tcp_input+0xa00>)
 800e45a:	48a2      	ldr	r0, [pc, #648]	@ (800e6e4 <tcp_input+0xa04>)
 800e45c:	f003 fdbe 	bl	8011fdc <iprintf>
 800e460:	e47f      	b.n	800dd62 <tcp_input+0x82>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e462:	4b9e      	ldr	r3, [pc, #632]	@ (800e6dc <tcp_input+0x9fc>)
 800e464:	22df      	movs	r2, #223	@ 0xdf
 800e466:	49a0      	ldr	r1, [pc, #640]	@ (800e6e8 <tcp_input+0xa08>)
 800e468:	489e      	ldr	r0, [pc, #632]	@ (800e6e4 <tcp_input+0xa04>)
 800e46a:	f003 fdb7 	bl	8011fdc <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e46e:	8923      	ldrh	r3, [r4, #8]
 800e470:	e49c      	b.n	800ddac <tcp_input+0xcc>
        if (recv_acked > 0) {
 800e472:	f8ba 2000 	ldrh.w	r2, [sl]
 800e476:	b15a      	cbz	r2, 800e490 <tcp_input+0x7b0>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e478:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 800e47c:	b12b      	cbz	r3, 800e48a <tcp_input+0x7aa>
 800e47e:	4629      	mov	r1, r5
 800e480:	6928      	ldr	r0, [r5, #16]
 800e482:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800e484:	300d      	adds	r0, #13
 800e486:	f43f ada8 	beq.w	800dfda <tcp_input+0x2fa>
          recv_acked = 0;
 800e48a:	2300      	movs	r3, #0
 800e48c:	f8aa 3000 	strh.w	r3, [sl]
        if (tcp_input_delayed_close(pcb)) {
 800e490:	4628      	mov	r0, r5
 800e492:	f7fe fe55 	bl	800d140 <tcp_input_delayed_close>
 800e496:	2800      	cmp	r0, #0
 800e498:	f47f ad9f 	bne.w	800dfda <tcp_input+0x2fa>
        if (recv_data != NULL) {
 800e49c:	f8d8 2000 	ldr.w	r2, [r8]
 800e4a0:	b1fa      	cbz	r2, 800e4e2 <tcp_input+0x802>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e4a2:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800e4a4:	b143      	cbz	r3, 800e4b8 <tcp_input+0x7d8>
 800e4a6:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800e4aa:	4b8c      	ldr	r3, [pc, #560]	@ (800e6dc <tcp_input+0x9fc>)
 800e4ac:	498f      	ldr	r1, [pc, #572]	@ (800e6ec <tcp_input+0xa0c>)
 800e4ae:	488d      	ldr	r0, [pc, #564]	@ (800e6e4 <tcp_input+0xa04>)
 800e4b0:	f003 fd94 	bl	8011fdc <iprintf>
            pbuf_free(recv_data);
 800e4b4:	f8d8 2000 	ldr.w	r2, [r8]
          if (pcb->flags & TF_RXCLOSED) {
 800e4b8:	8b6b      	ldrh	r3, [r5, #26]
 800e4ba:	f013 0310 	ands.w	r3, r3, #16
 800e4be:	f040 80df 	bne.w	800e680 <tcp_input+0x9a0>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e4c2:	f8d5 6084 	ldr.w	r6, [r5, #132]	@ 0x84
 800e4c6:	2e00      	cmp	r6, #0
 800e4c8:	f000 8118 	beq.w	800e6fc <tcp_input+0xa1c>
 800e4cc:	4629      	mov	r1, r5
 800e4ce:	6928      	ldr	r0, [r5, #16]
 800e4d0:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 800e4d2:	f110 0f0d 	cmn.w	r0, #13
 800e4d6:	f43f ad80 	beq.w	800dfda <tcp_input+0x2fa>
          if (err != ERR_OK) {
 800e4da:	b110      	cbz	r0, 800e4e2 <tcp_input+0x802>
            pcb->refused_data = recv_data;
 800e4dc:	f8d8 3000 	ldr.w	r3, [r8]
 800e4e0:	67ab      	str	r3, [r5, #120]	@ 0x78
        if (recv_flags & TF_GOT_FIN) {
 800e4e2:	f899 3000 	ldrb.w	r3, [r9]
 800e4e6:	069b      	lsls	r3, r3, #26
 800e4e8:	d507      	bpl.n	800e4fa <tcp_input+0x81a>
          if (pcb->refused_data != NULL) {
 800e4ea:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	f000 80b2 	beq.w	800e656 <tcp_input+0x976>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e4f2:	7b5a      	ldrb	r2, [r3, #13]
 800e4f4:	f042 0220 	orr.w	r2, r2, #32
 800e4f8:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800e4fa:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 800e4fc:	4628      	mov	r0, r5
        tcp_input_pcb = NULL;
 800e4fe:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e500:	f7fe fe1e 	bl	800d140 <tcp_input_delayed_close>
 800e504:	2800      	cmp	r0, #0
 800e506:	f47f ad68 	bne.w	800dfda <tcp_input+0x2fa>
        tcp_output(pcb);
 800e50a:	4628      	mov	r0, r5
 800e50c:	f001 f92e 	bl	800f76c <tcp_output>
 800e510:	e563      	b.n	800dfda <tcp_input+0x2fa>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e512:	f8bc 000c 	ldrh.w	r0, [ip, #12]
 800e516:	f7fc f89d 	bl	800a654 <lwip_htons>
 800e51a:	f010 0004 	ands.w	r0, r0, #4
 800e51e:	f47f abee 	bne.w	800dcfe <tcp_input+0x1e>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e522:	9a05      	ldr	r2, [sp, #20]
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e524:	6833      	ldr	r3, [r6, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e526:	8811      	ldrh	r1, [r2, #0]
 800e528:	4a71      	ldr	r2, [pc, #452]	@ (800e6f0 <tcp_input+0xa10>)
 800e52a:	881d      	ldrh	r5, [r3, #0]
 800e52c:	6812      	ldr	r2, [r2, #0]
 800e52e:	440a      	add	r2, r1
 800e530:	4970      	ldr	r1, [pc, #448]	@ (800e6f4 <tcp_input+0xa14>)
 800e532:	6809      	ldr	r1, [r1, #0]
 800e534:	9502      	str	r5, [sp, #8]
 800e536:	885b      	ldrh	r3, [r3, #2]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e538:	9301      	str	r3, [sp, #4]
 800e53a:	4b6f      	ldr	r3, [pc, #444]	@ (800e6f8 <tcp_input+0xa18>)
 800e53c:	9300      	str	r3, [sp, #0]
 800e53e:	3304      	adds	r3, #4
 800e540:	f001 f89a 	bl	800f678 <tcp_rst>
 800e544:	f7ff bbdb 	b.w	800dcfe <tcp_input+0x1e>
      if (ackno == pcb->snd_nxt) {
 800e548:	4b6a      	ldr	r3, [pc, #424]	@ (800e6f4 <tcp_input+0xa14>)
 800e54a:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	429a      	cmp	r2, r3
 800e550:	f47f ad30 	bne.w	800dfb4 <tcp_input+0x2d4>
      recv_flags |= TF_RESET;
 800e554:	f899 3000 	ldrb.w	r3, [r9]
 800e558:	f043 0308 	orr.w	r3, r3, #8
 800e55c:	f889 3000 	strb.w	r3, [r9]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e560:	8b6b      	ldrh	r3, [r5, #26]
 800e562:	f023 0301 	bic.w	r3, r3, #1
 800e566:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 800e568:	e524      	b.n	800dfb4 <tcp_input+0x2d4>
          tcp_send_empty_ack(pcb);
 800e56a:	4628      	mov	r0, r5
 800e56c:	4c5a      	ldr	r4, [pc, #360]	@ (800e6d8 <tcp_input+0x9f8>)
 800e56e:	f001 f8cb 	bl	800f708 <tcp_send_empty_ack>
 800e572:	e532      	b.n	800dfda <tcp_input+0x2fa>
    tcp_ack_now(pcb);
 800e574:	f042 0202 	orr.w	r2, r2, #2
 800e578:	836a      	strh	r2, [r5, #26]
    if (err != ERR_ABRT) {
 800e57a:	e51b      	b.n	800dfb4 <tcp_input+0x2d4>
          && (ackno == pcb->lastack + 1)) {
 800e57c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800e57e:	495d      	ldr	r1, [pc, #372]	@ (800e6f4 <tcp_input+0xa14>)
 800e580:	3301      	adds	r3, #1
 800e582:	6809      	ldr	r1, [r1, #0]
 800e584:	428b      	cmp	r3, r1
 800e586:	f47f aea6 	bne.w	800e2d6 <tcp_input+0x5f6>
        pcb->lastack = ackno;
 800e58a:	646b      	str	r3, [r5, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800e58c:	2200      	movs	r2, #0
        pcb->rcv_nxt = seqno + 1;
 800e58e:	4b58      	ldr	r3, [pc, #352]	@ (800e6f0 <tcp_input+0xa10>)
        pcb->snd_wnd = tcphdr->wnd;
 800e590:	6830      	ldr	r0, [r6, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e592:	1d2e      	adds	r6, r5, #4
        pcb->rcv_nxt = seqno + 1;
 800e594:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e596:	f8b5 b032 	ldrh.w	fp, [r5, #50]	@ 0x32
        pcb->rcv_nxt = seqno + 1;
 800e59a:	1c59      	adds	r1, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e59c:	3b01      	subs	r3, #1
        pcb->rcv_nxt = seqno + 1;
 800e59e:	6269      	str	r1, [r5, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e5a0:	62e9      	str	r1, [r5, #44]	@ 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 800e5a2:	89c1      	ldrh	r1, [r0, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e5a4:	4630      	mov	r0, r6
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e5a6:	656b      	str	r3, [r5, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800e5a8:	2304      	movs	r3, #4
        pcb->snd_wnd = tcphdr->wnd;
 800e5aa:	f361 020f 	bfi	r2, r1, #0, #16
        pcb->state = ESTABLISHED;
 800e5ae:	752b      	strb	r3, [r5, #20]
        pcb->snd_wnd = tcphdr->wnd;
 800e5b0:	f361 421f 	bfi	r2, r1, #16, #16
 800e5b4:	662a      	str	r2, [r5, #96]	@ 0x60
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e5b6:	f002 fcdf 	bl	8010f78 <ip4_route>
 800e5ba:	4632      	mov	r2, r6
 800e5bc:	4601      	mov	r1, r0
 800e5be:	4658      	mov	r0, fp
 800e5c0:	f7fe fd16 	bl	800cff0 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e5c4:	f241 131c 	movw	r3, #4380	@ 0x111c
 800e5c8:	0041      	lsls	r1, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e5ca:	4602      	mov	r2, r0
 800e5cc:	8668      	strh	r0, [r5, #50]	@ 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e5ce:	0080      	lsls	r0, r0, #2
 800e5d0:	4299      	cmp	r1, r3
 800e5d2:	460e      	mov	r6, r1
 800e5d4:	bf38      	it	cc
 800e5d6:	461e      	movcc	r6, r3
 800e5d8:	ebb6 0f82 	cmp.w	r6, r2, lsl #2
 800e5dc:	f240 8130 	bls.w	800e840 <tcp_input+0xb60>
 800e5e0:	b283      	uxth	r3, r0
 800e5e2:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e5e6:	f8b5 3066 	ldrh.w	r3, [r5, #102]	@ 0x66
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f000 8120 	beq.w	800e830 <tcp_input+0xb50>
        --pcb->snd_queuelen;
 800e5f0:	f8b5 3066 	ldrh.w	r3, [r5, #102]	@ 0x66
        rseg = pcb->unacked;
 800e5f4:	6f2e      	ldr	r6, [r5, #112]	@ 0x70
        --pcb->snd_queuelen;
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	f8a5 3066 	strh.w	r3, [r5, #102]	@ 0x66
        if (rseg == NULL) {
 800e5fc:	2e00      	cmp	r6, #0
 800e5fe:	f000 8112 	beq.w	800e826 <tcp_input+0xb46>
          pcb->unacked = rseg->next;
 800e602:	6833      	ldr	r3, [r6, #0]
 800e604:	672b      	str	r3, [r5, #112]	@ 0x70
        tcp_seg_free(rseg);
 800e606:	4630      	mov	r0, r6
 800e608:	f7fd fd14 	bl	800c034 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 800e60c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800e60e:	2b00      	cmp	r3, #0
 800e610:	f000 8106 	beq.w	800e820 <tcp_input+0xb40>
          pcb->nrtx = 0;
 800e614:	2300      	movs	r3, #0
 800e616:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
 800e61a:	862b      	strh	r3, [r5, #48]	@ 0x30
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800e61c:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 800e620:	b133      	cbz	r3, 800e630 <tcp_input+0x950>
 800e622:	2200      	movs	r2, #0
 800e624:	4629      	mov	r1, r5
 800e626:	6928      	ldr	r0, [r5, #16]
 800e628:	4798      	blx	r3
        if (err == ERR_ABRT) {
 800e62a:	300d      	adds	r0, #13
 800e62c:	f43f acd5 	beq.w	800dfda <tcp_input+0x2fa>
        tcp_ack_now(pcb);
 800e630:	8b6b      	ldrh	r3, [r5, #26]
 800e632:	f043 0302 	orr.w	r3, r3, #2
 800e636:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 800e638:	e4bc      	b.n	800dfb4 <tcp_input+0x2d4>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e63a:	9b05      	ldr	r3, [sp, #20]
 800e63c:	4628      	mov	r0, r5
 800e63e:	881a      	ldrh	r2, [r3, #0]
 800e640:	4b2b      	ldr	r3, [pc, #172]	@ (800e6f0 <tcp_input+0xa10>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	441a      	add	r2, r3
 800e646:	4b2b      	ldr	r3, [pc, #172]	@ (800e6f4 <tcp_input+0xa14>)
 800e648:	6819      	ldr	r1, [r3, #0]
 800e64a:	f8bc 3000 	ldrh.w	r3, [ip]
 800e64e:	9302      	str	r3, [sp, #8]
 800e650:	f8bc 3002 	ldrh.w	r3, [ip, #2]
 800e654:	e770      	b.n	800e538 <tcp_input+0x858>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e656:	8d2b      	ldrh	r3, [r5, #40]	@ 0x28
 800e658:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800e65c:	4293      	cmp	r3, r2
 800e65e:	d001      	beq.n	800e664 <tcp_input+0x984>
              pcb->rcv_wnd++;
 800e660:	3301      	adds	r3, #1
 800e662:	852b      	strh	r3, [r5, #40]	@ 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800e664:	f8d5 6084 	ldr.w	r6, [r5, #132]	@ 0x84
 800e668:	2e00      	cmp	r6, #0
 800e66a:	f43f af46 	beq.w	800e4fa <tcp_input+0x81a>
 800e66e:	2300      	movs	r3, #0
 800e670:	4629      	mov	r1, r5
 800e672:	6928      	ldr	r0, [r5, #16]
 800e674:	461a      	mov	r2, r3
 800e676:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 800e678:	300d      	adds	r0, #13
 800e67a:	f47f af3e 	bne.w	800e4fa <tcp_input+0x81a>
 800e67e:	e4ac      	b.n	800dfda <tcp_input+0x2fa>
            pbuf_free(recv_data);
 800e680:	4610      	mov	r0, r2
 800e682:	f7fc febb 	bl	800b3fc <pbuf_free>
            tcp_abort(pcb);
 800e686:	4628      	mov	r0, r5
 800e688:	f7fe f9ca 	bl	800ca20 <tcp_abort>
            goto aborted;
 800e68c:	e4a5      	b.n	800dfda <tcp_input+0x2fa>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	06db      	lsls	r3, r3, #27
 800e692:	f57f ac8f 	bpl.w	800dfb4 <tcp_input+0x2d4>
 800e696:	4b17      	ldr	r3, [pc, #92]	@ (800e6f4 <tcp_input+0xa14>)
 800e698:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	429a      	cmp	r2, r3
 800e69e:	f47f ac89 	bne.w	800dfb4 <tcp_input+0x2d4>
 800e6a2:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	f47f ac85 	bne.w	800dfb4 <tcp_input+0x2d4>
        pcb->state = FIN_WAIT_2;
 800e6aa:	2306      	movs	r3, #6
 800e6ac:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800e6ae:	e481      	b.n	800dfb4 <tcp_input+0x2d4>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800e6b0:	0798      	lsls	r0, r3, #30
 800e6b2:	f57f ac7f 	bpl.w	800dfb4 <tcp_input+0x2d4>
 800e6b6:	4b0e      	ldr	r3, [pc, #56]	@ (800e6f0 <tcp_input+0xa10>)
 800e6b8:	681a      	ldr	r2, [r3, #0]
 800e6ba:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800e6bc:	3b01      	subs	r3, #1
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	f47f ac78 	bne.w	800dfb4 <tcp_input+0x2d4>
        tcp_rexmit(pcb);
 800e6c4:	4628      	mov	r0, r5
 800e6c6:	f000 ff59 	bl	800f57c <tcp_rexmit>
    if (err != ERR_ABRT) {
 800e6ca:	e473      	b.n	800dfb4 <tcp_input+0x2d4>
 800e6cc:	2400b93c 	.word	0x2400b93c
 800e6d0:	2400b938 	.word	0x2400b938
 800e6d4:	2400b937 	.word	0x2400b937
 800e6d8:	2400b94c 	.word	0x2400b94c
 800e6dc:	0801471c 	.word	0x0801471c
 800e6e0:	080148fc 	.word	0x080148fc
 800e6e4:	08012edc 	.word	0x08012edc
 800e6e8:	0801490c 	.word	0x0801490c
 800e6ec:	08014aa8 	.word	0x08014aa8
 800e6f0:	2400b960 	.word	0x2400b960
 800e6f4:	2400b95c 	.word	0x2400b95c
 800e6f8:	24004e88 	.word	0x24004e88
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e6fc:	4633      	mov	r3, r6
 800e6fe:	4630      	mov	r0, r6
 800e700:	4629      	mov	r1, r5
 800e702:	f7fe fb8f 	bl	800ce24 <tcp_recv_null>
 800e706:	e6e4      	b.n	800e4d2 <tcp_input+0x7f2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e708:	69ab      	ldr	r3, [r5, #24]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	f43f aaf7 	beq.w	800dcfe <tcp_input+0x1e>
 800e710:	4601      	mov	r1, r0
 800e712:	f04f 32ff 	mov.w	r2, #4294967295
 800e716:	6928      	ldr	r0, [r5, #16]
 800e718:	4798      	blx	r3
 800e71a:	f7ff baf0 	b.w	800dcfe <tcp_input+0x1e>
      tcp_abandon(npcb, 0);
 800e71e:	4641      	mov	r1, r8
 800e720:	4648      	mov	r0, r9
 800e722:	f7fe f8a7 	bl	800c874 <tcp_abandon>
      return;
 800e726:	f7ff baea 	b.w	800dcfe <tcp_input+0x1e>
          pcb->state = ESTABLISHED;
 800e72a:	2304      	movs	r3, #4
 800e72c:	752b      	strb	r3, [r5, #20]
          if (pcb->listener == NULL) {
 800e72e:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 800e730:	2b00      	cmp	r3, #0
 800e732:	d0a8      	beq.n	800e686 <tcp_input+0x9a6>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800e734:	699b      	ldr	r3, [r3, #24]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d05c      	beq.n	800e7f4 <tcp_input+0xb14>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800e73a:	2200      	movs	r2, #0
 800e73c:	4629      	mov	r1, r5
 800e73e:	6928      	ldr	r0, [r5, #16]
 800e740:	4798      	blx	r3
          if (err != ERR_OK) {
 800e742:	4603      	mov	r3, r0
 800e744:	2800      	cmp	r0, #0
 800e746:	d167      	bne.n	800e818 <tcp_input+0xb38>
          tcp_receive(pcb);
 800e748:	4628      	mov	r0, r5
 800e74a:	f7fe fd7f 	bl	800d24c <tcp_receive>
          if (recv_acked != 0) {
 800e74e:	f8ba 3000 	ldrh.w	r3, [sl]
 800e752:	b113      	cbz	r3, 800e75a <tcp_input+0xa7a>
            recv_acked--;
 800e754:	3b01      	subs	r3, #1
 800e756:	f8aa 3000 	strh.w	r3, [sl]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e75a:	8e69      	ldrh	r1, [r5, #50]	@ 0x32
 800e75c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800e760:	004a      	lsls	r2, r1, #1
 800e762:	0088      	lsls	r0, r1, #2
 800e764:	429a      	cmp	r2, r3
 800e766:	4616      	mov	r6, r2
 800e768:	bf38      	it	cc
 800e76a:	461e      	movcc	r6, r3
 800e76c:	ebb6 0f81 	cmp.w	r6, r1, lsl #2
 800e770:	d934      	bls.n	800e7dc <tcp_input+0xafc>
 800e772:	b283      	uxth	r3, r0
 800e774:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
          if (recv_flags & TF_GOT_FIN) {
 800e778:	f899 3000 	ldrb.w	r3, [r9]
 800e77c:	069e      	lsls	r6, r3, #26
 800e77e:	f57f ac19 	bpl.w	800dfb4 <tcp_input+0x2d4>
 800e782:	e579      	b.n	800e278 <tcp_input+0x598>
        TCP_RMV_ACTIVE(pcb);
 800e784:	68ea      	ldr	r2, [r5, #12]
 800e786:	60da      	str	r2, [r3, #12]
 800e788:	e64f      	b.n	800e42a <tcp_input+0x74a>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e78a:	4b33      	ldr	r3, [pc, #204]	@ (800e858 <tcp_input+0xb78>)
 800e78c:	f240 120d 	movw	r2, #269	@ 0x10d
 800e790:	4932      	ldr	r1, [pc, #200]	@ (800e85c <tcp_input+0xb7c>)
 800e792:	4833      	ldr	r0, [pc, #204]	@ (800e860 <tcp_input+0xb80>)
 800e794:	f003 fc22 	bl	8011fdc <iprintf>
      if (prev != NULL) {
 800e798:	f1b8 0f00 	cmp.w	r8, #0
 800e79c:	f43f abc1 	beq.w	800df22 <tcp_input+0x242>
 800e7a0:	68eb      	ldr	r3, [r5, #12]
 800e7a2:	f7ff bbb8 	b.w	800df16 <tcp_input+0x236>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e7a6:	4b2c      	ldr	r3, [pc, #176]	@ (800e858 <tcp_input+0xb78>)
 800e7a8:	f240 1215 	movw	r2, #277	@ 0x115
 800e7ac:	492d      	ldr	r1, [pc, #180]	@ (800e864 <tcp_input+0xb84>)
 800e7ae:	482c      	ldr	r0, [pc, #176]	@ (800e860 <tcp_input+0xb80>)
 800e7b0:	f003 fc14 	bl	8011fdc <iprintf>
  if (pcb == NULL) {
 800e7b4:	f7ff bbb9 	b.w	800df2a <tcp_input+0x24a>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e7b8:	2900      	cmp	r1, #0
 800e7ba:	f47f aecb 	bne.w	800e554 <tcp_input+0x874>
 800e7be:	4b26      	ldr	r3, [pc, #152]	@ (800e858 <tcp_input+0xb78>)
 800e7c0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800e7c4:	4928      	ldr	r1, [pc, #160]	@ (800e868 <tcp_input+0xb88>)
 800e7c6:	4826      	ldr	r0, [pc, #152]	@ (800e860 <tcp_input+0xb80>)
 800e7c8:	f003 fc08 	bl	8011fdc <iprintf>
 800e7cc:	e6c2      	b.n	800e554 <tcp_input+0x874>
  } else if (flags & TCP_FIN) {
 800e7ce:	07c1      	lsls	r1, r0, #31
 800e7d0:	f57f ac55 	bpl.w	800e07e <tcp_input+0x39e>
    pcb->tmr = tcp_ticks;
 800e7d4:	4b25      	ldr	r3, [pc, #148]	@ (800e86c <tcp_input+0xb8c>)
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	622b      	str	r3, [r5, #32]
 800e7da:	e450      	b.n	800e07e <tcp_input+0x39e>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e7dc:	429a      	cmp	r2, r3
 800e7de:	bf88      	it	hi
 800e7e0:	b293      	uxthhi	r3, r2
 800e7e2:	e7c7      	b.n	800e774 <tcp_input+0xa94>
          TCP_RMV_ACTIVE(pcb);
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	f43f ae20 	beq.w	800e42a <tcp_input+0x74a>
 800e7ea:	68da      	ldr	r2, [r3, #12]
 800e7ec:	42aa      	cmp	r2, r5
 800e7ee:	d0c9      	beq.n	800e784 <tcp_input+0xaa4>
 800e7f0:	4613      	mov	r3, r2
 800e7f2:	e7f7      	b.n	800e7e4 <tcp_input+0xb04>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800e7f4:	4b18      	ldr	r3, [pc, #96]	@ (800e858 <tcp_input+0xb78>)
 800e7f6:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800e7fa:	491d      	ldr	r1, [pc, #116]	@ (800e870 <tcp_input+0xb90>)
 800e7fc:	4818      	ldr	r0, [pc, #96]	@ (800e860 <tcp_input+0xb80>)
 800e7fe:	f003 fbed 	bl	8011fdc <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800e802:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 800e804:	699b      	ldr	r3, [r3, #24]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d197      	bne.n	800e73a <tcp_input+0xa5a>
 800e80a:	e73c      	b.n	800e686 <tcp_input+0x9a6>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e80c:	9102      	str	r1, [sp, #8]
 800e80e:	4432      	add	r2, r6
 800e810:	4918      	ldr	r1, [pc, #96]	@ (800e874 <tcp_input+0xb94>)
 800e812:	4628      	mov	r0, r5
 800e814:	6809      	ldr	r1, [r1, #0]
 800e816:	e68f      	b.n	800e538 <tcp_input+0x858>
            if (err != ERR_ABRT) {
 800e818:	330d      	adds	r3, #13
 800e81a:	f43f abde 	beq.w	800dfda <tcp_input+0x2fa>
 800e81e:	e732      	b.n	800e686 <tcp_input+0x9a6>
          pcb->rtime = -1;
 800e820:	f04f 33ff 	mov.w	r3, #4294967295
 800e824:	e6f9      	b.n	800e61a <tcp_input+0x93a>
          rseg = pcb->unsent;
 800e826:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800e828:	b176      	cbz	r6, 800e848 <tcp_input+0xb68>
          pcb->unsent = rseg->next;
 800e82a:	6833      	ldr	r3, [r6, #0]
 800e82c:	66eb      	str	r3, [r5, #108]	@ 0x6c
 800e82e:	e6ea      	b.n	800e606 <tcp_input+0x926>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e830:	4b09      	ldr	r3, [pc, #36]	@ (800e858 <tcp_input+0xb78>)
 800e832:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800e836:	4910      	ldr	r1, [pc, #64]	@ (800e878 <tcp_input+0xb98>)
 800e838:	4809      	ldr	r0, [pc, #36]	@ (800e860 <tcp_input+0xb80>)
 800e83a:	f003 fbcf 	bl	8011fdc <iprintf>
 800e83e:	e6d7      	b.n	800e5f0 <tcp_input+0x910>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e840:	4299      	cmp	r1, r3
 800e842:	bf88      	it	hi
 800e844:	b28b      	uxthhi	r3, r1
 800e846:	e6cc      	b.n	800e5e2 <tcp_input+0x902>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800e848:	4b03      	ldr	r3, [pc, #12]	@ (800e858 <tcp_input+0xb78>)
 800e84a:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800e84e:	490b      	ldr	r1, [pc, #44]	@ (800e87c <tcp_input+0xb9c>)
 800e850:	4803      	ldr	r0, [pc, #12]	@ (800e860 <tcp_input+0xb80>)
 800e852:	f003 fbc3 	bl	8011fdc <iprintf>
 800e856:	e7e8      	b.n	800e82a <tcp_input+0xb4a>
 800e858:	0801471c 	.word	0x0801471c
 800e85c:	080149b4 	.word	0x080149b4
 800e860:	08012edc 	.word	0x08012edc
 800e864:	080149e0 	.word	0x080149e0
 800e868:	08014a3c 	.word	0x08014a3c
 800e86c:	2400b948 	.word	0x2400b948
 800e870:	08014a88 	.word	0x08014a88
 800e874:	2400b95c 	.word	0x2400b95c
 800e878:	08014a5c 	.word	0x08014a5c
 800e87c:	08014a74 	.word	0x08014a74

0800e880 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800e880:	4a02      	ldr	r2, [pc, #8]	@ (800e88c <tcp_trigger_input_pcb_close+0xc>)
 800e882:	7813      	ldrb	r3, [r2, #0]
 800e884:	f043 0310 	orr.w	r3, r3, #16
 800e888:	7013      	strb	r3, [r2, #0]
}
 800e88a:	4770      	bx	lr
 800e88c:	2400b954 	.word	0x2400b954

0800e890 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 800e890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e894:	2600      	movs	r6, #0
 800e896:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800e898:	460c      	mov	r4, r1
 800e89a:	4681      	mov	r9, r0
 800e89c:	f361 060f 	bfi	r6, r1, #0, #16
 800e8a0:	4615      	mov	r5, r2
 800e8a2:	4698      	mov	r8, r3
 800e8a4:	f89d a02c 	ldrb.w	sl, [sp, #44]	@ 0x2c
 800e8a8:	f361 461f 	bfi	r6, r1, #16, #16
 800e8ac:	f89d b030 	ldrb.w	fp, [sp, #48]	@ 0x30
  struct pbuf *p;
  u16_t alloc = length;

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800e8b0:	2f00      	cmp	r7, #0
 800e8b2:	d033      	beq.n	800e91c <tcp_pbuf_prealloc+0x8c>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 800e8b4:	42ac      	cmp	r4, r5
 800e8b6:	d20e      	bcs.n	800e8d6 <tcp_pbuf_prealloc+0x46>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800e8b8:	f01a 0f02 	tst.w	sl, #2
 800e8bc:	d008      	beq.n	800e8d0 <tcp_pbuf_prealloc+0x40>
        (!(pcb->flags & TF_NODELAY) &&
         (!first_seg ||
          pcb->unsent != NULL ||
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 800e8be:	f204 51b7 	addw	r1, r4, #1463	@ 0x5b7
 800e8c2:	f021 0103 	bic.w	r1, r1, #3
 800e8c6:	42a9      	cmp	r1, r5
 800e8c8:	bf28      	it	cs
 800e8ca:	4629      	movcs	r1, r5
 800e8cc:	b289      	uxth	r1, r1
 800e8ce:	e003      	b.n	800e8d8 <tcp_pbuf_prealloc+0x48>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800e8d0:	8b7b      	ldrh	r3, [r7, #26]
 800e8d2:	065b      	lsls	r3, r3, #25
 800e8d4:	d518      	bpl.n	800e908 <tcp_pbuf_prealloc+0x78>
 800e8d6:	4621      	mov	r1, r4
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 800e8d8:	4648      	mov	r0, r9
 800e8da:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e8de:	f7fc fdfd 	bl	800b4dc <pbuf_alloc>
  if (p == NULL) {
 800e8e2:	4605      	mov	r5, r0
 800e8e4:	b168      	cbz	r0, 800e902 <tcp_pbuf_prealloc+0x72>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 800e8e6:	6803      	ldr	r3, [r0, #0]
 800e8e8:	b133      	cbz	r3, 800e8f8 <tcp_pbuf_prealloc+0x68>
 800e8ea:	4b10      	ldr	r3, [pc, #64]	@ (800e92c <tcp_pbuf_prealloc+0x9c>)
 800e8ec:	f240 120b 	movw	r2, #267	@ 0x10b
 800e8f0:	490f      	ldr	r1, [pc, #60]	@ (800e930 <tcp_pbuf_prealloc+0xa0>)
 800e8f2:	4810      	ldr	r0, [pc, #64]	@ (800e934 <tcp_pbuf_prealloc+0xa4>)
 800e8f4:	f003 fb72 	bl	8011fdc <iprintf>
  *oversize = p->len - length;
 800e8f8:	896b      	ldrh	r3, [r5, #10]
 800e8fa:	1b1b      	subs	r3, r3, r4
 800e8fc:	f8a8 3000 	strh.w	r3, [r8]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 800e900:	60ae      	str	r6, [r5, #8]
  return p;
}
 800e902:	4628      	mov	r0, r5
 800e904:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (!(pcb->flags & TF_NODELAY) &&
 800e908:	f1bb 0f00 	cmp.w	fp, #0
 800e90c:	d0d7      	beq.n	800e8be <tcp_pbuf_prealloc+0x2e>
         (!first_seg ||
 800e90e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e910:	2b00      	cmp	r3, #0
 800e912:	d1d4      	bne.n	800e8be <tcp_pbuf_prealloc+0x2e>
          pcb->unsent != NULL ||
 800e914:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e916:	2b00      	cmp	r3, #0
 800e918:	d1d1      	bne.n	800e8be <tcp_pbuf_prealloc+0x2e>
 800e91a:	e7dc      	b.n	800e8d6 <tcp_pbuf_prealloc+0x46>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800e91c:	4b03      	ldr	r3, [pc, #12]	@ (800e92c <tcp_pbuf_prealloc+0x9c>)
 800e91e:	22e9      	movs	r2, #233	@ 0xe9
 800e920:	4905      	ldr	r1, [pc, #20]	@ (800e938 <tcp_pbuf_prealloc+0xa8>)
 800e922:	4804      	ldr	r0, [pc, #16]	@ (800e934 <tcp_pbuf_prealloc+0xa4>)
 800e924:	f003 fb5a 	bl	8011fdc <iprintf>
 800e928:	e7c4      	b.n	800e8b4 <tcp_pbuf_prealloc+0x24>
 800e92a:	bf00      	nop
 800e92c:	08014ac4 	.word	0x08014ac4
 800e930:	08014b18 	.word	0x08014b18
 800e934:	08012edc 	.word	0x08012edc
 800e938:	08014af8 	.word	0x08014af8

0800e93c <tcp_create_segment>:
{
 800e93c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e940:	460e      	mov	r6, r1
 800e942:	f89d a020 	ldrb.w	sl, [sp, #32]
 800e946:	4690      	mov	r8, r2
 800e948:	4699      	mov	r9, r3
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800e94a:	4607      	mov	r7, r0
 800e94c:	2800      	cmp	r0, #0
 800e94e:	d047      	beq.n	800e9e0 <tcp_create_segment+0xa4>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800e950:	2e00      	cmp	r6, #0
 800e952:	d04d      	beq.n	800e9f0 <tcp_create_segment+0xb4>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800e954:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800e958:	2003      	movs	r0, #3
 800e95a:	f7fc f9fd 	bl	800ad58 <memp_malloc>
 800e95e:	4604      	mov	r4, r0
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800e960:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800e964:	2800      	cmp	r0, #0
 800e966:	d051      	beq.n	800ea0c <tcp_create_segment+0xd0>
  seg->flags = optflags;
 800e968:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 800e96c:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e96e:	8932      	ldrh	r2, [r6, #8]
  seg->p = p;
 800e970:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e972:	42aa      	cmp	r2, r5
  seg->next = NULL;
 800e974:	6003      	str	r3, [r0, #0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e976:	d32b      	bcc.n	800e9d0 <tcp_create_segment+0x94>
  seg->len = p->tot_len - optlen;
 800e978:	1b52      	subs	r2, r2, r5
  if (pbuf_add_header(p, TCP_HLEN)) {
 800e97a:	4630      	mov	r0, r6
 800e97c:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 800e97e:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 800e980:	f7fc fcaa 	bl	800b2d8 <pbuf_add_header>
 800e984:	4606      	mov	r6, r0
 800e986:	2800      	cmp	r0, #0
 800e988:	d139      	bne.n	800e9fe <tcp_create_segment+0xc2>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e98a:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e98c:	02ad      	lsls	r5, r5, #10
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e98e:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e990:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e994:	f505 45a0 	add.w	r5, r5, #20480	@ 0x5000
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e998:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e99c:	f7fb fe5a 	bl	800a654 <lwip_htons>
 800e9a0:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800e9a4:	8b38      	ldrh	r0, [r7, #24]
 800e9a6:	68e7      	ldr	r7, [r4, #12]
 800e9a8:	f7fb fe54 	bl	800a654 <lwip_htons>
 800e9ac:	8078      	strh	r0, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800e9ae:	4648      	mov	r0, r9
 800e9b0:	68e7      	ldr	r7, [r4, #12]
 800e9b2:	f7fb fe53 	bl	800a65c <lwip_htonl>
 800e9b6:	6078      	str	r0, [r7, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e9b8:	ea48 0005 	orr.w	r0, r8, r5
 800e9bc:	68e7      	ldr	r7, [r4, #12]
 800e9be:	f7fb fe49 	bl	800a654 <lwip_htons>
  seg->tcphdr->urgp = 0;
 800e9c2:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e9c4:	81b8      	strh	r0, [r7, #12]
}
 800e9c6:	4620      	mov	r0, r4
  seg->tcphdr->urgp = 0;
 800e9c8:	749e      	strb	r6, [r3, #18]
 800e9ca:	74de      	strb	r6, [r3, #19]
}
 800e9cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e9d0:	22b0      	movs	r2, #176	@ 0xb0
 800e9d2:	4b10      	ldr	r3, [pc, #64]	@ (800ea14 <tcp_create_segment+0xd8>)
 800e9d4:	4910      	ldr	r1, [pc, #64]	@ (800ea18 <tcp_create_segment+0xdc>)
 800e9d6:	4811      	ldr	r0, [pc, #68]	@ (800ea1c <tcp_create_segment+0xe0>)
 800e9d8:	f003 fb00 	bl	8011fdc <iprintf>
  seg->len = p->tot_len - optlen;
 800e9dc:	8932      	ldrh	r2, [r6, #8]
 800e9de:	e7cb      	b.n	800e978 <tcp_create_segment+0x3c>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800e9e0:	4b0c      	ldr	r3, [pc, #48]	@ (800ea14 <tcp_create_segment+0xd8>)
 800e9e2:	22a3      	movs	r2, #163	@ 0xa3
 800e9e4:	490e      	ldr	r1, [pc, #56]	@ (800ea20 <tcp_create_segment+0xe4>)
 800e9e6:	480d      	ldr	r0, [pc, #52]	@ (800ea1c <tcp_create_segment+0xe0>)
 800e9e8:	f003 faf8 	bl	8011fdc <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800e9ec:	2e00      	cmp	r6, #0
 800e9ee:	d1b1      	bne.n	800e954 <tcp_create_segment+0x18>
 800e9f0:	4b08      	ldr	r3, [pc, #32]	@ (800ea14 <tcp_create_segment+0xd8>)
 800e9f2:	22a4      	movs	r2, #164	@ 0xa4
 800e9f4:	490b      	ldr	r1, [pc, #44]	@ (800ea24 <tcp_create_segment+0xe8>)
 800e9f6:	4809      	ldr	r0, [pc, #36]	@ (800ea1c <tcp_create_segment+0xe0>)
 800e9f8:	f003 faf0 	bl	8011fdc <iprintf>
 800e9fc:	e7aa      	b.n	800e954 <tcp_create_segment+0x18>
    tcp_seg_free(seg);
 800e9fe:	4620      	mov	r0, r4
 800ea00:	f7fd fb18 	bl	800c034 <tcp_seg_free>
    return NULL;
 800ea04:	2400      	movs	r4, #0
}
 800ea06:	4620      	mov	r0, r4
 800ea08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 800ea0c:	4630      	mov	r0, r6
 800ea0e:	f7fc fcf5 	bl	800b3fc <pbuf_free>
    return NULL;
 800ea12:	e7f7      	b.n	800ea04 <tcp_create_segment+0xc8>
 800ea14:	08014ac4 	.word	0x08014ac4
 800ea18:	08014b70 	.word	0x08014b70
 800ea1c:	08012edc 	.word	0x08012edc
 800ea20:	08014b2c 	.word	0x08014b2c
 800ea24:	08014b4c 	.word	0x08014b4c

0800ea28 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ea28:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800ea2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ea2e:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800ea30:	4606      	mov	r6, r0
 800ea32:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ea34:	2022      	movs	r0, #34	@ 0x22
 800ea36:	f44f 7220 	mov.w	r2, #640	@ 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800ea3a:	461c      	mov	r4, r3
 800ea3c:	f8bd a020 	ldrh.w	sl, [sp, #32]
 800ea40:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 800ea44:	f8bd 8028 	ldrh.w	r8, [sp, #40]	@ 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ea48:	f7fc fd48 	bl	800b4dc <pbuf_alloc>
  if (p != NULL) {
 800ea4c:	4605      	mov	r5, r0
 800ea4e:	b300      	cbz	r0, 800ea92 <tcp_output_alloc_header_common.constprop.0+0x6a>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800ea50:	8943      	ldrh	r3, [r0, #10]
 800ea52:	2b13      	cmp	r3, #19
 800ea54:	d920      	bls.n	800ea98 <tcp_output_alloc_header_common.constprop.0+0x70>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 800ea56:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 800ea58:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 800ea5a:	f7fb fdfb 	bl	800a654 <lwip_htons>
 800ea5e:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800ea60:	4650      	mov	r0, sl
 800ea62:	f7fb fdf7 	bl	800a654 <lwip_htons>
    tcphdr->seqno = seqno_be;
 800ea66:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 800ea68:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 800ea6a:	4630      	mov	r0, r6
 800ea6c:	f7fb fdf6 	bl	800a65c <lwip_htonl>
 800ea70:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800ea72:	f449 40a0 	orr.w	r0, r9, #20480	@ 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 800ea76:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800ea78:	f7fb fdec 	bl	800a654 <lwip_htons>
 800ea7c:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 800ea7e:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800ea80:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800ea82:	f7fb fde7 	bl	800a654 <lwip_htons>
    tcphdr->chksum = 0;
 800ea86:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 800ea88:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 800ea8a:	7423      	strb	r3, [r4, #16]
 800ea8c:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 800ea8e:	74a3      	strb	r3, [r4, #18]
 800ea90:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 800ea92:	4628      	mov	r0, r5
 800ea94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800ea98:	4b03      	ldr	r3, [pc, #12]	@ (800eaa8 <tcp_output_alloc_header_common.constprop.0+0x80>)
 800ea9a:	f240 7223 	movw	r2, #1827	@ 0x723
 800ea9e:	4903      	ldr	r1, [pc, #12]	@ (800eaac <tcp_output_alloc_header_common.constprop.0+0x84>)
 800eaa0:	4803      	ldr	r0, [pc, #12]	@ (800eab0 <tcp_output_alloc_header_common.constprop.0+0x88>)
 800eaa2:	f003 fa9b 	bl	8011fdc <iprintf>
 800eaa6:	e7d6      	b.n	800ea56 <tcp_output_alloc_header_common.constprop.0+0x2e>
 800eaa8:	08014ac4 	.word	0x08014ac4
 800eaac:	08014b88 	.word	0x08014b88
 800eab0:	08012edc 	.word	0x08012edc

0800eab4 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800eab4:	b570      	push	{r4, r5, r6, lr}
 800eab6:	460d      	mov	r5, r1
 800eab8:	b084      	sub	sp, #16
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800eaba:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800eabc:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800eabe:	b190      	cbz	r0, 800eae6 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800eac0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800eac2:	2210      	movs	r2, #16
 800eac4:	8b21      	ldrh	r1, [r4, #24]
 800eac6:	9302      	str	r3, [sp, #8]
 800eac8:	e9cd 1200 	strd	r1, r2, [sp]
 800eacc:	4632      	mov	r2, r6
 800eace:	4629      	mov	r1, r5
 800ead0:	8ae3      	ldrh	r3, [r4, #22]
 800ead2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ead4:	f7ff ffa8 	bl	800ea28 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800ead8:	b118      	cbz	r0, 800eae2 <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800eada:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800eadc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800eade:	4413      	add	r3, r2
 800eae0:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  return p;
}
 800eae2:	b004      	add	sp, #16
 800eae4:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800eae6:	4b04      	ldr	r3, [pc, #16]	@ (800eaf8 <tcp_output_alloc_header.constprop.0+0x44>)
 800eae8:	f240 7242 	movw	r2, #1858	@ 0x742
 800eaec:	4903      	ldr	r1, [pc, #12]	@ (800eafc <tcp_output_alloc_header.constprop.0+0x48>)
 800eaee:	4804      	ldr	r0, [pc, #16]	@ (800eb00 <tcp_output_alloc_header.constprop.0+0x4c>)
 800eaf0:	f003 fa74 	bl	8011fdc <iprintf>
 800eaf4:	e7e4      	b.n	800eac0 <tcp_output_alloc_header.constprop.0+0xc>
 800eaf6:	bf00      	nop
 800eaf8:	08014ac4 	.word	0x08014ac4
 800eafc:	08014bb8 	.word	0x08014bb8
 800eb00:	08012edc 	.word	0x08012edc

0800eb04 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800eb04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb06:	4604      	mov	r4, r0
 800eb08:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800eb0a:	460d      	mov	r5, r1
{
 800eb0c:	4617      	mov	r7, r2
 800eb0e:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800eb10:	b1f9      	cbz	r1, 800eb52 <tcp_output_control_segment+0x4e>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800eb12:	b334      	cbz	r4, 800eb62 <tcp_output_control_segment+0x5e>
 800eb14:	7a20      	ldrb	r0, [r4, #8]
 800eb16:	b9a8      	cbnz	r0, 800eb44 <tcp_output_control_segment+0x40>
    return ip_route(src, dst);
 800eb18:	4630      	mov	r0, r6
 800eb1a:	f002 fa2d 	bl	8010f78 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 800eb1e:	b1a8      	cbz	r0, 800eb4c <tcp_output_control_segment+0x48>
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800eb20:	7ae3      	ldrb	r3, [r4, #11]
      tos = pcb->tos;
 800eb22:	7aa4      	ldrb	r4, [r4, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800eb24:	9400      	str	r4, [sp, #0]
 800eb26:	2406      	movs	r4, #6
 800eb28:	9002      	str	r0, [sp, #8]
 800eb2a:	4632      	mov	r2, r6
 800eb2c:	9401      	str	r4, [sp, #4]
 800eb2e:	4639      	mov	r1, r7
 800eb30:	4628      	mov	r0, r5
 800eb32:	f002 fbbb 	bl	80112ac <ip4_output_if>
 800eb36:	4604      	mov	r4, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800eb38:	4628      	mov	r0, r5
 800eb3a:	f7fc fc5f 	bl	800b3fc <pbuf_free>
  return err;
}
 800eb3e:	4620      	mov	r0, r4
 800eb40:	b005      	add	sp, #20
 800eb42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return netif_get_by_index(pcb->netif_idx);
 800eb44:	f7fc fb50 	bl	800b1e8 <netif_get_by_index>
  if (netif == NULL) {
 800eb48:	2800      	cmp	r0, #0
 800eb4a:	d1e9      	bne.n	800eb20 <tcp_output_control_segment+0x1c>
    err = ERR_RTE;
 800eb4c:	f06f 0403 	mvn.w	r4, #3
 800eb50:	e7f2      	b.n	800eb38 <tcp_output_control_segment+0x34>
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800eb52:	4b07      	ldr	r3, [pc, #28]	@ (800eb70 <tcp_output_control_segment+0x6c>)
 800eb54:	f240 7287 	movw	r2, #1927	@ 0x787
 800eb58:	4906      	ldr	r1, [pc, #24]	@ (800eb74 <tcp_output_control_segment+0x70>)
 800eb5a:	4807      	ldr	r0, [pc, #28]	@ (800eb78 <tcp_output_control_segment+0x74>)
 800eb5c:	f003 fa3e 	bl	8011fdc <iprintf>
 800eb60:	e7d7      	b.n	800eb12 <tcp_output_control_segment+0xe>
    return ip_route(src, dst);
 800eb62:	4630      	mov	r0, r6
 800eb64:	f002 fa08 	bl	8010f78 <ip4_route>
  if (netif == NULL) {
 800eb68:	2800      	cmp	r0, #0
 800eb6a:	d0ef      	beq.n	800eb4c <tcp_output_control_segment+0x48>
      ttl = TCP_TTL;
 800eb6c:	23ff      	movs	r3, #255	@ 0xff
 800eb6e:	e7d9      	b.n	800eb24 <tcp_output_control_segment+0x20>
 800eb70:	08014ac4 	.word	0x08014ac4
 800eb74:	08014be0 	.word	0x08014be0
 800eb78:	08012edc 	.word	0x08012edc

0800eb7c <tcp_write>:
{
 800eb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 800eb80:	2400      	movs	r4, #0
{
 800eb82:	b091      	sub	sp, #68	@ 0x44
 800eb84:	9107      	str	r1, [sp, #28]
 800eb86:	9309      	str	r3, [sp, #36]	@ 0x24
  u16_t oversize = 0;
 800eb88:	f8ad 403e 	strh.w	r4, [sp, #62]	@ 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800eb8c:	2800      	cmp	r0, #0
 800eb8e:	f000 82dc 	beq.w	800f14a <tcp_write+0x5ce>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 800eb92:	f8b0 a062 	ldrh.w	sl, [r0, #98]	@ 0x62
 800eb96:	4691      	mov	r9, r2
 800eb98:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 800eb9a:	4680      	mov	r8, r0
 800eb9c:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
 800eba0:	459a      	cmp	sl, r3
 800eba2:	4652      	mov	r2, sl
 800eba4:	bf28      	it	cs
 800eba6:	461a      	movcs	r2, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 800eba8:	2a00      	cmp	r2, #0
 800ebaa:	bf08      	it	eq
 800ebac:	461a      	moveq	r2, r3
 800ebae:	9205      	str	r2, [sp, #20]
  LWIP_ASSERT_CORE_LOCKED();
 800ebb0:	f7f9 f888 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800ebb4:	9b07      	ldr	r3, [sp, #28]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	f000 82bd 	beq.w	800f136 <tcp_write+0x5ba>
  if ((pcb->state != ESTABLISHED) &&
 800ebbc:	f898 3014 	ldrb.w	r3, [r8, #20]
      (pcb->state != CLOSE_WAIT) &&
 800ebc0:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 800ebc2:	2a02      	cmp	r2, #2
 800ebc4:	d902      	bls.n	800ebcc <tcp_write+0x50>
 800ebc6:	2b07      	cmp	r3, #7
 800ebc8:	f040 824d 	bne.w	800f066 <tcp_write+0x4ea>
  } else if (len == 0) {
 800ebcc:	f1b9 0f00 	cmp.w	r9, #0
 800ebd0:	d05b      	beq.n	800ec8a <tcp_write+0x10e>
  if (len > pcb->snd_buf) {
 800ebd2:	f8b8 3064 	ldrh.w	r3, [r8, #100]	@ 0x64
 800ebd6:	454b      	cmp	r3, r9
 800ebd8:	f0c0 8290 	bcc.w	800f0fc <tcp_write+0x580>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 800ebdc:	f8b8 5066 	ldrh.w	r5, [r8, #102]	@ 0x66
 800ebe0:	2d0f      	cmp	r5, #15
 800ebe2:	f200 828b 	bhi.w	800f0fc <tcp_write+0x580>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800ebe6:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
  if (pcb->snd_queuelen != 0) {
 800ebea:	2d00      	cmp	r5, #0
 800ebec:	d043      	beq.n	800ec76 <tcp_write+0xfa>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800ebee:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	f000 81db 	beq.w	800efae <tcp_write+0x432>
  if (pcb->unsent != NULL) {
 800ebf8:	2f00      	cmp	r7, #0
 800ebfa:	f000 81c6 	beq.w	800ef8a <tcp_write+0x40e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ebfe:	463b      	mov	r3, r7
 800ec00:	683f      	ldr	r7, [r7, #0]
 800ec02:	2f00      	cmp	r7, #0
 800ec04:	d1fb      	bne.n	800ebfe <tcp_write+0x82>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800ec06:	7a9c      	ldrb	r4, [r3, #10]
 800ec08:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec0a:	00a4      	lsls	r4, r4, #2
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800ec0c:	891b      	ldrh	r3, [r3, #8]
 800ec0e:	9905      	ldr	r1, [sp, #20]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800ec10:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800ec14:	191a      	adds	r2, r3, r4
 800ec16:	4291      	cmp	r1, r2
 800ec18:	f2c0 81eb 	blt.w	800eff2 <tcp_write+0x476>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800ec1c:	9a05      	ldr	r2, [sp, #20]
 800ec1e:	eba2 0b04 	sub.w	fp, r2, r4
 800ec22:	ebab 0b03 	sub.w	fp, fp, r3
    oversize = pcb->unsent_oversize;
 800ec26:	f8b8 3068 	ldrh.w	r3, [r8, #104]	@ 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 800ec2a:	fa1f fb8b 	uxth.w	fp, fp
    oversize = pcb->unsent_oversize;
 800ec2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec30:	f8ad 303e 	strh.w	r3, [sp, #62]	@ 0x3e
    if (oversize > 0) {
 800ec34:	b383      	cbz	r3, 800ec98 <tcp_write+0x11c>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800ec36:	455b      	cmp	r3, fp
 800ec38:	f200 81cb 	bhi.w	800efd2 <tcp_write+0x456>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800ec3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec3e:	454b      	cmp	r3, r9
 800ec40:	461c      	mov	r4, r3
 800ec42:	bf28      	it	cs
 800ec44:	464c      	movcs	r4, r9
 800ec46:	455c      	cmp	r4, fp
 800ec48:	bf28      	it	cs
 800ec4a:	465c      	movcs	r4, fp
      oversize -= oversize_used;
 800ec4c:	1b1b      	subs	r3, r3, r4
 800ec4e:	b29b      	uxth	r3, r3
 800ec50:	f8ad 303e 	strh.w	r3, [sp, #62]	@ 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800ec54:	b143      	cbz	r3, 800ec68 <tcp_write+0xec>
 800ec56:	45a1      	cmp	r9, r4
 800ec58:	d006      	beq.n	800ec68 <tcp_write+0xec>
 800ec5a:	4bae      	ldr	r3, [pc, #696]	@ (800ef14 <tcp_write+0x398>)
 800ec5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ec60:	49ad      	ldr	r1, [pc, #692]	@ (800ef18 <tcp_write+0x39c>)
 800ec62:	48ae      	ldr	r0, [pc, #696]	@ (800ef1c <tcp_write+0x3a0>)
 800ec64:	f003 f9ba 	bl	8011fdc <iprintf>
      space -= oversize_used;
 800ec68:	ebab 0b04 	sub.w	fp, fp, r4
 800ec6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
      pos += oversize_used;
 800ec6e:	940a      	str	r4, [sp, #40]	@ 0x28
      space -= oversize_used;
 800ec70:	fa1f fb8b 	uxth.w	fp, fp
 800ec74:	e011      	b.n	800ec9a <tcp_write+0x11e>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	f000 8182 	beq.w	800ef80 <tcp_write+0x404>
 800ec7c:	4ba5      	ldr	r3, [pc, #660]	@ (800ef14 <tcp_write+0x398>)
 800ec7e:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 800ec82:	49a7      	ldr	r1, [pc, #668]	@ (800ef20 <tcp_write+0x3a4>)
 800ec84:	48a5      	ldr	r0, [pc, #660]	@ (800ef1c <tcp_write+0x3a0>)
 800ec86:	f003 f9a9 	bl	8011fdc <iprintf>
  if (pcb->unsent != NULL) {
 800ec8a:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
  queuelen = pcb->snd_queuelen;
 800ec8e:	f8b8 5066 	ldrh.w	r5, [r8, #102]	@ 0x66
  if (pcb->unsent != NULL) {
 800ec92:	2f00      	cmp	r7, #0
 800ec94:	d1b3      	bne.n	800ebfe <tcp_write+0x82>
 800ec96:	e178      	b.n	800ef8a <tcp_write+0x40e>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800ec98:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800ec9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec9c:	454b      	cmp	r3, r9
 800ec9e:	d23b      	bcs.n	800ed18 <tcp_write+0x19c>
 800eca0:	f1bb 0f00 	cmp.w	fp, #0
 800eca4:	d038      	beq.n	800ed18 <tcp_write+0x19c>
 800eca6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800eca8:	8912      	ldrh	r2, [r2, #8]
 800ecaa:	920d      	str	r2, [sp, #52]	@ 0x34
 800ecac:	2a00      	cmp	r2, #0
 800ecae:	f000 817a 	beq.w	800efa6 <tcp_write+0x42a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 800ecb2:	eba9 0603 	sub.w	r6, r9, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ecb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 800ecb8:	455e      	cmp	r6, fp
 800ecba:	bfa8      	it	ge
 800ecbc:	465e      	movge	r6, fp
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ecbe:	07d9      	lsls	r1, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 800ecc0:	b2b4      	uxth	r4, r6
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800ecc2:	f100 81d3 	bmi.w	800f06c <tcp_write+0x4f0>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 800ecc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecc8:	685a      	ldr	r2, [r3, #4]
 800ecca:	4613      	mov	r3, r2
 800eccc:	6812      	ldr	r2, [r2, #0]
 800ecce:	2a00      	cmp	r2, #0
 800ecd0:	d1fb      	bne.n	800ecca <tcp_write+0x14e>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800ecd2:	920c      	str	r2, [sp, #48]	@ 0x30
 800ecd4:	7b1a      	ldrb	r2, [r3, #12]
 800ecd6:	2a3f      	cmp	r2, #63	@ 0x3f
 800ecd8:	d806      	bhi.n	800ece8 <tcp_write+0x16c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 800ecda:	895a      	ldrh	r2, [r3, #10]
 800ecdc:	685b      	ldr	r3, [r3, #4]
 800ecde:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800ece0:	9a07      	ldr	r2, [sp, #28]
 800ece2:	429a      	cmp	r2, r3
 800ece4:	f000 81ba 	beq.w	800f05c <tcp_write+0x4e0>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 800ece8:	2201      	movs	r2, #1
 800ecea:	4621      	mov	r1, r4
 800ecec:	2000      	movs	r0, #0
 800ecee:	f7fc fbf5 	bl	800b4dc <pbuf_alloc>
 800ecf2:	900c      	str	r0, [sp, #48]	@ 0x30
 800ecf4:	2800      	cmp	r0, #0
 800ecf6:	f000 8232 	beq.w	800f15e <tcp_write+0x5e2>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 800ecfa:	9b07      	ldr	r3, [sp, #28]
 800ecfc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ecfe:	440b      	add	r3, r1
 800ed00:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 800ed02:	f7fc fce9 	bl	800b6d8 <pbuf_clen>
 800ed06:	1943      	adds	r3, r0, r5
 800ed08:	b29d      	uxth	r5, r3
  u16_t extendlen = 0;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	930d      	str	r3, [sp, #52]	@ 0x34
      pos += seglen;
 800ed0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed10:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ed12:	1919      	adds	r1, r3, r4
 800ed14:	b28c      	uxth	r4, r1
 800ed16:	e003      	b.n	800ed20 <tcp_write+0x1a4>
  struct pbuf *concat_p = NULL;
 800ed18:	2300      	movs	r3, #0
 800ed1a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ed1c:	930c      	str	r3, [sp, #48]	@ 0x30
  u16_t extendlen = 0;
 800ed1e:	930d      	str	r3, [sp, #52]	@ 0x34
  while (pos < len) {
 800ed20:	45a1      	cmp	r9, r4
 800ed22:	f240 8083 	bls.w	800ee2c <tcp_write+0x2b0>
 800ed26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800ed28:	2700      	movs	r7, #0
 800ed2a:	f003 0301 	and.w	r3, r3, #1
 800ed2e:	46bb      	mov	fp, r7
 800ed30:	9308      	str	r3, [sp, #32]
 800ed32:	e03f      	b.n	800edb4 <tcp_write+0x238>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800ed34:	f8bd 303e 	ldrh.w	r3, [sp, #62]	@ 0x3e
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	f040 80d2 	bne.w	800eee2 <tcp_write+0x366>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 800ed3e:	2201      	movs	r2, #1
 800ed40:	4651      	mov	r1, sl
 800ed42:	2036      	movs	r0, #54	@ 0x36
 800ed44:	f7fc fbca 	bl	800b4dc <pbuf_alloc>
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	f000 80f1 	beq.w	800ef30 <tcp_write+0x3b4>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800ed4e:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ed50:	2100      	movs	r1, #0
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800ed52:	9006      	str	r0, [sp, #24]
 800ed54:	4422      	add	r2, r4
 800ed56:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ed58:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800ed5c:	2036      	movs	r0, #54	@ 0x36
 800ed5e:	f7fc fbbd 	bl	800b4dc <pbuf_alloc>
 800ed62:	9b06      	ldr	r3, [sp, #24]
 800ed64:	4606      	mov	r6, r0
 800ed66:	2800      	cmp	r0, #0
 800ed68:	f000 814d 	beq.w	800f006 <tcp_write+0x48a>
      pbuf_cat(p/*header*/, p2/*data*/);
 800ed6c:	4619      	mov	r1, r3
 800ed6e:	f7fc fcdb 	bl	800b728 <pbuf_cat>
    queuelen += pbuf_clen(p);
 800ed72:	4630      	mov	r0, r6
 800ed74:	f7fc fcb0 	bl	800b6d8 <pbuf_clen>
 800ed78:	4428      	add	r0, r5
 800ed7a:	b285      	uxth	r5, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800ed7c:	2d10      	cmp	r5, #16
 800ed7e:	d849      	bhi.n	800ee14 <tcp_write+0x298>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800ed80:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
 800ed84:	2200      	movs	r2, #0
 800ed86:	4631      	mov	r1, r6
 800ed88:	4640      	mov	r0, r8
 800ed8a:	4423      	add	r3, r4
 800ed8c:	9200      	str	r2, [sp, #0]
 800ed8e:	f7ff fdd5 	bl	800e93c <tcp_create_segment>
 800ed92:	4606      	mov	r6, r0
 800ed94:	2800      	cmp	r0, #0
 800ed96:	f000 80cb 	beq.w	800ef30 <tcp_write+0x3b4>
    if (queue == NULL) {
 800ed9a:	f1bb 0f00 	cmp.w	fp, #0
 800ed9e:	d03e      	beq.n	800ee1e <tcp_write+0x2a2>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800eda0:	2f00      	cmp	r7, #0
 800eda2:	f000 80a6 	beq.w	800eef2 <tcp_write+0x376>
    pos += seglen;
 800eda6:	44a2      	add	sl, r4
      prev_seg->next = seg;
 800eda8:	603e      	str	r6, [r7, #0]
    pos += seglen;
 800edaa:	fa1f f48a 	uxth.w	r4, sl
  while (pos < len) {
 800edae:	45a1      	cmp	r9, r4
 800edb0:	d93b      	bls.n	800ee2a <tcp_write+0x2ae>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800edb2:	4637      	mov	r7, r6
    u16_t left = len - pos;
 800edb4:	eba9 0a04 	sub.w	sl, r9, r4
    u16_t seglen = LWIP_MIN(left, max_len);
 800edb8:	9b05      	ldr	r3, [sp, #20]
 800edba:	fa1f fa8a 	uxth.w	sl, sl
 800edbe:	459a      	cmp	sl, r3
 800edc0:	bf28      	it	cs
 800edc2:	469a      	movcs	sl, r3
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800edc4:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 800edc6:	fa1f fa8a 	uxth.w	sl, sl
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d0b2      	beq.n	800ed34 <tcp_write+0x1b8>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 800edce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edd0:	4651      	mov	r1, sl
 800edd2:	9a05      	ldr	r2, [sp, #20]
 800edd4:	2036      	movs	r0, #54	@ 0x36
 800edd6:	e9cd 8300 	strd	r8, r3, [sp]
 800edda:	fabb f38b 	clz	r3, fp
 800edde:	095b      	lsrs	r3, r3, #5
 800ede0:	9302      	str	r3, [sp, #8]
 800ede2:	f10d 033e 	add.w	r3, sp, #62	@ 0x3e
 800ede6:	f7ff fd53 	bl	800e890 <tcp_pbuf_prealloc>
 800edea:	4606      	mov	r6, r0
 800edec:	2800      	cmp	r0, #0
 800edee:	f000 809f 	beq.w	800ef30 <tcp_write+0x3b4>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800edf2:	8943      	ldrh	r3, [r0, #10]
 800edf4:	4553      	cmp	r3, sl
 800edf6:	f0c0 8084 	bcc.w	800ef02 <tcp_write+0x386>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 800edfa:	9b07      	ldr	r3, [sp, #28]
 800edfc:	4652      	mov	r2, sl
 800edfe:	6870      	ldr	r0, [r6, #4]
 800ee00:	1919      	adds	r1, r3, r4
 800ee02:	f003 fa1c 	bl	801223e <memcpy>
    queuelen += pbuf_clen(p);
 800ee06:	4630      	mov	r0, r6
 800ee08:	f7fc fc66 	bl	800b6d8 <pbuf_clen>
 800ee0c:	4428      	add	r0, r5
 800ee0e:	b285      	uxth	r5, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800ee10:	2d10      	cmp	r5, #16
 800ee12:	d9b5      	bls.n	800ed80 <tcp_write+0x204>
      pbuf_free(p);
 800ee14:	4630      	mov	r0, r6
 800ee16:	465f      	mov	r7, fp
 800ee18:	f7fc faf0 	bl	800b3fc <pbuf_free>
      goto memerr;
 800ee1c:	e089      	b.n	800ef32 <tcp_write+0x3b6>
    pos += seglen;
 800ee1e:	44a2      	add	sl, r4
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800ee20:	4683      	mov	fp, r0
    pos += seglen;
 800ee22:	fa1f f48a 	uxth.w	r4, sl
  while (pos < len) {
 800ee26:	45a1      	cmp	r9, r4
 800ee28:	d8c3      	bhi.n	800edb2 <tcp_write+0x236>
 800ee2a:	465f      	mov	r7, fp
  if (oversize_used > 0) {
 800ee2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  pcb->unsent_oversize = oversize;
 800ee2e:	f8bd a03e 	ldrh.w	sl, [sp, #62]	@ 0x3e
  if (oversize_used > 0) {
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	f000 80ec 	beq.w	800f010 <tcp_write+0x494>
    for (p = last_unsent->p; p; p = p->next) {
 800ee38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee3a:	685c      	ldr	r4, [r3, #4]
 800ee3c:	b1d4      	cbz	r4, 800ee74 <tcp_write+0x2f8>
      p->tot_len += oversize_used;
 800ee3e:	8923      	ldrh	r3, [r4, #8]
 800ee40:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
      if (p->next == NULL) {
 800ee44:	6821      	ldr	r1, [r4, #0]
      p->tot_len += oversize_used;
 800ee46:	445b      	add	r3, fp
 800ee48:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 800ee4a:	b131      	cbz	r1, 800ee5a <tcp_write+0x2de>
      pos += seglen;
 800ee4c:	460c      	mov	r4, r1
      p->tot_len += oversize_used;
 800ee4e:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 800ee50:	6821      	ldr	r1, [r4, #0]
      p->tot_len += oversize_used;
 800ee52:	445b      	add	r3, fp
 800ee54:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 800ee56:	2900      	cmp	r1, #0
 800ee58:	d1f8      	bne.n	800ee4c <tcp_write+0x2d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 800ee5a:	8963      	ldrh	r3, [r4, #10]
 800ee5c:	465a      	mov	r2, fp
 800ee5e:	6860      	ldr	r0, [r4, #4]
 800ee60:	9907      	ldr	r1, [sp, #28]
 800ee62:	4418      	add	r0, r3
 800ee64:	f003 f9eb 	bl	801223e <memcpy>
        p->len += oversize_used;
 800ee68:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800ee6a:	6821      	ldr	r1, [r4, #0]
        p->len += oversize_used;
 800ee6c:	445b      	add	r3, fp
 800ee6e:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800ee70:	2900      	cmp	r1, #0
 800ee72:	d1eb      	bne.n	800ee4c <tcp_write+0x2d0>
    last_unsent->len += oversize_used;
 800ee74:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ee76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ee78:	8913      	ldrh	r3, [r2, #8]
 800ee7a:	4419      	add	r1, r3
  if (concat_p != NULL) {
 800ee7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    last_unsent->len += oversize_used;
 800ee7e:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 800ee80:	f8a8 a068 	strh.w	sl, [r8, #104]	@ 0x68
  if (concat_p != NULL) {
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	f000 810a 	beq.w	800f09e <tcp_write+0x522>
    pbuf_cat(last_unsent->p, concat_p);
 800ee8a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ee8c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ee90:	6860      	ldr	r0, [r4, #4]
 800ee92:	4651      	mov	r1, sl
 800ee94:	f7fc fc48 	bl	800b728 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 800ee98:	f8ba 2008 	ldrh.w	r2, [sl, #8]
 800ee9c:	8923      	ldrh	r3, [r4, #8]
 800ee9e:	4413      	add	r3, r2
 800eea0:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 800eea2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eea4:	601f      	str	r7, [r3, #0]
  pcb->snd_lbb += len;
 800eea6:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
  pcb->snd_queuelen = queuelen;
 800eeaa:	f8a8 5066 	strh.w	r5, [r8, #102]	@ 0x66
  pcb->snd_lbb += len;
 800eeae:	444b      	add	r3, r9
 800eeb0:	f8c8 305c 	str.w	r3, [r8, #92]	@ 0x5c
  pcb->snd_buf -= len;
 800eeb4:	f8b8 3064 	ldrh.w	r3, [r8, #100]	@ 0x64
 800eeb8:	eba3 0309 	sub.w	r3, r3, r9
 800eebc:	f8a8 3064 	strh.w	r3, [r8, #100]	@ 0x64
  if (pcb->snd_queuelen != 0) {
 800eec0:	b125      	cbz	r5, 800eecc <tcp_write+0x350>
    LWIP_ASSERT("tcp_write: valid queue length",
 800eec2:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	f000 80bb 	beq.w	800f042 <tcp_write+0x4c6>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 800eecc:	b12e      	cbz	r6, 800eeda <tcp_write+0x35e>
 800eece:	68f3      	ldr	r3, [r6, #12]
 800eed0:	b11b      	cbz	r3, 800eeda <tcp_write+0x35e>
 800eed2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eed4:	0792      	lsls	r2, r2, #30
 800eed6:	f140 80ac 	bpl.w	800f032 <tcp_write+0x4b6>
  return ERR_OK;
 800eeda:	2000      	movs	r0, #0
}
 800eedc:	b011      	add	sp, #68	@ 0x44
 800eede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800eee2:	4b0c      	ldr	r3, [pc, #48]	@ (800ef14 <tcp_write+0x398>)
 800eee4:	f240 2271 	movw	r2, #625	@ 0x271
 800eee8:	490e      	ldr	r1, [pc, #56]	@ (800ef24 <tcp_write+0x3a8>)
 800eeea:	480c      	ldr	r0, [pc, #48]	@ (800ef1c <tcp_write+0x3a0>)
 800eeec:	f003 f876 	bl	8011fdc <iprintf>
 800eef0:	e725      	b.n	800ed3e <tcp_write+0x1c2>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800eef2:	4b08      	ldr	r3, [pc, #32]	@ (800ef14 <tcp_write+0x398>)
 800eef4:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800eef8:	490b      	ldr	r1, [pc, #44]	@ (800ef28 <tcp_write+0x3ac>)
 800eefa:	4808      	ldr	r0, [pc, #32]	@ (800ef1c <tcp_write+0x3a0>)
 800eefc:	f003 f86e 	bl	8011fdc <iprintf>
 800ef00:	e751      	b.n	800eda6 <tcp_write+0x22a>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800ef02:	4b04      	ldr	r3, [pc, #16]	@ (800ef14 <tcp_write+0x398>)
 800ef04:	f240 2266 	movw	r2, #614	@ 0x266
 800ef08:	4908      	ldr	r1, [pc, #32]	@ (800ef2c <tcp_write+0x3b0>)
 800ef0a:	4804      	ldr	r0, [pc, #16]	@ (800ef1c <tcp_write+0x3a0>)
 800ef0c:	f003 f866 	bl	8011fdc <iprintf>
 800ef10:	e773      	b.n	800edfa <tcp_write+0x27e>
 800ef12:	bf00      	nop
 800ef14:	08014ac4 	.word	0x08014ac4
 800ef18:	08014d00 	.word	0x08014d00
 800ef1c:	08012edc 	.word	0x08012edc
 800ef20:	08014c94 	.word	0x08014c94
 800ef24:	08014dbc 	.word	0x08014dbc
 800ef28:	08014dcc 	.word	0x08014dcc
 800ef2c:	08014d7c 	.word	0x08014d7c
 800ef30:	465f      	mov	r7, fp
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800ef32:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800ef36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef3a:	f8a8 301a 	strh.w	r3, [r8, #26]
  if (concat_p != NULL) {
 800ef3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef40:	b113      	cbz	r3, 800ef48 <tcp_write+0x3cc>
    pbuf_free(concat_p);
 800ef42:	4618      	mov	r0, r3
 800ef44:	f7fc fa5a 	bl	800b3fc <pbuf_free>
  if (queue != NULL) {
 800ef48:	b117      	cbz	r7, 800ef50 <tcp_write+0x3d4>
    tcp_segs_free(queue);
 800ef4a:	4638      	mov	r0, r7
 800ef4c:	f7fd f860 	bl	800c010 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 800ef50:	f8b8 3066 	ldrh.w	r3, [r8, #102]	@ 0x66
 800ef54:	b923      	cbnz	r3, 800ef60 <tcp_write+0x3e4>
  return ERR_MEM;
 800ef56:	f04f 30ff 	mov.w	r0, #4294967295
}
 800ef5a:	b011      	add	sp, #68	@ 0x44
 800ef5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800ef60:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d1f6      	bne.n	800ef56 <tcp_write+0x3da>
 800ef68:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d1f2      	bne.n	800ef56 <tcp_write+0x3da>
 800ef70:	4b7e      	ldr	r3, [pc, #504]	@ (800f16c <tcp_write+0x5f0>)
 800ef72:	f240 3227 	movw	r2, #807	@ 0x327
 800ef76:	497e      	ldr	r1, [pc, #504]	@ (800f170 <tcp_write+0x5f4>)
 800ef78:	487e      	ldr	r0, [pc, #504]	@ (800f174 <tcp_write+0x5f8>)
 800ef7a:	f003 f82f 	bl	8011fdc <iprintf>
 800ef7e:	e7ea      	b.n	800ef56 <tcp_write+0x3da>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800ef80:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	f47f ae79 	bne.w	800ec7c <tcp_write+0x100>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800ef8a:	f8b8 3068 	ldrh.w	r3, [r8, #104]	@ 0x68
 800ef8e:	bb43      	cbnz	r3, 800efe2 <tcp_write+0x466>
  while (pos < len) {
 800ef90:	f1b9 0f00 	cmp.w	r9, #0
 800ef94:	f000 80c8 	beq.w	800f128 <tcp_write+0x5ac>
 800ef98:	2300      	movs	r3, #0
 800ef9a:	461c      	mov	r4, r3
 800ef9c:	930d      	str	r3, [sp, #52]	@ 0x34
 800ef9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800efa0:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 800efa4:	e6bf      	b.n	800ed26 <tcp_write+0x1aa>
  struct pbuf *concat_p = NULL;
 800efa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800efa8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800efaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800efac:	e6bb      	b.n	800ed26 <tcp_write+0x1aa>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800efae:	2f00      	cmp	r7, #0
 800efb0:	f47f ae25 	bne.w	800ebfe <tcp_write+0x82>
 800efb4:	4b6d      	ldr	r3, [pc, #436]	@ (800f16c <tcp_write+0x5f0>)
 800efb6:	f240 1255 	movw	r2, #341	@ 0x155
 800efba:	496f      	ldr	r1, [pc, #444]	@ (800f178 <tcp_write+0x5fc>)
 800efbc:	486d      	ldr	r0, [pc, #436]	@ (800f174 <tcp_write+0x5f8>)
 800efbe:	f003 f80d 	bl	8011fdc <iprintf>
  if (pcb->unsent != NULL) {
 800efc2:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
  queuelen = pcb->snd_queuelen;
 800efc6:	f8b8 5066 	ldrh.w	r5, [r8, #102]	@ 0x66
  if (pcb->unsent != NULL) {
 800efca:	2f00      	cmp	r7, #0
 800efcc:	f47f ae17 	bne.w	800ebfe <tcp_write+0x82>
 800efd0:	e7db      	b.n	800ef8a <tcp_write+0x40e>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800efd2:	4b66      	ldr	r3, [pc, #408]	@ (800f16c <tcp_write+0x5f0>)
 800efd4:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 800efd8:	4968      	ldr	r1, [pc, #416]	@ (800f17c <tcp_write+0x600>)
 800efda:	4866      	ldr	r0, [pc, #408]	@ (800f174 <tcp_write+0x5f8>)
 800efdc:	f002 fffe 	bl	8011fdc <iprintf>
 800efe0:	e62c      	b.n	800ec3c <tcp_write+0xc0>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800efe2:	4b62      	ldr	r3, [pc, #392]	@ (800f16c <tcp_write+0x5f0>)
 800efe4:	f240 224a 	movw	r2, #586	@ 0x24a
 800efe8:	4965      	ldr	r1, [pc, #404]	@ (800f180 <tcp_write+0x604>)
 800efea:	4862      	ldr	r0, [pc, #392]	@ (800f174 <tcp_write+0x5f8>)
 800efec:	f002 fff6 	bl	8011fdc <iprintf>
 800eff0:	e7ce      	b.n	800ef90 <tcp_write+0x414>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800eff2:	4b5e      	ldr	r3, [pc, #376]	@ (800f16c <tcp_write+0x5f0>)
 800eff4:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800eff8:	4962      	ldr	r1, [pc, #392]	@ (800f184 <tcp_write+0x608>)
 800effa:	485e      	ldr	r0, [pc, #376]	@ (800f174 <tcp_write+0x5f8>)
 800effc:	f002 ffee 	bl	8011fdc <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800f000:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f002:	891b      	ldrh	r3, [r3, #8]
 800f004:	e60a      	b.n	800ec1c <tcp_write+0xa0>
        pbuf_free(p2);
 800f006:	4618      	mov	r0, r3
 800f008:	465f      	mov	r7, fp
 800f00a:	f7fc f9f7 	bl	800b3fc <pbuf_free>
        goto memerr;
 800f00e:	e790      	b.n	800ef32 <tcp_write+0x3b6>
  if (concat_p != NULL) {
 800f010:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
  pcb->unsent_oversize = oversize;
 800f012:	f8a8 a068 	strh.w	sl, [r8, #104]	@ 0x68
  if (concat_p != NULL) {
 800f016:	2b00      	cmp	r3, #0
 800f018:	d061      	beq.n	800f0de <tcp_write+0x562>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 800f01a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	f47f af34 	bne.w	800ee8a <tcp_write+0x30e>
 800f022:	4b52      	ldr	r3, [pc, #328]	@ (800f16c <tcp_write+0x5f0>)
 800f024:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 800f028:	4957      	ldr	r1, [pc, #348]	@ (800f188 <tcp_write+0x60c>)
 800f02a:	4852      	ldr	r0, [pc, #328]	@ (800f174 <tcp_write+0x5f8>)
 800f02c:	f002 ffd6 	bl	8011fdc <iprintf>
 800f030:	e72b      	b.n	800ee8a <tcp_write+0x30e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800f032:	899c      	ldrh	r4, [r3, #12]
 800f034:	2008      	movs	r0, #8
 800f036:	f7fb fb0d 	bl	800a654 <lwip_htons>
 800f03a:	68f3      	ldr	r3, [r6, #12]
 800f03c:	4304      	orrs	r4, r0
 800f03e:	819c      	strh	r4, [r3, #12]
 800f040:	e74b      	b.n	800eeda <tcp_write+0x35e>
    LWIP_ASSERT("tcp_write: valid queue length",
 800f042:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800f046:	2b00      	cmp	r3, #0
 800f048:	f47f af40 	bne.w	800eecc <tcp_write+0x350>
 800f04c:	4b47      	ldr	r3, [pc, #284]	@ (800f16c <tcp_write+0x5f0>)
 800f04e:	f240 3212 	movw	r2, #786	@ 0x312
 800f052:	4947      	ldr	r1, [pc, #284]	@ (800f170 <tcp_write+0x5f4>)
 800f054:	4847      	ldr	r0, [pc, #284]	@ (800f174 <tcp_write+0x5f8>)
 800f056:	f002 ffc1 	bl	8011fdc <iprintf>
 800f05a:	e737      	b.n	800eecc <tcp_write+0x350>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f05c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d15a      	bne.n	800f118 <tcp_write+0x59c>
          extendlen = seglen;
 800f062:	940d      	str	r4, [sp, #52]	@ 0x34
 800f064:	e653      	b.n	800ed0e <tcp_write+0x192>
    return ERR_CONN;
 800f066:	f06f 000a 	mvn.w	r0, #10
 800f06a:	e737      	b.n	800eedc <tcp_write+0x360>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 800f06c:	e9cd 8300 	strd	r8, r3, [sp]
 800f070:	2301      	movs	r3, #1
 800f072:	465a      	mov	r2, fp
 800f074:	4621      	mov	r1, r4
 800f076:	2000      	movs	r0, #0
 800f078:	9302      	str	r3, [sp, #8]
 800f07a:	f10d 033e 	add.w	r3, sp, #62	@ 0x3e
 800f07e:	f7ff fc07 	bl	800e890 <tcp_pbuf_prealloc>
 800f082:	4603      	mov	r3, r0
 800f084:	900c      	str	r0, [sp, #48]	@ 0x30
 800f086:	2800      	cmp	r0, #0
 800f088:	d069      	beq.n	800f15e <tcp_write+0x5e2>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 800f08a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f08c:	461e      	mov	r6, r3
 800f08e:	9907      	ldr	r1, [sp, #28]
 800f090:	4622      	mov	r2, r4
 800f092:	4401      	add	r1, r0
 800f094:	6858      	ldr	r0, [r3, #4]
 800f096:	f003 f8d2 	bl	801223e <memcpy>
        queuelen += pbuf_clen(concat_p);
 800f09a:	4630      	mov	r0, r6
 800f09c:	e631      	b.n	800ed02 <tcp_write+0x186>
  } else if (extendlen > 0) {
 800f09e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	f43f aefe 	beq.w	800eea2 <tcp_write+0x326>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f0a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0a8:	6859      	ldr	r1, [r3, #4]
 800f0aa:	b1e9      	cbz	r1, 800f0e8 <tcp_write+0x56c>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f0ac:	680a      	ldr	r2, [r1, #0]
 800f0ae:	2a00      	cmp	r2, #0
 800f0b0:	d053      	beq.n	800f15a <tcp_write+0x5de>
 800f0b2:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800f0b4:	e000      	b.n	800f0b8 <tcp_write+0x53c>
 800f0b6:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 800f0b8:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f0ba:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 800f0bc:	4423      	add	r3, r4
 800f0be:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f0c0:	4611      	mov	r1, r2
 800f0c2:	2800      	cmp	r0, #0
 800f0c4:	d1f7      	bne.n	800f0b6 <tcp_write+0x53a>
    p->tot_len += extendlen;
 800f0c6:	8913      	ldrh	r3, [r2, #8]
 800f0c8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f0ca:	440b      	add	r3, r1
 800f0cc:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 800f0ce:	8953      	ldrh	r3, [r2, #10]
 800f0d0:	440b      	add	r3, r1
 800f0d2:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 800f0d4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f0d6:	8913      	ldrh	r3, [r2, #8]
 800f0d8:	440b      	add	r3, r1
 800f0da:	8113      	strh	r3, [r2, #8]
  if (last_unsent == NULL) {
 800f0dc:	e6e1      	b.n	800eea2 <tcp_write+0x326>
  } else if (extendlen > 0) {
 800f0de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f0e0:	b19b      	cbz	r3, 800f10a <tcp_write+0x58e>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f0e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d1de      	bne.n	800f0a6 <tcp_write+0x52a>
 800f0e8:	4b20      	ldr	r3, [pc, #128]	@ (800f16c <tcp_write+0x5f0>)
 800f0ea:	f240 22e6 	movw	r2, #742	@ 0x2e6
 800f0ee:	4927      	ldr	r1, [pc, #156]	@ (800f18c <tcp_write+0x610>)
 800f0f0:	4820      	ldr	r0, [pc, #128]	@ (800f174 <tcp_write+0x5f8>)
 800f0f2:	f002 ff73 	bl	8011fdc <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f0f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0f8:	6859      	ldr	r1, [r3, #4]
 800f0fa:	e7d7      	b.n	800f0ac <tcp_write+0x530>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f0fc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f104:	f8a8 301a 	strh.w	r3, [r8, #26]
  if (err != ERR_OK) {
 800f108:	e725      	b.n	800ef56 <tcp_write+0x3da>
  if (last_unsent == NULL) {
 800f10a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	f47f aec8 	bne.w	800eea2 <tcp_write+0x326>
    pcb->unsent = queue;
 800f112:	f8c8 706c 	str.w	r7, [r8, #108]	@ 0x6c
 800f116:	e6c6      	b.n	800eea6 <tcp_write+0x32a>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f118:	4b14      	ldr	r3, [pc, #80]	@ (800f16c <tcp_write+0x5f0>)
 800f11a:	f240 2231 	movw	r2, #561	@ 0x231
 800f11e:	491c      	ldr	r1, [pc, #112]	@ (800f190 <tcp_write+0x614>)
 800f120:	4814      	ldr	r0, [pc, #80]	@ (800f174 <tcp_write+0x5f8>)
 800f122:	f002 ff5b 	bl	8011fdc <iprintf>
 800f126:	e79c      	b.n	800f062 <tcp_write+0x4e6>
  pcb->unsent_oversize = oversize;
 800f128:	f8bd 303e 	ldrh.w	r3, [sp, #62]	@ 0x3e
 800f12c:	464f      	mov	r7, r9
 800f12e:	464e      	mov	r6, r9
 800f130:	f8a8 3068 	strh.w	r3, [r8, #104]	@ 0x68
  if (concat_p != NULL) {
 800f134:	e7ed      	b.n	800f112 <tcp_write+0x596>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800f136:	4b0d      	ldr	r3, [pc, #52]	@ (800f16c <tcp_write+0x5f0>)
 800f138:	f240 12ad 	movw	r2, #429	@ 0x1ad
 800f13c:	4915      	ldr	r1, [pc, #84]	@ (800f194 <tcp_write+0x618>)
 800f13e:	480d      	ldr	r0, [pc, #52]	@ (800f174 <tcp_write+0x5f8>)
 800f140:	f002 ff4c 	bl	8011fdc <iprintf>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800f144:	f06f 000f 	mvn.w	r0, #15
 800f148:	e6c8      	b.n	800eedc <tcp_write+0x360>
 800f14a:	4b08      	ldr	r3, [pc, #32]	@ (800f16c <tcp_write+0x5f0>)
 800f14c:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 800f150:	4911      	ldr	r1, [pc, #68]	@ (800f198 <tcp_write+0x61c>)
 800f152:	4808      	ldr	r0, [pc, #32]	@ (800f174 <tcp_write+0x5f8>)
 800f154:	f002 ff42 	bl	8011fdc <iprintf>
 800f158:	e7f4      	b.n	800f144 <tcp_write+0x5c8>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f15a:	460a      	mov	r2, r1
 800f15c:	e7b3      	b.n	800f0c6 <tcp_write+0x54a>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f15e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 800f162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f166:	f8a8 301a 	strh.w	r3, [r8, #26]
  if (queue != NULL) {
 800f16a:	e6f1      	b.n	800ef50 <tcp_write+0x3d4>
 800f16c:	08014ac4 	.word	0x08014ac4
 800f170:	08014e50 	.word	0x08014e50
 800f174:	08012edc 	.word	0x08012edc
 800f178:	08014c58 	.word	0x08014c58
 800f17c:	08014ce0 	.word	0x08014ce0
 800f180:	08014d4c 	.word	0x08014d4c
 800f184:	08014cc8 	.word	0x08014cc8
 800f188:	08014de0 	.word	0x08014de0
 800f18c:	08014e18 	.word	0x08014e18
 800f190:	08014d20 	.word	0x08014d20
 800f194:	08014c24 	.word	0x08014c24
 800f198:	08014c0c 	.word	0x08014c0c

0800f19c <tcp_split_unsent_seg>:
{
 800f19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f1a0:	4606      	mov	r6, r0
{
 800f1a2:	b083      	sub	sp, #12
 800f1a4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f1a6:	2800      	cmp	r0, #0
 800f1a8:	f000 80ad 	beq.w	800f306 <tcp_split_unsent_seg+0x16a>
  useg = pcb->unsent;
 800f1ac:	6ef5      	ldr	r5, [r6, #108]	@ 0x6c
  if (useg == NULL) {
 800f1ae:	2d00      	cmp	r5, #0
 800f1b0:	f000 80b4 	beq.w	800f31c <tcp_split_unsent_seg+0x180>
  if (split == 0) {
 800f1b4:	2c00      	cmp	r4, #0
 800f1b6:	f000 80b4 	beq.w	800f322 <tcp_split_unsent_seg+0x186>
  if (useg->len <= split) {
 800f1ba:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800f1be:	45a0      	cmp	r8, r4
 800f1c0:	d97e      	bls.n	800f2c0 <tcp_split_unsent_seg+0x124>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f1c2:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
 800f1c4:	42a3      	cmp	r3, r4
 800f1c6:	f0c0 8084 	bcc.w	800f2d2 <tcp_split_unsent_seg+0x136>
  optflags = useg->flags;
 800f1ca:	f895 a00a 	ldrb.w	sl, [r5, #10]
  remainder = useg->len - split;
 800f1ce:	eba8 0904 	sub.w	r9, r8, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800f1d2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f1d6:	2036      	movs	r0, #54	@ 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800f1d8:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 800f1dc:	fa1f f989 	uxth.w	r9, r9
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800f1e0:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800f1e4:	eb0b 0109 	add.w	r1, fp, r9
 800f1e8:	b289      	uxth	r1, r1
 800f1ea:	f7fc f977 	bl	800b4dc <pbuf_alloc>
  if (p == NULL) {
 800f1ee:	4607      	mov	r7, r0
 800f1f0:	2800      	cmp	r0, #0
 800f1f2:	f000 8093 	beq.w	800f31c <tcp_split_unsent_seg+0x180>
  offset = useg->p->tot_len - useg->len + split;
 800f1f6:	6868      	ldr	r0, [r5, #4]
 800f1f8:	892a      	ldrh	r2, [r5, #8]
 800f1fa:	8903      	ldrh	r3, [r0, #8]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f1fc:	6879      	ldr	r1, [r7, #4]
  offset = useg->p->tot_len - useg->len + split;
 800f1fe:	1a9b      	subs	r3, r3, r2
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f200:	464a      	mov	r2, r9
 800f202:	4459      	add	r1, fp
  offset = useg->p->tot_len - useg->len + split;
 800f204:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f206:	b29b      	uxth	r3, r3
 800f208:	f7fc fbb8 	bl	800b97c <pbuf_copy_partial>
 800f20c:	4548      	cmp	r0, r9
 800f20e:	f040 8082 	bne.w	800f316 <tcp_split_unsent_seg+0x17a>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f212:	68eb      	ldr	r3, [r5, #12]
 800f214:	8998      	ldrh	r0, [r3, #12]
 800f216:	f7fb fa1d 	bl	800a654 <lwip_htons>
  if (split_flags & TCP_PSH) {
 800f21a:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f21e:	fa5f f980 	uxtb.w	r9, r0
  if (split_flags & TCP_PSH) {
 800f222:	d151      	bne.n	800f2c8 <tcp_split_unsent_seg+0x12c>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800f224:	f009 093f 	and.w	r9, r9, #63	@ 0x3f
  if (split_flags & TCP_FIN) {
 800f228:	f019 0f01 	tst.w	r9, #1
 800f22c:	d003      	beq.n	800f236 <tcp_split_unsent_seg+0x9a>
    split_flags &= ~TCP_FIN;
 800f22e:	f009 09fe 	and.w	r9, r9, #254	@ 0xfe
    remainder_flags |= TCP_FIN;
 800f232:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800f236:	68eb      	ldr	r3, [r5, #12]
 800f238:	6858      	ldr	r0, [r3, #4]
 800f23a:	f7fb fa0f 	bl	800a65c <lwip_htonl>
 800f23e:	f8cd a000 	str.w	sl, [sp]
 800f242:	1823      	adds	r3, r4, r0
 800f244:	465a      	mov	r2, fp
 800f246:	4639      	mov	r1, r7
 800f248:	4630      	mov	r0, r6
 800f24a:	f7ff fb77 	bl	800e93c <tcp_create_segment>
  if (seg == NULL) {
 800f24e:	4682      	mov	sl, r0
 800f250:	2800      	cmp	r0, #0
 800f252:	d060      	beq.n	800f316 <tcp_split_unsent_seg+0x17a>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f254:	6868      	ldr	r0, [r5, #4]
 800f256:	eba4 0408 	sub.w	r4, r4, r8
 800f25a:	f7fc fa3d 	bl	800b6d8 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f25e:	686a      	ldr	r2, [r5, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f260:	f8b6 3066 	ldrh.w	r3, [r6, #102]	@ 0x66
 800f264:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f266:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f268:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f26a:	4610      	mov	r0, r2
 800f26c:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800f26e:	f8a6 3066 	strh.w	r3, [r6, #102]	@ 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800f272:	b289      	uxth	r1, r1
 800f274:	f7fc f9d4 	bl	800b620 <pbuf_realloc>
  useg->len -= remainder;
 800f278:	892b      	ldrh	r3, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f27a:	4648      	mov	r0, r9
  useg->len -= remainder;
 800f27c:	441c      	add	r4, r3
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f27e:	68eb      	ldr	r3, [r5, #12]
  useg->len -= remainder;
 800f280:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f282:	899c      	ldrh	r4, [r3, #12]
 800f284:	f7fb f9e6 	bl	800a654 <lwip_htons>
 800f288:	68eb      	ldr	r3, [r5, #12]
 800f28a:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f28c:	6868      	ldr	r0, [r5, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800f28e:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f290:	f7fc fa22 	bl	800b6d8 <pbuf_clen>
 800f294:	f8b6 3066 	ldrh.w	r3, [r6, #102]	@ 0x66
 800f298:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f29a:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800f29e:	f8a6 3066 	strh.w	r3, [r6, #102]	@ 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f2a2:	f7fc fa19 	bl	800b6d8 <pbuf_clen>
 800f2a6:	f8b6 3066 	ldrh.w	r3, [r6, #102]	@ 0x66
 800f2aa:	4418      	add	r0, r3
  seg->next = useg->next;
 800f2ac:	682b      	ldr	r3, [r5, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f2ae:	f8a6 0066 	strh.w	r0, [r6, #102]	@ 0x66
  seg->next = useg->next;
 800f2b2:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 800f2b6:	f8c5 a000 	str.w	sl, [r5]
  if (seg->next == NULL) {
 800f2ba:	f8da 3000 	ldr.w	r3, [sl]
 800f2be:	b1fb      	cbz	r3, 800f300 <tcp_split_unsent_seg+0x164>
    return ERR_OK;
 800f2c0:	2000      	movs	r0, #0
}
 800f2c2:	b003      	add	sp, #12
 800f2c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    split_flags &= ~TCP_PSH;
 800f2c8:	f009 0937 	and.w	r9, r9, #55	@ 0x37
    remainder_flags |= TCP_PSH;
 800f2cc:	f04f 0b08 	mov.w	fp, #8
 800f2d0:	e7aa      	b.n	800f228 <tcp_split_unsent_seg+0x8c>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f2d2:	4b19      	ldr	r3, [pc, #100]	@ (800f338 <tcp_split_unsent_seg+0x19c>)
 800f2d4:	f240 325b 	movw	r2, #859	@ 0x35b
 800f2d8:	4918      	ldr	r1, [pc, #96]	@ (800f33c <tcp_split_unsent_seg+0x1a0>)
 800f2da:	4819      	ldr	r0, [pc, #100]	@ (800f340 <tcp_split_unsent_seg+0x1a4>)
 800f2dc:	f002 fe7e 	bl	8011fdc <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800f2e0:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800f2e4:	f1b8 0f00 	cmp.w	r8, #0
 800f2e8:	f47f af6f 	bne.w	800f1ca <tcp_split_unsent_seg+0x2e>
 800f2ec:	4b12      	ldr	r3, [pc, #72]	@ (800f338 <tcp_split_unsent_seg+0x19c>)
 800f2ee:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 800f2f2:	4914      	ldr	r1, [pc, #80]	@ (800f344 <tcp_split_unsent_seg+0x1a8>)
 800f2f4:	4812      	ldr	r0, [pc, #72]	@ (800f340 <tcp_split_unsent_seg+0x1a4>)
 800f2f6:	f002 fe71 	bl	8011fdc <iprintf>
  remainder = useg->len - split;
 800f2fa:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800f2fe:	e764      	b.n	800f1ca <tcp_split_unsent_seg+0x2e>
    pcb->unsent_oversize = 0;
 800f300:	f8a6 3068 	strh.w	r3, [r6, #104]	@ 0x68
 800f304:	e7dc      	b.n	800f2c0 <tcp_split_unsent_seg+0x124>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f306:	4b0c      	ldr	r3, [pc, #48]	@ (800f338 <tcp_split_unsent_seg+0x19c>)
 800f308:	f240 324b 	movw	r2, #843	@ 0x34b
 800f30c:	490e      	ldr	r1, [pc, #56]	@ (800f348 <tcp_split_unsent_seg+0x1ac>)
 800f30e:	480c      	ldr	r0, [pc, #48]	@ (800f340 <tcp_split_unsent_seg+0x1a4>)
 800f310:	f002 fe64 	bl	8011fdc <iprintf>
 800f314:	e74a      	b.n	800f1ac <tcp_split_unsent_seg+0x10>
    pbuf_free(p);
 800f316:	4638      	mov	r0, r7
 800f318:	f7fc f870 	bl	800b3fc <pbuf_free>
    return ERR_MEM;
 800f31c:	f04f 30ff 	mov.w	r0, #4294967295
 800f320:	e7cf      	b.n	800f2c2 <tcp_split_unsent_seg+0x126>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800f322:	4b05      	ldr	r3, [pc, #20]	@ (800f338 <tcp_split_unsent_seg+0x19c>)
 800f324:	f240 3253 	movw	r2, #851	@ 0x353
 800f328:	4908      	ldr	r1, [pc, #32]	@ (800f34c <tcp_split_unsent_seg+0x1b0>)
 800f32a:	4805      	ldr	r0, [pc, #20]	@ (800f340 <tcp_split_unsent_seg+0x1a4>)
 800f32c:	f002 fe56 	bl	8011fdc <iprintf>
    return ERR_VAL;
 800f330:	f06f 0005 	mvn.w	r0, #5
 800f334:	e7c5      	b.n	800f2c2 <tcp_split_unsent_seg+0x126>
 800f336:	bf00      	nop
 800f338:	08014ac4 	.word	0x08014ac4
 800f33c:	08014eb8 	.word	0x08014eb8
 800f340:	08012edc 	.word	0x08012edc
 800f344:	08014ec8 	.word	0x08014ec8
 800f348:	08014e70 	.word	0x08014e70
 800f34c:	08014e94 	.word	0x08014e94

0800f350 <tcp_enqueue_flags>:
{
 800f350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800f354:	f011 0703 	ands.w	r7, r1, #3
{
 800f358:	b083      	sub	sp, #12
 800f35a:	460d      	mov	r5, r1
 800f35c:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800f35e:	d053      	beq.n	800f408 <tcp_enqueue_flags+0xb8>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800f360:	2c00      	cmp	r4, #0
 800f362:	d05a      	beq.n	800f41a <tcp_enqueue_flags+0xca>
  if (flags & TCP_SYN) {
 800f364:	f3c5 0840 	ubfx	r8, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800f368:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f36c:	2036      	movs	r0, #54	@ 0x36
 800f36e:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800f372:	4649      	mov	r1, r9
 800f374:	f7fc f8b2 	bl	800b4dc <pbuf_alloc>
 800f378:	4606      	mov	r6, r0
 800f37a:	2800      	cmp	r0, #0
 800f37c:	d071      	beq.n	800f462 <tcp_enqueue_flags+0x112>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800f37e:	8943      	ldrh	r3, [r0, #10]
 800f380:	454b      	cmp	r3, r9
 800f382:	d352      	bcc.n	800f42a <tcp_enqueue_flags+0xda>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800f384:	4631      	mov	r1, r6
 800f386:	f8cd 8000 	str.w	r8, [sp]
 800f38a:	462a      	mov	r2, r5
 800f38c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800f38e:	4620      	mov	r0, r4
 800f390:	f7ff fad4 	bl	800e93c <tcp_create_segment>
 800f394:	4606      	mov	r6, r0
 800f396:	2800      	cmp	r0, #0
 800f398:	d063      	beq.n	800f462 <tcp_enqueue_flags+0x112>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800f39a:	68c3      	ldr	r3, [r0, #12]
 800f39c:	079a      	lsls	r2, r3, #30
 800f39e:	d158      	bne.n	800f452 <tcp_enqueue_flags+0x102>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800f3a0:	8933      	ldrh	r3, [r6, #8]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d149      	bne.n	800f43a <tcp_enqueue_flags+0xea>
  if (pcb->unsent == NULL) {
 800f3a6:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d050      	beq.n	800f44e <tcp_enqueue_flags+0xfe>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800f3ac:	461a      	mov	r2, r3
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d1fb      	bne.n	800f3ac <tcp_enqueue_flags+0x5c>
    useg->next = seg;
 800f3b4:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800f3bc:	b117      	cbz	r7, 800f3c4 <tcp_enqueue_flags+0x74>
    pcb->snd_lbb++;
 800f3be:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800f3c0:	3301      	adds	r3, #1
 800f3c2:	65e3      	str	r3, [r4, #92]	@ 0x5c
  if (flags & TCP_FIN) {
 800f3c4:	07eb      	lsls	r3, r5, #31
 800f3c6:	d503      	bpl.n	800f3d0 <tcp_enqueue_flags+0x80>
    tcp_set_flags(pcb, TF_FIN);
 800f3c8:	8b63      	ldrh	r3, [r4, #26]
 800f3ca:	f043 0320 	orr.w	r3, r3, #32
 800f3ce:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f3d0:	6870      	ldr	r0, [r6, #4]
 800f3d2:	f7fc f981 	bl	800b6d8 <pbuf_clen>
 800f3d6:	f8b4 3066 	ldrh.w	r3, [r4, #102]	@ 0x66
 800f3da:	4418      	add	r0, r3
 800f3dc:	b280      	uxth	r0, r0
 800f3de:	f8a4 0066 	strh.w	r0, [r4, #102]	@ 0x66
  if (pcb->snd_queuelen != 0) {
 800f3e2:	b918      	cbnz	r0, 800f3ec <tcp_enqueue_flags+0x9c>
  return ERR_OK;
 800f3e4:	2000      	movs	r0, #0
}
 800f3e6:	b003      	add	sp, #12
 800f3e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800f3ec:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d1f8      	bne.n	800f3e4 <tcp_enqueue_flags+0x94>
 800f3f2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d1f5      	bne.n	800f3e4 <tcp_enqueue_flags+0x94>
 800f3f8:	4b1d      	ldr	r3, [pc, #116]	@ (800f470 <tcp_enqueue_flags+0x120>)
 800f3fa:	f240 4265 	movw	r2, #1125	@ 0x465
 800f3fe:	491d      	ldr	r1, [pc, #116]	@ (800f474 <tcp_enqueue_flags+0x124>)
 800f400:	481d      	ldr	r0, [pc, #116]	@ (800f478 <tcp_enqueue_flags+0x128>)
 800f402:	f002 fdeb 	bl	8011fdc <iprintf>
 800f406:	e7ed      	b.n	800f3e4 <tcp_enqueue_flags+0x94>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800f408:	4b19      	ldr	r3, [pc, #100]	@ (800f470 <tcp_enqueue_flags+0x120>)
 800f40a:	f240 4211 	movw	r2, #1041	@ 0x411
 800f40e:	491b      	ldr	r1, [pc, #108]	@ (800f47c <tcp_enqueue_flags+0x12c>)
 800f410:	4819      	ldr	r0, [pc, #100]	@ (800f478 <tcp_enqueue_flags+0x128>)
 800f412:	f002 fde3 	bl	8011fdc <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800f416:	2c00      	cmp	r4, #0
 800f418:	d1a4      	bne.n	800f364 <tcp_enqueue_flags+0x14>
 800f41a:	4b15      	ldr	r3, [pc, #84]	@ (800f470 <tcp_enqueue_flags+0x120>)
 800f41c:	f240 4213 	movw	r2, #1043	@ 0x413
 800f420:	4917      	ldr	r1, [pc, #92]	@ (800f480 <tcp_enqueue_flags+0x130>)
 800f422:	4815      	ldr	r0, [pc, #84]	@ (800f478 <tcp_enqueue_flags+0x128>)
 800f424:	f002 fdda 	bl	8011fdc <iprintf>
 800f428:	e79c      	b.n	800f364 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800f42a:	4b11      	ldr	r3, [pc, #68]	@ (800f470 <tcp_enqueue_flags+0x120>)
 800f42c:	f240 4239 	movw	r2, #1081	@ 0x439
 800f430:	4914      	ldr	r1, [pc, #80]	@ (800f484 <tcp_enqueue_flags+0x134>)
 800f432:	4811      	ldr	r0, [pc, #68]	@ (800f478 <tcp_enqueue_flags+0x128>)
 800f434:	f002 fdd2 	bl	8011fdc <iprintf>
 800f438:	e7a4      	b.n	800f384 <tcp_enqueue_flags+0x34>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800f43a:	4b0d      	ldr	r3, [pc, #52]	@ (800f470 <tcp_enqueue_flags+0x120>)
 800f43c:	f240 4243 	movw	r2, #1091	@ 0x443
 800f440:	4911      	ldr	r1, [pc, #68]	@ (800f488 <tcp_enqueue_flags+0x138>)
 800f442:	480d      	ldr	r0, [pc, #52]	@ (800f478 <tcp_enqueue_flags+0x128>)
 800f444:	f002 fdca 	bl	8011fdc <iprintf>
  if (pcb->unsent == NULL) {
 800f448:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d1ae      	bne.n	800f3ac <tcp_enqueue_flags+0x5c>
    pcb->unsent = seg;
 800f44e:	66e6      	str	r6, [r4, #108]	@ 0x6c
 800f450:	e7b1      	b.n	800f3b6 <tcp_enqueue_flags+0x66>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800f452:	4b07      	ldr	r3, [pc, #28]	@ (800f470 <tcp_enqueue_flags+0x120>)
 800f454:	f240 4242 	movw	r2, #1090	@ 0x442
 800f458:	490c      	ldr	r1, [pc, #48]	@ (800f48c <tcp_enqueue_flags+0x13c>)
 800f45a:	4807      	ldr	r0, [pc, #28]	@ (800f478 <tcp_enqueue_flags+0x128>)
 800f45c:	f002 fdbe 	bl	8011fdc <iprintf>
 800f460:	e79e      	b.n	800f3a0 <tcp_enqueue_flags+0x50>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f462:	8b63      	ldrh	r3, [r4, #26]
    return ERR_MEM;
 800f464:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f468:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f46c:	8363      	strh	r3, [r4, #26]
 800f46e:	e7ba      	b.n	800f3e6 <tcp_enqueue_flags+0x96>
 800f470:	08014ac4 	.word	0x08014ac4
 800f474:	08014fd0 	.word	0x08014fd0
 800f478:	08012edc 	.word	0x08012edc
 800f47c:	08014ed8 	.word	0x08014ed8
 800f480:	08014f30 	.word	0x08014f30
 800f484:	08014f50 	.word	0x08014f50
 800f488:	08014fa4 	.word	0x08014fa4
 800f48c:	08014f8c 	.word	0x08014f8c

0800f490 <tcp_send_fin>:
{
 800f490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800f492:	4606      	mov	r6, r0
 800f494:	b188      	cbz	r0, 800f4ba <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 800f496:	6ef4      	ldr	r4, [r6, #108]	@ 0x6c
 800f498:	b14c      	cbz	r4, 800f4ae <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800f49a:	4625      	mov	r5, r4
 800f49c:	6824      	ldr	r4, [r4, #0]
 800f49e:	2c00      	cmp	r4, #0
 800f4a0:	d1fb      	bne.n	800f49a <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800f4a2:	68eb      	ldr	r3, [r5, #12]
 800f4a4:	8998      	ldrh	r0, [r3, #12]
 800f4a6:	f7fb f8d5 	bl	800a654 <lwip_htons>
 800f4aa:	0743      	lsls	r3, r0, #29
 800f4ac:	d00d      	beq.n	800f4ca <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800f4ae:	4630      	mov	r0, r6
 800f4b0:	2101      	movs	r1, #1
}
 800f4b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800f4b6:	f7ff bf4b 	b.w	800f350 <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800f4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800f4e8 <tcp_send_fin+0x58>)
 800f4bc:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 800f4c0:	490a      	ldr	r1, [pc, #40]	@ (800f4ec <tcp_send_fin+0x5c>)
 800f4c2:	480b      	ldr	r0, [pc, #44]	@ (800f4f0 <tcp_send_fin+0x60>)
 800f4c4:	f002 fd8a 	bl	8011fdc <iprintf>
 800f4c8:	e7e5      	b.n	800f496 <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800f4ca:	68eb      	ldr	r3, [r5, #12]
 800f4cc:	2001      	movs	r0, #1
 800f4ce:	899f      	ldrh	r7, [r3, #12]
 800f4d0:	f7fb f8c0 	bl	800a654 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 800f4d4:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800f4d6:	4307      	orrs	r7, r0
 800f4d8:	68ea      	ldr	r2, [r5, #12]
      tcp_set_flags(pcb, TF_FIN);
 800f4da:	f043 0320 	orr.w	r3, r3, #32
}
 800f4de:	4620      	mov	r0, r4
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800f4e0:	8197      	strh	r7, [r2, #12]
      tcp_set_flags(pcb, TF_FIN);
 800f4e2:	8373      	strh	r3, [r6, #26]
}
 800f4e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4e6:	bf00      	nop
 800f4e8:	08014ac4 	.word	0x08014ac4
 800f4ec:	08014ff8 	.word	0x08014ff8
 800f4f0:	08012edc 	.word	0x08012edc

0800f4f4 <tcp_rexmit_rto_prepare>:
{
 800f4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f4f6:	4605      	mov	r5, r0
 800f4f8:	2800      	cmp	r0, #0
 800f4fa:	d031      	beq.n	800f560 <tcp_rexmit_rto_prepare+0x6c>
  if (pcb->unacked == NULL) {
 800f4fc:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
 800f4fe:	b132      	cbz	r2, 800f50e <tcp_rexmit_rto_prepare+0x1a>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f500:	6813      	ldr	r3, [r2, #0]
 800f502:	4614      	mov	r4, r2
 800f504:	b153      	cbz	r3, 800f51c <tcp_rexmit_rto_prepare+0x28>
  if (seg->p->ref != 1) {
 800f506:	6863      	ldr	r3, [r4, #4]
 800f508:	7b9b      	ldrb	r3, [r3, #14]
 800f50a:	2b01      	cmp	r3, #1
 800f50c:	d002      	beq.n	800f514 <tcp_rexmit_rto_prepare+0x20>
    return ERR_VAL;
 800f50e:	f06f 0005 	mvn.w	r0, #5
}
 800f512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f514:	6824      	ldr	r4, [r4, #0]
 800f516:	6823      	ldr	r3, [r4, #0]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d1f4      	bne.n	800f506 <tcp_rexmit_rto_prepare+0x12>
  if (seg->p->ref != 1) {
 800f51c:	6863      	ldr	r3, [r4, #4]
 800f51e:	7b9b      	ldrb	r3, [r3, #14]
 800f520:	2b01      	cmp	r3, #1
 800f522:	d1f4      	bne.n	800f50e <tcp_rexmit_rto_prepare+0x1a>
  tcp_set_flags(pcb, TF_RTO);
 800f524:	8b6b      	ldrh	r3, [r5, #26]
  pcb->unacked = NULL;
 800f526:	2700      	movs	r7, #0
  seg->next = pcb->unsent;
 800f528:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
  tcp_set_flags(pcb, TF_RTO);
 800f52a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
  seg->next = pcb->unsent;
 800f52e:	6021      	str	r1, [r4, #0]
  tcp_set_flags(pcb, TF_RTO);
 800f530:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f532:	68e3      	ldr	r3, [r4, #12]
  pcb->unacked = NULL;
 800f534:	e9c5 271b 	strd	r2, r7, [r5, #108]	@ 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f538:	6858      	ldr	r0, [r3, #4]
 800f53a:	f7fb f88f 	bl	800a65c <lwip_htonl>
 800f53e:	68e3      	ldr	r3, [r4, #12]
 800f540:	4606      	mov	r6, r0
 800f542:	8924      	ldrh	r4, [r4, #8]
 800f544:	8998      	ldrh	r0, [r3, #12]
 800f546:	f7fb f885 	bl	800a654 <lwip_htons>
 800f54a:	4603      	mov	r3, r0
 800f54c:	4426      	add	r6, r4
  return ERR_OK;
 800f54e:	4638      	mov	r0, r7
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f550:	f013 0303 	ands.w	r3, r3, #3
  pcb->rttest = 0;
 800f554:	636f      	str	r7, [r5, #52]	@ 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f556:	bf18      	it	ne
 800f558:	2301      	movne	r3, #1
 800f55a:	4433      	add	r3, r6
 800f55c:	64eb      	str	r3, [r5, #76]	@ 0x4c
}
 800f55e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f560:	4b03      	ldr	r3, [pc, #12]	@ (800f570 <tcp_rexmit_rto_prepare+0x7c>)
 800f562:	f240 6263 	movw	r2, #1635	@ 0x663
 800f566:	4903      	ldr	r1, [pc, #12]	@ (800f574 <tcp_rexmit_rto_prepare+0x80>)
 800f568:	4803      	ldr	r0, [pc, #12]	@ (800f578 <tcp_rexmit_rto_prepare+0x84>)
 800f56a:	f002 fd37 	bl	8011fdc <iprintf>
 800f56e:	e7c5      	b.n	800f4fc <tcp_rexmit_rto_prepare+0x8>
 800f570:	08014ac4 	.word	0x08014ac4
 800f574:	08015014 	.word	0x08015014
 800f578:	08012edc 	.word	0x08012edc

0800f57c <tcp_rexmit>:
{
 800f57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f57e:	4607      	mov	r7, r0
 800f580:	2800      	cmp	r0, #0
 800f582:	d031      	beq.n	800f5e8 <tcp_rexmit+0x6c>
  if (pcb->unacked == NULL) {
 800f584:	6f3e      	ldr	r6, [r7, #112]	@ 0x70
 800f586:	b34e      	cbz	r6, 800f5dc <tcp_rexmit+0x60>
  if (seg->p->ref != 1) {
 800f588:	6873      	ldr	r3, [r6, #4]
 800f58a:	7b9b      	ldrb	r3, [r3, #14]
 800f58c:	2b01      	cmp	r3, #1
 800f58e:	d125      	bne.n	800f5dc <tcp_rexmit+0x60>
  pcb->unacked = seg->next;
 800f590:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 800f592:	f107 056c 	add.w	r5, r7, #108	@ 0x6c
  while (*cur_seg &&
 800f596:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
  pcb->unacked = seg->next;
 800f598:	673a      	str	r2, [r7, #112]	@ 0x70
  while (*cur_seg &&
 800f59a:	b91b      	cbnz	r3, 800f5a4 <tcp_rexmit+0x28>
 800f59c:	e00f      	b.n	800f5be <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 800f59e:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 800f5a0:	682b      	ldr	r3, [r5, #0]
 800f5a2:	b163      	cbz	r3, 800f5be <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f5a4:	68db      	ldr	r3, [r3, #12]
 800f5a6:	6858      	ldr	r0, [r3, #4]
 800f5a8:	f7fb f858 	bl	800a65c <lwip_htonl>
 800f5ac:	68f3      	ldr	r3, [r6, #12]
 800f5ae:	4604      	mov	r4, r0
 800f5b0:	6858      	ldr	r0, [r3, #4]
 800f5b2:	f7fb f853 	bl	800a65c <lwip_htonl>
 800f5b6:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 800f5b8:	2c00      	cmp	r4, #0
 800f5ba:	dbf0      	blt.n	800f59e <tcp_rexmit+0x22>
    cur_seg = &((*cur_seg)->next );
 800f5bc:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 800f5be:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 800f5c0:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 800f5c2:	6833      	ldr	r3, [r6, #0]
 800f5c4:	b16b      	cbz	r3, 800f5e2 <tcp_rexmit+0x66>
  if (pcb->nrtx < 0xFF) {
 800f5c6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800f5ca:	2bff      	cmp	r3, #255	@ 0xff
 800f5cc:	d002      	beq.n	800f5d4 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 800f5ce:	3301      	adds	r3, #1
 800f5d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  pcb->rttest = 0;
 800f5d4:	2300      	movs	r3, #0
  return ERR_OK;
 800f5d6:	4618      	mov	r0, r3
  pcb->rttest = 0;
 800f5d8:	637b      	str	r3, [r7, #52]	@ 0x34
}
 800f5da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 800f5dc:	f06f 0005 	mvn.w	r0, #5
}
 800f5e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 800f5e2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800f5e6:	e7ee      	b.n	800f5c6 <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f5e8:	4b03      	ldr	r3, [pc, #12]	@ (800f5f8 <tcp_rexmit+0x7c>)
 800f5ea:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 800f5ee:	4903      	ldr	r1, [pc, #12]	@ (800f5fc <tcp_rexmit+0x80>)
 800f5f0:	4803      	ldr	r0, [pc, #12]	@ (800f600 <tcp_rexmit+0x84>)
 800f5f2:	f002 fcf3 	bl	8011fdc <iprintf>
 800f5f6:	e7c5      	b.n	800f584 <tcp_rexmit+0x8>
 800f5f8:	08014ac4 	.word	0x08014ac4
 800f5fc:	08015038 	.word	0x08015038
 800f600:	08012edc 	.word	0x08012edc

0800f604 <tcp_rexmit_fast>:
{
 800f604:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f606:	4604      	mov	r4, r0
 800f608:	b340      	cbz	r0, 800f65c <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f60a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f60c:	b113      	cbz	r3, 800f614 <tcp_rexmit_fast+0x10>
 800f60e:	8b63      	ldrh	r3, [r4, #26]
 800f610:	075b      	lsls	r3, r3, #29
 800f612:	d500      	bpl.n	800f616 <tcp_rexmit_fast+0x12>
}
 800f614:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 800f616:	4620      	mov	r0, r4
 800f618:	f7ff ffb0 	bl	800f57c <tcp_rexmit>
 800f61c:	2800      	cmp	r0, #0
 800f61e:	d1f9      	bne.n	800f614 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f620:	f8b4 1060 	ldrh.w	r1, [r4, #96]	@ 0x60
 800f624:	f8b4 3048 	ldrh.w	r3, [r4, #72]	@ 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f628:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f62a:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f62c:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f630:	bf28      	it	cs
 800f632:	4619      	movcs	r1, r3
 800f634:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f636:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f63a:	f8a4 304a 	strh.w	r3, [r4, #74]	@ 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f63e:	d902      	bls.n	800f646 <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 800f640:	b283      	uxth	r3, r0
 800f642:	f8a4 304a 	strh.w	r3, [r4, #74]	@ 0x4a
      tcp_set_flags(pcb, TF_INFR);
 800f646:	8b61      	ldrh	r1, [r4, #26]
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f648:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 800f64a:	f041 0104 	orr.w	r1, r1, #4
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f64e:	4413      	add	r3, r2
      pcb->rtime = 0;
 800f650:	2200      	movs	r2, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f652:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 800f656:	8361      	strh	r1, [r4, #26]
      pcb->rtime = 0;
 800f658:	8622      	strh	r2, [r4, #48]	@ 0x30
}
 800f65a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f65c:	4b03      	ldr	r3, [pc, #12]	@ (800f66c <tcp_rexmit_fast+0x68>)
 800f65e:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 800f662:	4903      	ldr	r1, [pc, #12]	@ (800f670 <tcp_rexmit_fast+0x6c>)
 800f664:	4803      	ldr	r0, [pc, #12]	@ (800f674 <tcp_rexmit_fast+0x70>)
 800f666:	f002 fcb9 	bl	8011fdc <iprintf>
 800f66a:	e7ce      	b.n	800f60a <tcp_rexmit_fast+0x6>
 800f66c:	08014ac4 	.word	0x08014ac4
 800f670:	08015050 	.word	0x08015050
 800f674:	08012edc 	.word	0x08012edc

0800f678 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800f678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f67c:	b084      	sub	sp, #16
 800f67e:	4607      	mov	r7, r0
 800f680:	460e      	mov	r6, r1
 800f682:	4615      	mov	r5, r2
 800f684:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f688:	461c      	mov	r4, r3
{
 800f68a:	f8bd 9034 	ldrh.w	r9, [sp, #52]	@ 0x34
 800f68e:	f8bd a038 	ldrh.w	sl, [sp, #56]	@ 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f692:	b1fb      	cbz	r3, 800f6d4 <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800f694:	f1b8 0f00 	cmp.w	r8, #0
 800f698:	d026      	beq.n	800f6e8 <tcp_rst+0x70>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800f69a:	4630      	mov	r0, r6
 800f69c:	f7fa ffde 	bl	800a65c <lwip_htonl>
 800f6a0:	2114      	movs	r1, #20
 800f6a2:	4602      	mov	r2, r0
 800f6a4:	4628      	mov	r0, r5
 800f6a6:	f24d 0516 	movw	r5, #53270	@ 0xd016
 800f6aa:	464b      	mov	r3, r9
 800f6ac:	f8cd a000 	str.w	sl, [sp]
 800f6b0:	e9cd 1501 	strd	r1, r5, [sp, #4]
 800f6b4:	2100      	movs	r1, #0
 800f6b6:	f7ff f9b7 	bl	800ea28 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800f6ba:	4601      	mov	r1, r0
 800f6bc:	b138      	cbz	r0, 800f6ce <tcp_rst+0x56>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800f6be:	4643      	mov	r3, r8
 800f6c0:	4622      	mov	r2, r4
 800f6c2:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800f6c4:	b004      	add	sp, #16
 800f6c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800f6ca:	f7ff ba1b 	b.w	800eb04 <tcp_output_control_segment>
}
 800f6ce:	b004      	add	sp, #16
 800f6d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800f6d4:	4b08      	ldr	r3, [pc, #32]	@ (800f6f8 <tcp_rst+0x80>)
 800f6d6:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 800f6da:	4908      	ldr	r1, [pc, #32]	@ (800f6fc <tcp_rst+0x84>)
 800f6dc:	4808      	ldr	r0, [pc, #32]	@ (800f700 <tcp_rst+0x88>)
 800f6de:	f002 fc7d 	bl	8011fdc <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800f6e2:	f1b8 0f00 	cmp.w	r8, #0
 800f6e6:	d1d8      	bne.n	800f69a <tcp_rst+0x22>
 800f6e8:	4b03      	ldr	r3, [pc, #12]	@ (800f6f8 <tcp_rst+0x80>)
 800f6ea:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 800f6ee:	4905      	ldr	r1, [pc, #20]	@ (800f704 <tcp_rst+0x8c>)
 800f6f0:	4803      	ldr	r0, [pc, #12]	@ (800f700 <tcp_rst+0x88>)
 800f6f2:	f002 fc73 	bl	8011fdc <iprintf>
 800f6f6:	e7d0      	b.n	800f69a <tcp_rst+0x22>
 800f6f8:	08014ac4 	.word	0x08014ac4
 800f6fc:	08015070 	.word	0x08015070
 800f700:	08012edc 	.word	0x08012edc
 800f704:	0801508c 	.word	0x0801508c

0800f708 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800f708:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800f70a:	4604      	mov	r4, r0
 800f70c:	b1c8      	cbz	r0, 800f742 <tcp_send_empty_ack+0x3a>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800f70e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800f710:	f7fa ffa4 	bl	800a65c <lwip_htonl>
 800f714:	2100      	movs	r1, #0
 800f716:	4602      	mov	r2, r0
 800f718:	4620      	mov	r0, r4
 800f71a:	f7ff f9cb 	bl	800eab4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f71e:	4601      	mov	r1, r0
 800f720:	b1b8      	cbz	r0, 800f752 <tcp_send_empty_ack+0x4a>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f722:	1d23      	adds	r3, r4, #4
 800f724:	4622      	mov	r2, r4
 800f726:	4620      	mov	r0, r4
 800f728:	f7ff f9ec 	bl	800eb04 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f72c:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 800f72e:	b920      	cbnz	r0, 800f73a <tcp_send_empty_ack+0x32>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f730:	f023 0303 	bic.w	r3, r3, #3
 800f734:	b29b      	uxth	r3, r3
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f736:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 800f738:	bd10      	pop	{r4, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f73a:	f043 0303 	orr.w	r3, r3, #3
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f73e:	8363      	strh	r3, [r4, #26]
}
 800f740:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800f742:	4b07      	ldr	r3, [pc, #28]	@ (800f760 <tcp_send_empty_ack+0x58>)
 800f744:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 800f748:	4906      	ldr	r1, [pc, #24]	@ (800f764 <tcp_send_empty_ack+0x5c>)
 800f74a:	4807      	ldr	r0, [pc, #28]	@ (800f768 <tcp_send_empty_ack+0x60>)
 800f74c:	f002 fc46 	bl	8011fdc <iprintf>
 800f750:	e7dd      	b.n	800f70e <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f752:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 800f754:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f758:	f043 0303 	orr.w	r3, r3, #3
    return ERR_BUF;
 800f75c:	e7eb      	b.n	800f736 <tcp_send_empty_ack+0x2e>
 800f75e:	bf00      	nop
 800f760:	08014ac4 	.word	0x08014ac4
 800f764:	080150a8 	.word	0x080150a8
 800f768:	08012edc 	.word	0x08012edc

0800f76c <tcp_output>:
{
 800f76c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f770:	4604      	mov	r4, r0
 800f772:	b085      	sub	sp, #20
  LWIP_ASSERT_CORE_LOCKED();
 800f774:	f7f8 faa6 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800f778:	2c00      	cmp	r4, #0
 800f77a:	f000 81a5 	beq.w	800fac8 <tcp_output+0x35c>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800f77e:	7d23      	ldrb	r3, [r4, #20]
 800f780:	2b01      	cmp	r3, #1
 800f782:	f000 8155 	beq.w	800fa30 <tcp_output+0x2c4>
  if (tcp_input_pcb == pcb) {
 800f786:	4bb1      	ldr	r3, [pc, #708]	@ (800fa4c <tcp_output+0x2e0>)
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	42a3      	cmp	r3, r4
 800f78c:	d031      	beq.n	800f7f2 <tcp_output+0x86>
  seg = pcb->unsent;
 800f78e:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f790:	f8b4 7048 	ldrh.w	r7, [r4, #72]	@ 0x48
 800f794:	f8b4 6060 	ldrh.w	r6, [r4, #96]	@ 0x60
  if (seg == NULL) {
 800f798:	b325      	cbz	r5, 800f7e4 <tcp_output+0x78>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800f79a:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800f79c:	f104 0804 	add.w	r8, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800f7a0:	2800      	cmp	r0, #0
 800f7a2:	f040 8199 	bne.w	800fad8 <tcp_output+0x36c>
    return ip_route(src, dst);
 800f7a6:	4640      	mov	r0, r8
 800f7a8:	f001 fbe6 	bl	8010f78 <ip4_route>
 800f7ac:	4683      	mov	fp, r0
  if (netif == NULL) {
 800f7ae:	f1bb 0f00 	cmp.w	fp, #0
 800f7b2:	f000 81a5 	beq.w	800fb00 <tcp_output+0x394>
  if (ip_addr_isany(&pcb->local_ip)) {
 800f7b6:	6823      	ldr	r3, [r4, #0]
 800f7b8:	b913      	cbnz	r3, 800f7c0 <tcp_output+0x54>
    ip_addr_copy(pcb->local_ip, *local_ip);
 800f7ba:	f8db 3004 	ldr.w	r3, [fp, #4]
 800f7be:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f7c0:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f7c2:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f7c4:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f7c6:	bf28      	it	cs
 800f7c8:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f7ca:	f7fa ff47 	bl	800a65c <lwip_htonl>
 800f7ce:	892b      	ldrh	r3, [r5, #8]
 800f7d0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800f7d2:	1a9b      	subs	r3, r3, r2
 800f7d4:	4403      	add	r3, r0
 800f7d6:	42bb      	cmp	r3, r7
 800f7d8:	d90f      	bls.n	800f7fa <tcp_output+0x8e>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800f7da:	f8b4 3060 	ldrh.w	r3, [r4, #96]	@ 0x60
 800f7de:	42bb      	cmp	r3, r7
 800f7e0:	f000 8142 	beq.w	800fa68 <tcp_output+0x2fc>
    if (pcb->flags & TF_ACK_NOW) {
 800f7e4:	8b62      	ldrh	r2, [r4, #26]
 800f7e6:	0790      	lsls	r0, r2, #30
 800f7e8:	f100 812a 	bmi.w	800fa40 <tcp_output+0x2d4>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f7ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f7f0:	8362      	strh	r2, [r4, #26]
    return ERR_OK;
 800f7f2:	2000      	movs	r0, #0
}
 800f7f4:	b005      	add	sp, #20
 800f7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 800f7fa:	2300      	movs	r3, #0
 800f7fc:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
  useg = pcb->unacked;
 800f800:	6f23      	ldr	r3, [r4, #112]	@ 0x70
  if (useg != NULL) {
 800f802:	2b00      	cmp	r3, #0
 800f804:	f000 8140 	beq.w	800fa88 <tcp_output+0x31c>
    for (; useg->next != NULL; useg = useg->next);
 800f808:	4699      	mov	r9, r3
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d1fb      	bne.n	800f808 <tcp_output+0x9c>
    LWIP_ASSERT("RST not expected here!",
 800f810:	465e      	mov	r6, fp
 800f812:	e0a6      	b.n	800f962 <tcp_output+0x1f6>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f814:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f816:	b15b      	cbz	r3, 800f830 <tcp_output+0xc4>
 800f818:	8b62      	ldrh	r2, [r4, #26]
 800f81a:	f012 0f44 	tst.w	r2, #68	@ 0x44
 800f81e:	d107      	bne.n	800f830 <tcp_output+0xc4>
 800f820:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800f822:	2800      	cmp	r0, #0
 800f824:	f000 80f2 	beq.w	800fa0c <tcp_output+0x2a0>
 800f828:	6803      	ldr	r3, [r0, #0]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	f000 80e9 	beq.w	800fa02 <tcp_output+0x296>
    if (pcb->state != SYN_SENT) {
 800f830:	7d23      	ldrb	r3, [r4, #20]
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f832:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    if (pcb->state != SYN_SENT) {
 800f836:	2b02      	cmp	r3, #2
 800f838:	d00a      	beq.n	800f850 <tcp_output+0xe4>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f83a:	f8ba a00c 	ldrh.w	sl, [sl, #12]
 800f83e:	2010      	movs	r0, #16
 800f840:	f7fa ff08 	bl	800a654 <lwip_htons>
 800f844:	ea4a 0000 	orr.w	r0, sl, r0
 800f848:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800f84c:	f8aa 000c 	strh.w	r0, [sl, #12]
  if (seg->p->ref != 1) {
 800f850:	686b      	ldr	r3, [r5, #4]
 800f852:	7b9b      	ldrb	r3, [r3, #14]
 800f854:	2b01      	cmp	r3, #1
 800f856:	d153      	bne.n	800f900 <tcp_output+0x194>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800f858:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f85a:	f7fa feff 	bl	800a65c <lwip_htonl>
 800f85e:	f8ca 0008 	str.w	r0, [sl, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f862:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 800f864:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800f868:	f7fa fef4 	bl	800a654 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f86c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800f86e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f870:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f874:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f876:	f8d5 a00c 	ldr.w	sl, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f87a:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800f87c:	7aab      	ldrb	r3, [r5, #10]
 800f87e:	07da      	lsls	r2, r3, #31
 800f880:	f100 80ae 	bmi.w	800f9e0 <tcp_output+0x274>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f884:	f10a 0b14 	add.w	fp, sl, #20
  if (pcb->rtime < 0) {
 800f888:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	@ 0x30
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	da01      	bge.n	800f894 <tcp_output+0x128>
    pcb->rtime = 0;
 800f890:	2300      	movs	r3, #0
 800f892:	8623      	strh	r3, [r4, #48]	@ 0x30
  if (pcb->rttest == 0) {
 800f894:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f896:	2b00      	cmp	r3, #0
 800f898:	f000 8097 	beq.w	800f9ca <tcp_output+0x25e>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f89c:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 800f89e:	2200      	movs	r2, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f8a0:	6843      	ldr	r3, [r0, #4]
  seg->p->len -= len;
 800f8a2:	8941      	ldrh	r1, [r0, #10]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f8a4:	ebaa 0303 	sub.w	r3, sl, r3
  seg->p->payload = seg->tcphdr;
 800f8a8:	f8c0 a004 	str.w	sl, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f8ac:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 800f8ae:	1ac9      	subs	r1, r1, r3
 800f8b0:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 800f8b2:	8901      	ldrh	r1, [r0, #8]
 800f8b4:	1acb      	subs	r3, r1, r3
 800f8b6:	8103      	strh	r3, [r0, #8]
  seg->tcphdr->chksum = 0;
 800f8b8:	f88a 2010 	strb.w	r2, [sl, #16]
 800f8bc:	f88a 2011 	strb.w	r2, [sl, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800f8c0:	7aab      	ldrb	r3, [r5, #10]
 800f8c2:	f013 0f01 	tst.w	r3, #1
 800f8c6:	bf0c      	ite	eq
 800f8c8:	2314      	moveq	r3, #20
 800f8ca:	2318      	movne	r3, #24
 800f8cc:	449a      	add	sl, r3
 800f8ce:	45d3      	cmp	fp, sl
 800f8d0:	d007      	beq.n	800f8e2 <tcp_output+0x176>
 800f8d2:	4b5f      	ldr	r3, [pc, #380]	@ (800fa50 <tcp_output+0x2e4>)
 800f8d4:	f240 621c 	movw	r2, #1564	@ 0x61c
 800f8d8:	495e      	ldr	r1, [pc, #376]	@ (800fa54 <tcp_output+0x2e8>)
 800f8da:	485f      	ldr	r0, [pc, #380]	@ (800fa58 <tcp_output+0x2ec>)
 800f8dc:	f002 fb7e 	bl	8011fdc <iprintf>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800f8e0:	6868      	ldr	r0, [r5, #4]
 800f8e2:	9602      	str	r6, [sp, #8]
 800f8e4:	4642      	mov	r2, r8
 800f8e6:	7aa3      	ldrb	r3, [r4, #10]
 800f8e8:	4621      	mov	r1, r4
 800f8ea:	9300      	str	r3, [sp, #0]
 800f8ec:	2306      	movs	r3, #6
 800f8ee:	9301      	str	r3, [sp, #4]
 800f8f0:	7ae3      	ldrb	r3, [r4, #11]
 800f8f2:	f001 fcdb 	bl	80112ac <ip4_output_if>
    if (err != ERR_OK) {
 800f8f6:	2800      	cmp	r0, #0
 800f8f8:	f040 80f8 	bne.w	800faec <tcp_output+0x380>
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f8fc:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    pcb->unsent = seg->next;
 800f900:	682b      	ldr	r3, [r5, #0]
 800f902:	66e3      	str	r3, [r4, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 800f904:	7d23      	ldrb	r3, [r4, #20]
 800f906:	2b02      	cmp	r3, #2
 800f908:	d003      	beq.n	800f912 <tcp_output+0x1a6>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f90a:	8b63      	ldrh	r3, [r4, #26]
 800f90c:	f023 0303 	bic.w	r3, r3, #3
 800f910:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f912:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f916:	f7fa fea1 	bl	800a65c <lwip_htonl>
 800f91a:	68eb      	ldr	r3, [r5, #12]
 800f91c:	4682      	mov	sl, r0
 800f91e:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 800f922:	8998      	ldrh	r0, [r3, #12]
 800f924:	f7fa fe96 	bl	800a654 <lwip_htons>
 800f928:	f010 0303 	ands.w	r3, r0, #3
 800f92c:	44da      	add	sl, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f92e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f930:	bf18      	it	ne
 800f932:	2301      	movne	r3, #1
 800f934:	4453      	add	r3, sl
    if (TCP_TCPLEN(seg) > 0) {
 800f936:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f93a:	1ad2      	subs	r2, r2, r3
 800f93c:	2a00      	cmp	r2, #0
      pcb->snd_nxt = snd_nxt;
 800f93e:	bfb8      	it	lt
 800f940:	6523      	strlt	r3, [r4, #80]	@ 0x50
    if (TCP_TCPLEN(seg) > 0) {
 800f942:	68eb      	ldr	r3, [r5, #12]
 800f944:	8998      	ldrh	r0, [r3, #12]
 800f946:	f7fa fe85 	bl	800a654 <lwip_htons>
 800f94a:	0783      	lsls	r3, r0, #30
 800f94c:	d123      	bne.n	800f996 <tcp_output+0x22a>
 800f94e:	f1ba 0f00 	cmp.w	sl, #0
 800f952:	d120      	bne.n	800f996 <tcp_output+0x22a>
      tcp_seg_free(seg);
 800f954:	4628      	mov	r0, r5
 800f956:	f7fc fb6d 	bl	800c034 <tcp_seg_free>
    seg = pcb->unsent;
 800f95a:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
  while (seg != NULL &&
 800f95c:	2d00      	cmp	r5, #0
 800f95e:	f000 80ca 	beq.w	800faf6 <tcp_output+0x38a>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800f962:	68eb      	ldr	r3, [r5, #12]
 800f964:	6858      	ldr	r0, [r3, #4]
 800f966:	f7fa fe79 	bl	800a65c <lwip_htonl>
 800f96a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800f96c:	1ac0      	subs	r0, r0, r3
 800f96e:	892b      	ldrh	r3, [r5, #8]
 800f970:	4418      	add	r0, r3
  while (seg != NULL &&
 800f972:	42b8      	cmp	r0, r7
 800f974:	f200 80b4 	bhi.w	800fae0 <tcp_output+0x374>
    LWIP_ASSERT("RST not expected here!",
 800f978:	68eb      	ldr	r3, [r5, #12]
 800f97a:	8998      	ldrh	r0, [r3, #12]
 800f97c:	f7fa fe6a 	bl	800a654 <lwip_htons>
 800f980:	0741      	lsls	r1, r0, #29
 800f982:	f57f af47 	bpl.w	800f814 <tcp_output+0xa8>
 800f986:	4b32      	ldr	r3, [pc, #200]	@ (800fa50 <tcp_output+0x2e4>)
 800f988:	f240 5236 	movw	r2, #1334	@ 0x536
 800f98c:	4933      	ldr	r1, [pc, #204]	@ (800fa5c <tcp_output+0x2f0>)
 800f98e:	4832      	ldr	r0, [pc, #200]	@ (800fa58 <tcp_output+0x2ec>)
 800f990:	f002 fb24 	bl	8011fdc <iprintf>
 800f994:	e73e      	b.n	800f814 <tcp_output+0xa8>
      seg->next = NULL;
 800f996:	2300      	movs	r3, #0
 800f998:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 800f99a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f99c:	b193      	cbz	r3, 800f9c4 <tcp_output+0x258>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800f99e:	68eb      	ldr	r3, [r5, #12]
 800f9a0:	6858      	ldr	r0, [r3, #4]
 800f9a2:	f7fa fe5b 	bl	800a65c <lwip_htonl>
 800f9a6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800f9aa:	4682      	mov	sl, r0
 800f9ac:	6858      	ldr	r0, [r3, #4]
 800f9ae:	f7fa fe55 	bl	800a65c <lwip_htonl>
 800f9b2:	ebaa 0a00 	sub.w	sl, sl, r0
 800f9b6:	f1ba 0f00 	cmp.w	sl, #0
 800f9ba:	db67      	blt.n	800fa8c <tcp_output+0x320>
          useg->next = seg;
 800f9bc:	f8c9 5000 	str.w	r5, [r9]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800f9c0:	46a9      	mov	r9, r5
 800f9c2:	e7ca      	b.n	800f95a <tcp_output+0x1ee>
 800f9c4:	46a9      	mov	r9, r5
        pcb->unacked = seg;
 800f9c6:	6725      	str	r5, [r4, #112]	@ 0x70
        useg = seg;
 800f9c8:	e7c7      	b.n	800f95a <tcp_output+0x1ee>
    pcb->rttest = tcp_ticks;
 800f9ca:	4b25      	ldr	r3, [pc, #148]	@ (800fa60 <tcp_output+0x2f4>)
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	6363      	str	r3, [r4, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f9d0:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f9d4:	f7fa fe42 	bl	800a65c <lwip_htonl>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f9d8:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f9dc:	63a0      	str	r0, [r4, #56]	@ 0x38
 800f9de:	e75d      	b.n	800f89c <tcp_output+0x130>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f9e0:	4642      	mov	r2, r8
 800f9e2:	4631      	mov	r1, r6
 800f9e4:	f240 50b4 	movw	r0, #1460	@ 0x5b4
    opts += 1;
 800f9e8:	f10a 0b18 	add.w	fp, sl, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f9ec:	f7fd fb00 	bl	800cff0 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800f9f0:	f040 7001 	orr.w	r0, r0, #33816576	@ 0x2040000
 800f9f4:	f7fa fe32 	bl	800a65c <lwip_htonl>
 800f9f8:	f8ca 0014 	str.w	r0, [sl, #20]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f9fc:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800fa00:	e742      	b.n	800f888 <tcp_output+0x11c>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800fa02:	8901      	ldrh	r1, [r0, #8]
 800fa04:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800fa06:	4299      	cmp	r1, r3
 800fa08:	f4bf af12 	bcs.w	800f830 <tcp_output+0xc4>
 800fa0c:	f8b4 3064 	ldrh.w	r3, [r4, #100]	@ 0x64
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	f43f af0d 	beq.w	800f830 <tcp_output+0xc4>
 800fa16:	f8b4 3066 	ldrh.w	r3, [r4, #102]	@ 0x66
 800fa1a:	2b0f      	cmp	r3, #15
 800fa1c:	f63f af08 	bhi.w	800f830 <tcp_output+0xc4>
 800fa20:	f012 0fa0 	tst.w	r2, #160	@ 0xa0
 800fa24:	f47f af04 	bne.w	800f830 <tcp_output+0xc4>
  if (pcb->unsent == NULL) {
 800fa28:	2800      	cmp	r0, #0
 800fa2a:	f47f aedf 	bne.w	800f7ec <tcp_output+0x80>
 800fa2e:	e063      	b.n	800faf8 <tcp_output+0x38c>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800fa30:	4b07      	ldr	r3, [pc, #28]	@ (800fa50 <tcp_output+0x2e4>)
 800fa32:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800fa36:	490b      	ldr	r1, [pc, #44]	@ (800fa64 <tcp_output+0x2f8>)
 800fa38:	4807      	ldr	r0, [pc, #28]	@ (800fa58 <tcp_output+0x2ec>)
 800fa3a:	f002 facf 	bl	8011fdc <iprintf>
 800fa3e:	e6a2      	b.n	800f786 <tcp_output+0x1a>
      return tcp_send_empty_ack(pcb);
 800fa40:	4620      	mov	r0, r4
}
 800fa42:	b005      	add	sp, #20
 800fa44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 800fa48:	f7ff be5e 	b.w	800f708 <tcp_send_empty_ack>
 800fa4c:	2400b94c 	.word	0x2400b94c
 800fa50:	08014ac4 	.word	0x08014ac4
 800fa54:	08015120 	.word	0x08015120
 800fa58:	08012edc 	.word	0x08012edc
 800fa5c:	08015108 	.word	0x08015108
 800fa60:	2400b948 	.word	0x2400b948
 800fa64:	080150e0 	.word	0x080150e0
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800fa68:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	f47f aeba 	bne.w	800f7e4 <tcp_output+0x78>
 800fa70:	f894 3099 	ldrb.w	r3, [r4, #153]	@ 0x99
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	f47f aeb5 	bne.w	800f7e4 <tcp_output+0x78>
      pcb->persist_cnt = 0;
 800fa7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
      pcb->persist_probe = 0;
 800fa7e:	f884 309a 	strb.w	r3, [r4, #154]	@ 0x9a
      pcb->persist_cnt = 0;
 800fa82:	f8a4 2098 	strh.w	r2, [r4, #152]	@ 0x98
      pcb->persist_probe = 0;
 800fa86:	e6ad      	b.n	800f7e4 <tcp_output+0x78>
  useg = pcb->unacked;
 800fa88:	4699      	mov	r9, r3
 800fa8a:	e6c1      	b.n	800f810 <tcp_output+0xa4>
          while (*cur_seg &&
 800fa8c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800fa8e:	f104 0b70 	add.w	fp, r4, #112	@ 0x70
          while (*cur_seg &&
 800fa92:	b92b      	cbnz	r3, 800faa0 <tcp_output+0x334>
 800fa94:	e014      	b.n	800fac0 <tcp_output+0x354>
            cur_seg = &((*cur_seg)->next );
 800fa96:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 800fa9a:	f8db 3000 	ldr.w	r3, [fp]
 800fa9e:	b17b      	cbz	r3, 800fac0 <tcp_output+0x354>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800faa0:	68db      	ldr	r3, [r3, #12]
 800faa2:	6858      	ldr	r0, [r3, #4]
 800faa4:	f7fa fdda 	bl	800a65c <lwip_htonl>
 800faa8:	68eb      	ldr	r3, [r5, #12]
 800faaa:	4682      	mov	sl, r0
 800faac:	6858      	ldr	r0, [r3, #4]
 800faae:	f7fa fdd5 	bl	800a65c <lwip_htonl>
 800fab2:	ebaa 0a00 	sub.w	sl, sl, r0
          while (*cur_seg &&
 800fab6:	f1ba 0f00 	cmp.w	sl, #0
 800faba:	dbec      	blt.n	800fa96 <tcp_output+0x32a>
            cur_seg = &((*cur_seg)->next );
 800fabc:	f8db 3000 	ldr.w	r3, [fp]
          seg->next = (*cur_seg);
 800fac0:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 800fac2:	f8cb 5000 	str.w	r5, [fp]
 800fac6:	e748      	b.n	800f95a <tcp_output+0x1ee>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800fac8:	4b0f      	ldr	r3, [pc, #60]	@ (800fb08 <tcp_output+0x39c>)
 800faca:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800face:	490f      	ldr	r1, [pc, #60]	@ (800fb0c <tcp_output+0x3a0>)
 800fad0:	480f      	ldr	r0, [pc, #60]	@ (800fb10 <tcp_output+0x3a4>)
 800fad2:	f002 fa83 	bl	8011fdc <iprintf>
 800fad6:	e652      	b.n	800f77e <tcp_output+0x12>
    return netif_get_by_index(pcb->netif_idx);
 800fad8:	f7fb fb86 	bl	800b1e8 <netif_get_by_index>
 800fadc:	4683      	mov	fp, r0
 800fade:	e666      	b.n	800f7ae <tcp_output+0x42>
  if (pcb->unsent == NULL) {
 800fae0:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800fae2:	8b62      	ldrh	r2, [r4, #26]
 800fae4:	2800      	cmp	r0, #0
 800fae6:	f47f ae81 	bne.w	800f7ec <tcp_output+0x80>
 800faea:	e005      	b.n	800faf8 <tcp_output+0x38c>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800faec:	8b63      	ldrh	r3, [r4, #26]
 800faee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faf2:	8363      	strh	r3, [r4, #26]
      return err;
 800faf4:	e67e      	b.n	800f7f4 <tcp_output+0x88>
 800faf6:	8b62      	ldrh	r2, [r4, #26]
    pcb->unsent_oversize = 0;
 800faf8:	2300      	movs	r3, #0
 800fafa:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
 800fafe:	e675      	b.n	800f7ec <tcp_output+0x80>
    return ERR_RTE;
 800fb00:	f06f 0003 	mvn.w	r0, #3
 800fb04:	e676      	b.n	800f7f4 <tcp_output+0x88>
 800fb06:	bf00      	nop
 800fb08:	08014ac4 	.word	0x08014ac4
 800fb0c:	080150c8 	.word	0x080150c8
 800fb10:	08012edc 	.word	0x08012edc

0800fb14 <tcp_rexmit_rto_commit>:
{
 800fb14:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800fb16:	4604      	mov	r4, r0
 800fb18:	b158      	cbz	r0, 800fb32 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 800fb1a:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800fb1e:	2bff      	cmp	r3, #255	@ 0xff
 800fb20:	d002      	beq.n	800fb28 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 800fb22:	3301      	adds	r3, #1
 800fb24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  tcp_output(pcb);
 800fb28:	4620      	mov	r0, r4
}
 800fb2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 800fb2e:	f7ff be1d 	b.w	800f76c <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800fb32:	4b04      	ldr	r3, [pc, #16]	@ (800fb44 <tcp_rexmit_rto_commit+0x30>)
 800fb34:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800fb38:	4903      	ldr	r1, [pc, #12]	@ (800fb48 <tcp_rexmit_rto_commit+0x34>)
 800fb3a:	4804      	ldr	r0, [pc, #16]	@ (800fb4c <tcp_rexmit_rto_commit+0x38>)
 800fb3c:	f002 fa4e 	bl	8011fdc <iprintf>
 800fb40:	e7eb      	b.n	800fb1a <tcp_rexmit_rto_commit+0x6>
 800fb42:	bf00      	nop
 800fb44:	08014ac4 	.word	0x08014ac4
 800fb48:	08015134 	.word	0x08015134
 800fb4c:	08012edc 	.word	0x08012edc

0800fb50 <tcp_rexmit_rto>:
{
 800fb50:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800fb52:	4604      	mov	r4, r0
 800fb54:	b118      	cbz	r0, 800fb5e <tcp_rexmit_rto+0xe>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800fb56:	f7ff fccd 	bl	800f4f4 <tcp_rexmit_rto_prepare>
 800fb5a:	b198      	cbz	r0, 800fb84 <tcp_rexmit_rto+0x34>
}
 800fb5c:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800fb5e:	4b0f      	ldr	r3, [pc, #60]	@ (800fb9c <tcp_rexmit_rto+0x4c>)
 800fb60:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 800fb64:	490e      	ldr	r1, [pc, #56]	@ (800fba0 <tcp_rexmit_rto+0x50>)
 800fb66:	480f      	ldr	r0, [pc, #60]	@ (800fba4 <tcp_rexmit_rto+0x54>)
 800fb68:	f002 fa38 	bl	8011fdc <iprintf>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800fb6c:	4620      	mov	r0, r4
 800fb6e:	f7ff fcc1 	bl	800f4f4 <tcp_rexmit_rto_prepare>
 800fb72:	2800      	cmp	r0, #0
 800fb74:	d1f2      	bne.n	800fb5c <tcp_rexmit_rto+0xc>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800fb76:	4b09      	ldr	r3, [pc, #36]	@ (800fb9c <tcp_rexmit_rto+0x4c>)
 800fb78:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800fb7c:	490a      	ldr	r1, [pc, #40]	@ (800fba8 <tcp_rexmit_rto+0x58>)
 800fb7e:	4809      	ldr	r0, [pc, #36]	@ (800fba4 <tcp_rexmit_rto+0x54>)
 800fb80:	f002 fa2c 	bl	8011fdc <iprintf>
  if (pcb->nrtx < 0xFF) {
 800fb84:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800fb88:	2bff      	cmp	r3, #255	@ 0xff
 800fb8a:	d002      	beq.n	800fb92 <tcp_rexmit_rto+0x42>
    ++pcb->nrtx;
 800fb8c:	3301      	adds	r3, #1
 800fb8e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  tcp_output(pcb);
 800fb92:	4620      	mov	r0, r4
}
 800fb94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 800fb98:	f7ff bde8 	b.w	800f76c <tcp_output>
 800fb9c:	08014ac4 	.word	0x08014ac4
 800fba0:	08015158 	.word	0x08015158
 800fba4:	08012edc 	.word	0x08012edc
 800fba8:	08015134 	.word	0x08015134

0800fbac <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800fbac:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800fbae:	4604      	mov	r4, r0
 800fbb0:	b188      	cbz	r0, 800fbd6 <tcp_keepalive+0x2a>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800fbb2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800fbb4:	3801      	subs	r0, #1
 800fbb6:	f7fa fd51 	bl	800a65c <lwip_htonl>
 800fbba:	2100      	movs	r1, #0
 800fbbc:	4602      	mov	r2, r0
 800fbbe:	4620      	mov	r0, r4
 800fbc0:	f7fe ff78 	bl	800eab4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800fbc4:	4601      	mov	r1, r0
 800fbc6:	b170      	cbz	r0, 800fbe6 <tcp_keepalive+0x3a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fbc8:	1d23      	adds	r3, r4, #4
 800fbca:	4622      	mov	r2, r4
 800fbcc:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800fbce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fbd2:	f7fe bf97 	b.w	800eb04 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800fbd6:	4b05      	ldr	r3, [pc, #20]	@ (800fbec <tcp_keepalive+0x40>)
 800fbd8:	f640 0224 	movw	r2, #2084	@ 0x824
 800fbdc:	4904      	ldr	r1, [pc, #16]	@ (800fbf0 <tcp_keepalive+0x44>)
 800fbde:	4805      	ldr	r0, [pc, #20]	@ (800fbf4 <tcp_keepalive+0x48>)
 800fbe0:	f002 f9fc 	bl	8011fdc <iprintf>
 800fbe4:	e7e5      	b.n	800fbb2 <tcp_keepalive+0x6>
}
 800fbe6:	f04f 30ff 	mov.w	r0, #4294967295
 800fbea:	bd10      	pop	{r4, pc}
 800fbec:	08014ac4 	.word	0x08014ac4
 800fbf0:	08015174 	.word	0x08015174
 800fbf4:	08012edc 	.word	0x08012edc

0800fbf8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800fbf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fbfc:	4604      	mov	r4, r0
 800fbfe:	2800      	cmp	r0, #0
 800fc00:	d055      	beq.n	800fcae <tcp_zero_window_probe+0xb6>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800fc02:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
  if (seg == NULL) {
 800fc04:	2d00      	cmp	r5, #0
 800fc06:	d04f      	beq.n	800fca8 <tcp_zero_window_probe+0xb0>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800fc08:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 800fc0c:	2bff      	cmp	r3, #255	@ 0xff
 800fc0e:	d002      	beq.n	800fc16 <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 800fc10:	3301      	adds	r3, #1
 800fc12:	f884 309a 	strb.w	r3, [r4, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fc16:	68eb      	ldr	r3, [r5, #12]
 800fc18:	8998      	ldrh	r0, [r3, #12]
 800fc1a:	f7fa fd1b 	bl	800a654 <lwip_htons>
 800fc1e:	07c3      	lsls	r3, r0, #31
 800fc20:	d427      	bmi.n	800fc72 <tcp_zero_window_probe+0x7a>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fc22:	68eb      	ldr	r3, [r5, #12]
 800fc24:	2101      	movs	r1, #1
 800fc26:	4620      	mov	r0, r4
 800fc28:	685a      	ldr	r2, [r3, #4]
 800fc2a:	f7fe ff43 	bl	800eab4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800fc2e:	4606      	mov	r6, r0
 800fc30:	2800      	cmp	r0, #0
 800fc32:	d044      	beq.n	800fcbe <tcp_zero_window_probe+0xc6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800fc34:	f8d6 8004 	ldr.w	r8, [r6, #4]
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800fc38:	6868      	ldr	r0, [r5, #4]
 800fc3a:	f108 0114 	add.w	r1, r8, #20
 800fc3e:	892f      	ldrh	r7, [r5, #8]
 800fc40:	2201      	movs	r2, #1
 800fc42:	8903      	ldrh	r3, [r0, #8]
 800fc44:	1bdb      	subs	r3, r3, r7
 800fc46:	b29b      	uxth	r3, r3
 800fc48:	f7fb fe98 	bl	800b97c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800fc4c:	68eb      	ldr	r3, [r5, #12]
 800fc4e:	6858      	ldr	r0, [r3, #4]
 800fc50:	f7fa fd04 	bl	800a65c <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fc54:	6d23      	ldr	r3, [r4, #80]	@ 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800fc56:	3001      	adds	r0, #1
    pcb->snd_nxt = snd_nxt;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fc58:	4622      	mov	r2, r4
 800fc5a:	4631      	mov	r1, r6
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800fc5c:	1a1b      	subs	r3, r3, r0
 800fc5e:	2b00      	cmp	r3, #0
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fc60:	f104 0304 	add.w	r3, r4, #4
    pcb->snd_nxt = snd_nxt;
 800fc64:	bfb8      	it	lt
 800fc66:	6520      	strlt	r0, [r4, #80]	@ 0x50
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fc68:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800fc6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fc6e:	f7fe bf49 	b.w	800eb04 <tcp_output_control_segment>
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fc72:	892f      	ldrh	r7, [r5, #8]
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fc74:	4620      	mov	r0, r4
 800fc76:	68eb      	ldr	r3, [r5, #12]
 800fc78:	1e39      	subs	r1, r7, #0
 800fc7a:	685a      	ldr	r2, [r3, #4]
 800fc7c:	bf18      	it	ne
 800fc7e:	2101      	movne	r1, #1
 800fc80:	f7fe ff18 	bl	800eab4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800fc84:	4606      	mov	r6, r0
 800fc86:	b1d0      	cbz	r0, 800fcbe <tcp_zero_window_probe+0xc6>
  tcphdr = (struct tcp_hdr *)p->payload;
 800fc88:	f8d0 8004 	ldr.w	r8, [r0, #4]
  if (is_fin) {
 800fc8c:	2f00      	cmp	r7, #0
 800fc8e:	d1d3      	bne.n	800fc38 <tcp_zero_window_probe+0x40>
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800fc90:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 800fc94:	2011      	movs	r0, #17
 800fc96:	f7fa fcdd 	bl	800a654 <lwip_htons>
 800fc9a:	f427 577c 	bic.w	r7, r7, #16128	@ 0x3f00
 800fc9e:	b2bf      	uxth	r7, r7
 800fca0:	4338      	orrs	r0, r7
 800fca2:	f8a8 000c 	strh.w	r0, [r8, #12]
 800fca6:	e7d1      	b.n	800fc4c <tcp_zero_window_probe+0x54>
    return ERR_OK;
 800fca8:	4628      	mov	r0, r5
}
 800fcaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fcae:	4b05      	ldr	r3, [pc, #20]	@ (800fcc4 <tcp_zero_window_probe+0xcc>)
 800fcb0:	f640 024f 	movw	r2, #2127	@ 0x84f
 800fcb4:	4904      	ldr	r1, [pc, #16]	@ (800fcc8 <tcp_zero_window_probe+0xd0>)
 800fcb6:	4805      	ldr	r0, [pc, #20]	@ (800fccc <tcp_zero_window_probe+0xd4>)
 800fcb8:	f002 f990 	bl	8011fdc <iprintf>
 800fcbc:	e7a1      	b.n	800fc02 <tcp_zero_window_probe+0xa>
    return ERR_MEM;
 800fcbe:	f04f 30ff 	mov.w	r0, #4294967295
 800fcc2:	e7f2      	b.n	800fcaa <tcp_zero_window_probe+0xb2>
 800fcc4:	08014ac4 	.word	0x08014ac4
 800fcc8:	08015190 	.word	0x08015190
 800fccc:	08012edc 	.word	0x08012edc

0800fcd0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800fcd0:	b570      	push	{r4, r5, r6, lr}
 800fcd2:	4604      	mov	r4, r0
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fcd4:	200a      	movs	r0, #10
{
 800fcd6:	460e      	mov	r6, r1
 800fcd8:	4615      	mov	r5, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fcda:	f7fb f83d 	bl	800ad58 <memp_malloc>
  if (timeout == NULL) {
 800fcde:	b190      	cbz	r0, 800fd06 <sys_timeout_abs+0x36>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 800fce0:	2300      	movs	r3, #0
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800fce2:	490d      	ldr	r1, [pc, #52]	@ (800fd18 <sys_timeout_abs+0x48>)
  timeout->h = handler;
 800fce4:	6086      	str	r6, [r0, #8]
  timeout->arg = arg;
 800fce6:	60c5      	str	r5, [r0, #12]
  timeout->time = abs_time;
 800fce8:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 800fcec:	680b      	ldr	r3, [r1, #0]
 800fcee:	b91b      	cbnz	r3, 800fcf8 <sys_timeout_abs+0x28>
 800fcf0:	e007      	b.n	800fd02 <sys_timeout_abs+0x32>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800fcf2:	4619      	mov	r1, r3
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	b11b      	cbz	r3, 800fd00 <sys_timeout_abs+0x30>
 800fcf8:	685a      	ldr	r2, [r3, #4]
 800fcfa:	1aa2      	subs	r2, r4, r2
 800fcfc:	2a00      	cmp	r2, #0
 800fcfe:	daf8      	bge.n	800fcf2 <sys_timeout_abs+0x22>
        timeout->next = t->next;
 800fd00:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 800fd02:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 800fd04:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800fd06:	4b05      	ldr	r3, [pc, #20]	@ (800fd1c <sys_timeout_abs+0x4c>)
 800fd08:	22be      	movs	r2, #190	@ 0xbe
 800fd0a:	4905      	ldr	r1, [pc, #20]	@ (800fd20 <sys_timeout_abs+0x50>)
 800fd0c:	4805      	ldr	r0, [pc, #20]	@ (800fd24 <sys_timeout_abs+0x54>)
}
 800fd0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800fd12:	f002 b963 	b.w	8011fdc <iprintf>
 800fd16:	bf00      	nop
 800fd18:	2400b98c 	.word	0x2400b98c
 800fd1c:	080151b4 	.word	0x080151b4
 800fd20:	080151e8 	.word	0x080151e8
 800fd24:	08012edc 	.word	0x08012edc

0800fd28 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800fd28:	b538      	push	{r3, r4, r5, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800fd2a:	6843      	ldr	r3, [r0, #4]
{
 800fd2c:	4604      	mov	r4, r0
  cyclic->handler();
 800fd2e:	4798      	blx	r3

  now = sys_now();
 800fd30:	f7f7 fe40 	bl	80079b4 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fd34:	4b0a      	ldr	r3, [pc, #40]	@ (800fd60 <lwip_cyclic_timer+0x38>)
 800fd36:	6825      	ldr	r5, [r4, #0]
  now = sys_now();
 800fd38:	4684      	mov	ip, r0
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fd3a:	681b      	ldr	r3, [r3, #0]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fd3c:	4622      	mov	r2, r4
 800fd3e:	4909      	ldr	r1, [pc, #36]	@ (800fd64 <lwip_cyclic_timer+0x3c>)
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800fd40:	18e8      	adds	r0, r5, r3
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800fd42:	eba0 030c 	sub.w	r3, r0, ip
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	da05      	bge.n	800fd56 <lwip_cyclic_timer+0x2e>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fd4a:	eb05 000c 	add.w	r0, r5, ip
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800fd4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800fd52:	f7ff bfbd 	b.w	800fcd0 <sys_timeout_abs>
}
 800fd56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800fd5a:	f7ff bfb9 	b.w	800fcd0 <sys_timeout_abs>
 800fd5e:	bf00      	nop
 800fd60:	2400b988 	.word	0x2400b988
 800fd64:	0800fd29 	.word	0x0800fd29

0800fd68 <tcpip_tcp_timer>:
{
 800fd68:	b508      	push	{r3, lr}
  tcp_tmr();
 800fd6a:	f7fd f913 	bl	800cf94 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800fd6e:	4b0a      	ldr	r3, [pc, #40]	@ (800fd98 <tcpip_tcp_timer+0x30>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	b153      	cbz	r3, 800fd8a <tcpip_tcp_timer+0x22>
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();
 800fd74:	f7f7 ffa6 	bl	8007cc4 <sys_check_core_locking>

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fd78:	f7f7 fe1c 	bl	80079b4 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fd7c:	2200      	movs	r2, #0
 800fd7e:	4907      	ldr	r1, [pc, #28]	@ (800fd9c <tcpip_tcp_timer+0x34>)
 800fd80:	30fa      	adds	r0, #250	@ 0xfa
}
 800fd82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fd86:	f7ff bfa3 	b.w	800fcd0 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800fd8a:	4b05      	ldr	r3, [pc, #20]	@ (800fda0 <tcpip_tcp_timer+0x38>)
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d1f0      	bne.n	800fd74 <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 800fd92:	4a04      	ldr	r2, [pc, #16]	@ (800fda4 <tcpip_tcp_timer+0x3c>)
 800fd94:	6013      	str	r3, [r2, #0]
}
 800fd96:	bd08      	pop	{r3, pc}
 800fd98:	2400b93c 	.word	0x2400b93c
 800fd9c:	0800fd69 	.word	0x0800fd69
 800fda0:	2400b938 	.word	0x2400b938
 800fda4:	2400b984 	.word	0x2400b984

0800fda8 <tcp_timer_needed>:
{
 800fda8:	b508      	push	{r3, lr}
  LWIP_ASSERT_CORE_LOCKED();
 800fdaa:	f7f7 ff8b 	bl	8007cc4 <sys_check_core_locking>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fdae:	4b0c      	ldr	r3, [pc, #48]	@ (800fde0 <tcp_timer_needed+0x38>)
 800fdb0:	681a      	ldr	r2, [r3, #0]
 800fdb2:	b99a      	cbnz	r2, 800fddc <tcp_timer_needed+0x34>
 800fdb4:	4a0b      	ldr	r2, [pc, #44]	@ (800fde4 <tcp_timer_needed+0x3c>)
 800fdb6:	6812      	ldr	r2, [r2, #0]
 800fdb8:	b162      	cbz	r2, 800fdd4 <tcp_timer_needed+0x2c>
    tcpip_tcp_timer_active = 1;
 800fdba:	2201      	movs	r2, #1
 800fdbc:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT_CORE_LOCKED();
 800fdbe:	f7f7 ff81 	bl	8007cc4 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fdc2:	f7f7 fdf7 	bl	80079b4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	4907      	ldr	r1, [pc, #28]	@ (800fde8 <tcp_timer_needed+0x40>)
 800fdca:	30fa      	adds	r0, #250	@ 0xfa
}
 800fdcc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fdd0:	f7ff bf7e 	b.w	800fcd0 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fdd4:	4a05      	ldr	r2, [pc, #20]	@ (800fdec <tcp_timer_needed+0x44>)
 800fdd6:	6812      	ldr	r2, [r2, #0]
 800fdd8:	2a00      	cmp	r2, #0
 800fdda:	d1ee      	bne.n	800fdba <tcp_timer_needed+0x12>
}
 800fddc:	bd08      	pop	{r3, pc}
 800fdde:	bf00      	nop
 800fde0:	2400b984 	.word	0x2400b984
 800fde4:	2400b93c 	.word	0x2400b93c
 800fde8:	0800fd69 	.word	0x0800fd69
 800fdec:	2400b938 	.word	0x2400b938

0800fdf0 <sys_timeouts_init>:
{
 800fdf0:	b538      	push	{r3, r4, r5, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fdf2:	4d0c      	ldr	r5, [pc, #48]	@ (800fe24 <sys_timeouts_init+0x34>)
  LWIP_ASSERT_CORE_LOCKED();
 800fdf4:	f7f7 ff66 	bl	8007cc4 <sys_check_core_locking>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fdf8:	4c0b      	ldr	r4, [pc, #44]	@ (800fe28 <sys_timeouts_init+0x38>)
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fdfa:	f7f7 fddb 	bl	80079b4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fdfe:	462a      	mov	r2, r5
 800fe00:	f500 707a 	add.w	r0, r0, #1000	@ 0x3e8
 800fe04:	4621      	mov	r1, r4
 800fe06:	f7ff ff63 	bl	800fcd0 <sys_timeout_abs>
  LWIP_ASSERT_CORE_LOCKED();
 800fe0a:	f7f7 ff5b 	bl	8007cc4 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800fe0e:	f7f7 fdd1 	bl	80079b4 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fe12:	f105 0208 	add.w	r2, r5, #8
 800fe16:	4621      	mov	r1, r4
 800fe18:	f500 707a 	add.w	r0, r0, #1000	@ 0x3e8
}
 800fe1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800fe20:	f7ff bf56 	b.w	800fcd0 <sys_timeout_abs>
 800fe24:	08015230 	.word	0x08015230
 800fe28:	0800fd29 	.word	0x0800fd29

0800fe2c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800fe2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 800fe30:	f7f7 ff48 	bl	8007cc4 <sys_check_core_locking>

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800fe34:	4c10      	ldr	r4, [pc, #64]	@ (800fe78 <sys_check_timeouts+0x4c>)
 800fe36:	f7f7 fdbd 	bl	80079b4 <sys_now>

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 800fe3a:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 800fe7c <sys_check_timeouts+0x50>
  now = sys_now();
 800fe3e:	4607      	mov	r7, r0
 800fe40:	e00f      	b.n	800fe62 <sys_check_timeouts+0x36>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800fe42:	685a      	ldr	r2, [r3, #4]
 800fe44:	eba7 0c02 	sub.w	ip, r7, r2
 800fe48:	f1bc 0f00 	cmp.w	ip, #0
 800fe4c:	db0e      	blt.n	800fe6c <sys_check_timeouts+0x40>
    handler = tmptimeout->h;
 800fe4e:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 800fe50:	681e      	ldr	r6, [r3, #0]
    arg = tmptimeout->arg;
 800fe52:	f8d3 900c 	ldr.w	r9, [r3, #12]
    current_timeout_due_time = tmptimeout->time;
 800fe56:	f8c8 2000 	str.w	r2, [r8]
    next_timeout = tmptimeout->next;
 800fe5a:	6026      	str	r6, [r4, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800fe5c:	f7fa ffc2 	bl	800ade4 <memp_free>
    if (handler != NULL) {
 800fe60:	b935      	cbnz	r5, 800fe70 <sys_check_timeouts+0x44>
    tmptimeout = next_timeout;
 800fe62:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800fe64:	200a      	movs	r0, #10
 800fe66:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d1ea      	bne.n	800fe42 <sys_check_timeouts+0x16>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800fe6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      handler(arg);
 800fe70:	4648      	mov	r0, r9
 800fe72:	47a8      	blx	r5
 800fe74:	e7f5      	b.n	800fe62 <sys_check_timeouts+0x36>
 800fe76:	bf00      	nop
 800fe78:	2400b98c 	.word	0x2400b98c
 800fe7c:	2400b988 	.word	0x2400b988

0800fe80 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 800fe80:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 800fe82:	4c08      	ldr	r4, [pc, #32]	@ (800fea4 <sys_timeouts_sleeptime+0x24>)
  LWIP_ASSERT_CORE_LOCKED();
 800fe84:	f7f7 ff1e 	bl	8007cc4 <sys_check_core_locking>
  if (next_timeout == NULL) {
 800fe88:	6823      	ldr	r3, [r4, #0]
 800fe8a:	b13b      	cbz	r3, 800fe9c <sys_timeouts_sleeptime+0x1c>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 800fe8c:	f7f7 fd92 	bl	80079b4 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 800fe90:	6823      	ldr	r3, [r4, #0]
 800fe92:	685b      	ldr	r3, [r3, #4]
    return 0;
 800fe94:	1a18      	subs	r0, r3, r0
 800fe96:	bf48      	it	mi
 800fe98:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 800fe9a:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 800fe9c:	f04f 30ff 	mov.w	r0, #4294967295
}
 800fea0:	bd10      	pop	{r4, pc}
 800fea2:	bf00      	nop
 800fea4:	2400b98c 	.word	0x2400b98c

0800fea8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800fea8:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800feaa:	f001 ff97 	bl	8011ddc <rand>
 800feae:	4b02      	ldr	r3, [pc, #8]	@ (800feb8 <udp_init+0x10>)
 800feb0:	4a02      	ldr	r2, [pc, #8]	@ (800febc <udp_init+0x14>)
 800feb2:	4303      	orrs	r3, r0
 800feb4:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 800feb6:	bd08      	pop	{r3, pc}
 800feb8:	ffffc000 	.word	0xffffc000
 800febc:	24000032 	.word	0x24000032

0800fec0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800fec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec4:	4680      	mov	r8, r0
 800fec6:	b085      	sub	sp, #20
 800fec8:	460f      	mov	r7, r1
  u8_t broadcast;
  u8_t for_us = 0;

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();
 800feca:	f7f7 fefb 	bl	8007cc4 <sys_check_core_locking>

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800fece:	f1b8 0f00 	cmp.w	r8, #0
 800fed2:	f000 80c4 	beq.w	801005e <udp_input+0x19e>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800fed6:	2f00      	cmp	r7, #0
 800fed8:	f000 80ca 	beq.w	8010070 <udp_input+0x1b0>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800fedc:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800fee0:	2b07      	cmp	r3, #7
 800fee2:	f240 808c 	bls.w	800fffe <udp_input+0x13e>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800fee6:	f8df 91d8 	ldr.w	r9, [pc, #472]	@ 80100c0 <udp_input+0x200>
  udphdr = (struct udp_hdr *)p->payload;
 800feea:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800feee:	f8d9 1000 	ldr.w	r1, [r9]
 800fef2:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800fef6:	f001 f9eb 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 800fefa:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800fefc:	8820      	ldrh	r0, [r4, #0]
 800fefe:	f7fa fba9 	bl	800a654 <lwip_htons>
 800ff02:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 800ff04:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 800ff06:	9303      	str	r3, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 800ff08:	f7fa fba4 	bl	800a654 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ff0c:	4b64      	ldr	r3, [pc, #400]	@ (80100a0 <udp_input+0x1e0>)
  dest = lwip_ntohs(udphdr->dest);
 800ff0e:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ff10:	681c      	ldr	r4, [r3, #0]
 800ff12:	2c00      	cmp	r4, #0
 800ff14:	d07c      	beq.n	8010010 <udp_input+0x150>
  uncon_pcb = NULL;
 800ff16:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 800ff1a:	465e      	mov	r6, fp
 800ff1c:	e004      	b.n	800ff28 <udp_input+0x68>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ff1e:	68e3      	ldr	r3, [r4, #12]
 800ff20:	4626      	mov	r6, r4
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d071      	beq.n	801000a <udp_input+0x14a>
 800ff26:	461c      	mov	r4, r3
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800ff28:	8a63      	ldrh	r3, [r4, #18]
 800ff2a:	42ab      	cmp	r3, r5
 800ff2c:	d1f7      	bne.n	800ff1e <udp_input+0x5e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800ff2e:	2f00      	cmp	r7, #0
 800ff30:	f000 808e 	beq.w	8010050 <udp_input+0x190>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ff34:	7a22      	ldrb	r2, [r4, #8]
 800ff36:	b13a      	cbz	r2, 800ff48 <udp_input+0x88>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800ff38:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ff3c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ff40:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ff42:	b2db      	uxtb	r3, r3
 800ff44:	429a      	cmp	r2, r3
 800ff46:	d1ea      	bne.n	800ff1e <udp_input+0x5e>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800ff48:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 800ff4a:	f1ba 0f00 	cmp.w	sl, #0
 800ff4e:	d038      	beq.n	800ffc2 <udp_input+0x102>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800ff50:	b13b      	cbz	r3, 800ff62 <udp_input+0xa2>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800ff52:	f8d9 2014 	ldr.w	r2, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800ff56:	1c50      	adds	r0, r2, #1
 800ff58:	d003      	beq.n	800ff62 <udp_input+0xa2>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800ff5a:	405a      	eors	r2, r3
 800ff5c:	68b9      	ldr	r1, [r7, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800ff5e:	420a      	tst	r2, r1
 800ff60:	d1dd      	bne.n	800ff1e <udp_input+0x5e>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800ff62:	7c22      	ldrb	r2, [r4, #16]
 800ff64:	0752      	lsls	r2, r2, #29
 800ff66:	d408      	bmi.n	800ff7a <udp_input+0xba>
        if (uncon_pcb == NULL) {
 800ff68:	f1bb 0f00 	cmp.w	fp, #0
 800ff6c:	f000 8091 	beq.w	8010092 <udp_input+0x1d2>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800ff70:	f8d9 2014 	ldr.w	r2, [r9, #20]
 800ff74:	3201      	adds	r2, #1
 800ff76:	f000 8082 	beq.w	801007e <udp_input+0x1be>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800ff7a:	8aa3      	ldrh	r3, [r4, #20]
 800ff7c:	9a03      	ldr	r2, [sp, #12]
 800ff7e:	4293      	cmp	r3, r2
 800ff80:	d1cd      	bne.n	800ff1e <udp_input+0x5e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ff82:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 800ff84:	b11b      	cbz	r3, 800ff8e <udp_input+0xce>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800ff86:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d1c7      	bne.n	800ff1e <udp_input+0x5e>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 800ff8e:	b34e      	cbz	r6, 800ffe4 <udp_input+0x124>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800ff90:	68e3      	ldr	r3, [r4, #12]
          pcb->next = udp_pcbs;
          udp_pcbs = pcb;
 800ff92:	46a3      	mov	fp, r4
          pcb->next = udp_pcbs;
 800ff94:	4a42      	ldr	r2, [pc, #264]	@ (80100a0 <udp_input+0x1e0>)
          prev->next = pcb->next;
 800ff96:	60f3      	str	r3, [r6, #12]
          pcb->next = udp_pcbs;
 800ff98:	6813      	ldr	r3, [r2, #0]
          udp_pcbs = pcb;
 800ff9a:	6014      	str	r4, [r2, #0]
          pcb->next = udp_pcbs;
 800ff9c:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800ff9e:	2108      	movs	r1, #8
 800ffa0:	4640      	mov	r0, r8
 800ffa2:	f7fb f9c9 	bl	800b338 <pbuf_remove_header>
 800ffa6:	bb18      	cbnz	r0, 800fff0 <udp_input+0x130>
 800ffa8:	465c      	mov	r4, fp
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800ffaa:	69a5      	ldr	r5, [r4, #24]
 800ffac:	b33d      	cbz	r5, 800fffe <udp_input+0x13e>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800ffae:	9b03      	ldr	r3, [sp, #12]
 800ffb0:	4642      	mov	r2, r8
 800ffb2:	69e0      	ldr	r0, [r4, #28]
 800ffb4:	4621      	mov	r1, r4
 800ffb6:	9300      	str	r3, [sp, #0]
 800ffb8:	4b3a      	ldr	r3, [pc, #232]	@ (80100a4 <udp_input+0x1e4>)
 800ffba:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800ffbc:	b005      	add	sp, #20
 800ffbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800ffc2:	b11b      	cbz	r3, 800ffcc <udp_input+0x10c>
 800ffc4:	f8d9 2014 	ldr.w	r2, [r9, #20]
 800ffc8:	4293      	cmp	r3, r2
 800ffca:	d1a8      	bne.n	800ff1e <udp_input+0x5e>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800ffcc:	7c23      	ldrb	r3, [r4, #16]
 800ffce:	0759      	lsls	r1, r3, #29
 800ffd0:	d4d3      	bmi.n	800ff7a <udp_input+0xba>
      if ((pcb->remote_port == src) &&
 800ffd2:	8aa3      	ldrh	r3, [r4, #20]
        if (uncon_pcb == NULL) {
 800ffd4:	f1bb 0f00 	cmp.w	fp, #0
 800ffd8:	bf08      	it	eq
 800ffda:	46a3      	moveq	fp, r4
      if ((pcb->remote_port == src) &&
 800ffdc:	9a03      	ldr	r2, [sp, #12]
 800ffde:	4293      	cmp	r3, r2
 800ffe0:	d19d      	bne.n	800ff1e <udp_input+0x5e>
 800ffe2:	e7ce      	b.n	800ff82 <udp_input+0xc2>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800ffe4:	2108      	movs	r1, #8
 800ffe6:	4640      	mov	r0, r8
 800ffe8:	f7fb f9a6 	bl	800b338 <pbuf_remove_header>
 800ffec:	2800      	cmp	r0, #0
 800ffee:	d0dc      	beq.n	800ffaa <udp_input+0xea>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800fff0:	4b2d      	ldr	r3, [pc, #180]	@ (80100a8 <udp_input+0x1e8>)
 800fff2:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800fff6:	492d      	ldr	r1, [pc, #180]	@ (80100ac <udp_input+0x1ec>)
 800fff8:	482d      	ldr	r0, [pc, #180]	@ (80100b0 <udp_input+0x1f0>)
 800fffa:	f001 ffef 	bl	8011fdc <iprintf>
      pbuf_free(p);
 800fffe:	4640      	mov	r0, r8
}
 8010000:	b005      	add	sp, #20
 8010002:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 8010006:	f7fb b9f9 	b.w	800b3fc <pbuf_free>
  if (pcb != NULL) {
 801000a:	f1bb 0f00 	cmp.w	fp, #0
 801000e:	d1c6      	bne.n	800ff9e <udp_input+0xde>
  if (for_us) {
 8010010:	687a      	ldr	r2, [r7, #4]
 8010012:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010016:	429a      	cmp	r2, r3
 8010018:	d1f1      	bne.n	800fffe <udp_input+0x13e>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801001a:	2108      	movs	r1, #8
 801001c:	4640      	mov	r0, r8
 801001e:	f7fb f98b 	bl	800b338 <pbuf_remove_header>
 8010022:	2800      	cmp	r0, #0
 8010024:	d1e4      	bne.n	800fff0 <udp_input+0x130>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8010026:	f1ba 0f00 	cmp.w	sl, #0
 801002a:	d1e8      	bne.n	800fffe <udp_input+0x13e>
 801002c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010030:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010034:	2be0      	cmp	r3, #224	@ 0xe0
 8010036:	d0e2      	beq.n	800fffe <udp_input+0x13e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8010038:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 801003c:	4640      	mov	r0, r8
 801003e:	3108      	adds	r1, #8
 8010040:	b209      	sxth	r1, r1
 8010042:	f7fb f9a7 	bl	800b394 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8010046:	2103      	movs	r1, #3
 8010048:	4640      	mov	r0, r8
 801004a:	f000 ff8d 	bl	8010f68 <icmp_dest_unreach>
 801004e:	e7d6      	b.n	800fffe <udp_input+0x13e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8010050:	4b15      	ldr	r3, [pc, #84]	@ (80100a8 <udp_input+0x1e8>)
 8010052:	2288      	movs	r2, #136	@ 0x88
 8010054:	4917      	ldr	r1, [pc, #92]	@ (80100b4 <udp_input+0x1f4>)
 8010056:	4816      	ldr	r0, [pc, #88]	@ (80100b0 <udp_input+0x1f0>)
 8010058:	f001 ffc0 	bl	8011fdc <iprintf>
 801005c:	e76a      	b.n	800ff34 <udp_input+0x74>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801005e:	4b12      	ldr	r3, [pc, #72]	@ (80100a8 <udp_input+0x1e8>)
 8010060:	22cf      	movs	r2, #207	@ 0xcf
 8010062:	4915      	ldr	r1, [pc, #84]	@ (80100b8 <udp_input+0x1f8>)
 8010064:	4812      	ldr	r0, [pc, #72]	@ (80100b0 <udp_input+0x1f0>)
 8010066:	f001 ffb9 	bl	8011fdc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801006a:	2f00      	cmp	r7, #0
 801006c:	f47f af36 	bne.w	800fedc <udp_input+0x1c>
 8010070:	4b0d      	ldr	r3, [pc, #52]	@ (80100a8 <udp_input+0x1e8>)
 8010072:	22d0      	movs	r2, #208	@ 0xd0
 8010074:	4911      	ldr	r1, [pc, #68]	@ (80100bc <udp_input+0x1fc>)
 8010076:	480e      	ldr	r0, [pc, #56]	@ (80100b0 <udp_input+0x1f0>)
 8010078:	f001 ffb0 	bl	8011fdc <iprintf>
 801007c:	e72e      	b.n	800fedc <udp_input+0x1c>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801007e:	687a      	ldr	r2, [r7, #4]
 8010080:	f8db 1000 	ldr.w	r1, [fp]
 8010084:	4291      	cmp	r1, r2
 8010086:	f43f af78 	beq.w	800ff7a <udp_input+0xba>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801008a:	429a      	cmp	r2, r3
 801008c:	bf08      	it	eq
 801008e:	46a3      	moveq	fp, r4
 8010090:	e773      	b.n	800ff7a <udp_input+0xba>
      if ((pcb->remote_port == src) &&
 8010092:	8aa3      	ldrh	r3, [r4, #20]
        if (uncon_pcb == NULL) {
 8010094:	46a3      	mov	fp, r4
      if ((pcb->remote_port == src) &&
 8010096:	9a03      	ldr	r2, [sp, #12]
 8010098:	4293      	cmp	r3, r2
 801009a:	f47f af40 	bne.w	800ff1e <udp_input+0x5e>
 801009e:	e770      	b.n	800ff82 <udp_input+0xc2>
 80100a0:	2400b990 	.word	0x2400b990
 80100a4:	24004e88 	.word	0x24004e88
 80100a8:	08015240 	.word	0x08015240
 80100ac:	080152cc 	.word	0x080152cc
 80100b0:	08012edc 	.word	0x08012edc
 80100b4:	080152a4 	.word	0x080152a4
 80100b8:	08015270 	.word	0x08015270
 80100bc:	08015288 	.word	0x08015288
 80100c0:	24004e78 	.word	0x24004e78

080100c4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80100c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100c6:	460f      	mov	r7, r1
 80100c8:	4605      	mov	r5, r0
 80100ca:	4616      	mov	r6, r2
  u8_t rebind;
#if LWIP_IPV6 && LWIP_IPV6_SCOPES
  ip_addr_t zoned_ipaddr;
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  LWIP_ASSERT_CORE_LOCKED();
 80100cc:	f7f7 fdfa 	bl	8007cc4 <sys_check_core_locking>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80100d0:	2f00      	cmp	r7, #0
 80100d2:	d043      	beq.n	801015c <udp_bind+0x98>
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80100d4:	2d00      	cmp	r5, #0
 80100d6:	d05c      	beq.n	8010192 <udp_bind+0xce>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80100d8:	f8df c0e0 	ldr.w	ip, [pc, #224]	@ 80101bc <udp_bind+0xf8>
 80100dc:	f8dc 0000 	ldr.w	r0, [ip]
 80100e0:	b1e8      	cbz	r0, 801011e <udp_bind+0x5a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80100e2:	4285      	cmp	r5, r0
 80100e4:	d03c      	beq.n	8010160 <udp_bind+0x9c>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80100e6:	4604      	mov	r4, r0
 80100e8:	e001      	b.n	80100ee <udp_bind+0x2a>
    if (pcb == ipcb) {
 80100ea:	42a5      	cmp	r5, r4
 80100ec:	d038      	beq.n	8010160 <udp_bind+0x9c>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80100ee:	68e4      	ldr	r4, [r4, #12]
 80100f0:	2c00      	cmp	r4, #0
 80100f2:	d1fa      	bne.n	80100ea <udp_bind+0x26>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80100f4:	b1ae      	cbz	r6, 8010122 <udp_bind+0x5e>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80100f6:	6839      	ldr	r1, [r7, #0]
 80100f8:	4603      	mov	r3, r0
 80100fa:	e001      	b.n	8010100 <udp_bind+0x3c>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80100fc:	68db      	ldr	r3, [r3, #12]
 80100fe:	b303      	cbz	r3, 8010142 <udp_bind+0x7e>
      if (pcb != ipcb) {
 8010100:	429d      	cmp	r5, r3
 8010102:	d0fb      	beq.n	80100fc <udp_bind+0x38>
          if ((ipcb->local_port == port) &&
 8010104:	8a5a      	ldrh	r2, [r3, #18]
 8010106:	42b2      	cmp	r2, r6
 8010108:	d1f8      	bne.n	80100fc <udp_bind+0x38>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801010a:	681a      	ldr	r2, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 801010c:	2a00      	cmp	r2, #0
 801010e:	bf18      	it	ne
 8010110:	428a      	cmpne	r2, r1
 8010112:	d001      	beq.n	8010118 <udp_bind+0x54>
 8010114:	2900      	cmp	r1, #0
 8010116:	d1f1      	bne.n	80100fc <udp_bind+0x38>
      return ERR_USE;
 8010118:	f06f 0007 	mvn.w	r0, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 801011c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (port == 0) {
 801011e:	b9ae      	cbnz	r6, 801014c <udp_bind+0x88>
  rebind = 0;
 8010120:	4604      	mov	r4, r0
 8010122:	f8df e09c 	ldr.w	lr, [pc, #156]	@ 80101c0 <udp_bind+0xfc>
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8010126:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801012a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801012e:	f8be 6000 	ldrh.w	r6, [lr]
 8010132:	429e      	cmp	r6, r3
 8010134:	d028      	beq.n	8010188 <udp_bind+0xc4>
 8010136:	3601      	adds	r6, #1
 8010138:	b2b6      	uxth	r6, r6
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801013a:	b9e0      	cbnz	r0, 8010176 <udp_bind+0xb2>
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801013c:	6839      	ldr	r1, [r7, #0]
 801013e:	f8ae 6000 	strh.w	r6, [lr]
 8010142:	6029      	str	r1, [r5, #0]
  pcb->local_port = port;
 8010144:	826e      	strh	r6, [r5, #18]
  if (rebind == 0) {
 8010146:	b124      	cbz	r4, 8010152 <udp_bind+0x8e>
  return ERR_OK;
 8010148:	2000      	movs	r0, #0
}
 801014a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801014c:	683b      	ldr	r3, [r7, #0]
  pcb->local_port = port;
 801014e:	826e      	strh	r6, [r5, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8010150:	602b      	str	r3, [r5, #0]
    pcb->next = udp_pcbs;
 8010152:	60e8      	str	r0, [r5, #12]
  return ERR_OK;
 8010154:	2000      	movs	r0, #0
    udp_pcbs = pcb;
 8010156:	f8cc 5000 	str.w	r5, [ip]
 801015a:	e7f6      	b.n	801014a <udp_bind+0x86>
    ipaddr = IP4_ADDR_ANY;
 801015c:	4f13      	ldr	r7, [pc, #76]	@ (80101ac <udp_bind+0xe8>)
 801015e:	e7b9      	b.n	80100d4 <udp_bind+0x10>
      rebind = 1;
 8010160:	2401      	movs	r4, #1
 8010162:	e7c7      	b.n	80100f4 <udp_bind+0x30>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8010164:	3901      	subs	r1, #1
 8010166:	b289      	uxth	r1, r1
 8010168:	b1e9      	cbz	r1, 80101a6 <udp_bind+0xe2>
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801016a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801016e:	429e      	cmp	r6, r3
 8010170:	d1e1      	bne.n	8010136 <udp_bind+0x72>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8010172:	f44f 4640 	mov.w	r6, #49152	@ 0xc000
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010176:	4603      	mov	r3, r0
 8010178:	e002      	b.n	8010180 <udp_bind+0xbc>
 801017a:	68db      	ldr	r3, [r3, #12]
 801017c:	2b00      	cmp	r3, #0
 801017e:	d0dd      	beq.n	801013c <udp_bind+0x78>
    if (pcb->local_port == udp_port) {
 8010180:	8a5a      	ldrh	r2, [r3, #18]
 8010182:	42b2      	cmp	r2, r6
 8010184:	d1f9      	bne.n	801017a <udp_bind+0xb6>
 8010186:	e7ed      	b.n	8010164 <udp_bind+0xa0>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8010188:	f44f 4640 	mov.w	r6, #49152	@ 0xc000
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801018c:	2800      	cmp	r0, #0
 801018e:	d1f2      	bne.n	8010176 <udp_bind+0xb2>
 8010190:	e7d4      	b.n	801013c <udp_bind+0x78>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8010192:	4b07      	ldr	r3, [pc, #28]	@ (80101b0 <udp_bind+0xec>)
 8010194:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8010198:	4906      	ldr	r1, [pc, #24]	@ (80101b4 <udp_bind+0xf0>)
 801019a:	4807      	ldr	r0, [pc, #28]	@ (80101b8 <udp_bind+0xf4>)
 801019c:	f001 ff1e 	bl	8011fdc <iprintf>
 80101a0:	f06f 000f 	mvn.w	r0, #15
}
 80101a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101a6:	f8ae 6000 	strh.w	r6, [lr]
    if (port == 0) {
 80101aa:	e7b5      	b.n	8010118 <udp_bind+0x54>
 80101ac:	080157b4 	.word	0x080157b4
 80101b0:	08015240 	.word	0x08015240
 80101b4:	080152e8 	.word	0x080152e8
 80101b8:	08012edc 	.word	0x08012edc
 80101bc:	2400b990 	.word	0x2400b990
 80101c0:	24000032 	.word	0x24000032

080101c4 <udp_sendto_if_src>:
{
 80101c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101c8:	4604      	mov	r4, r0
 80101ca:	b085      	sub	sp, #20
 80101cc:	460d      	mov	r5, r1
 80101ce:	4690      	mov	r8, r2
 80101d0:	4699      	mov	r9, r3
 80101d2:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	@ 0x38
  LWIP_ASSERT_CORE_LOCKED();
 80101d6:	f7f7 fd75 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80101da:	2c00      	cmp	r4, #0
 80101dc:	f000 8082 	beq.w	80102e4 <udp_sendto_if_src+0x120>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80101e0:	2d00      	cmp	r5, #0
 80101e2:	d077      	beq.n	80102d4 <udp_sendto_if_src+0x110>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80101e4:	f1b8 0f00 	cmp.w	r8, #0
 80101e8:	d06c      	beq.n	80102c4 <udp_sendto_if_src+0x100>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80101ea:	f1ba 0f00 	cmp.w	sl, #0
 80101ee:	d05f      	beq.n	80102b0 <udp_sendto_if_src+0xec>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80101f0:	f1bb 0f00 	cmp.w	fp, #0
 80101f4:	d07e      	beq.n	80102f4 <udp_sendto_if_src+0x130>
  if (pcb->local_port == 0) {
 80101f6:	8a62      	ldrh	r2, [r4, #18]
 80101f8:	2a00      	cmp	r2, #0
 80101fa:	d034      	beq.n	8010266 <udp_sendto_if_src+0xa2>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80101fc:	892a      	ldrh	r2, [r5, #8]
 80101fe:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 8010202:	429a      	cmp	r2, r3
 8010204:	d851      	bhi.n	80102aa <udp_sendto_if_src+0xe6>
  if (pbuf_add_header(p, UDP_HLEN)) {
 8010206:	2108      	movs	r1, #8
 8010208:	4628      	mov	r0, r5
 801020a:	f7fb f865 	bl	800b2d8 <pbuf_add_header>
 801020e:	2800      	cmp	r0, #0
 8010210:	d134      	bne.n	801027c <udp_sendto_if_src+0xb8>
 8010212:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8010214:	8973      	ldrh	r3, [r6, #10]
 8010216:	2b07      	cmp	r3, #7
 8010218:	d93f      	bls.n	801029a <udp_sendto_if_src+0xd6>
  udphdr = (struct udp_hdr *)q->payload;
 801021a:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801021c:	8a60      	ldrh	r0, [r4, #18]
 801021e:	f7fa fa19 	bl	800a654 <lwip_htons>
 8010222:	8038      	strh	r0, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 8010224:	4648      	mov	r0, r9
 8010226:	f7fa fa15 	bl	800a654 <lwip_htons>
  udphdr->chksum = 0x0000;
 801022a:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 801022c:	8078      	strh	r0, [r7, #2]
  udphdr->chksum = 0x0000;
 801022e:	71bb      	strb	r3, [r7, #6]
 8010230:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 8010232:	8930      	ldrh	r0, [r6, #8]
 8010234:	f7fa fa0e 	bl	800a654 <lwip_htons>
 8010238:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801023a:	f8cd b008 	str.w	fp, [sp, #8]
 801023e:	2011      	movs	r0, #17
 8010240:	7aa3      	ldrb	r3, [r4, #10]
 8010242:	4642      	mov	r2, r8
 8010244:	4651      	mov	r1, sl
 8010246:	9300      	str	r3, [sp, #0]
 8010248:	7ae3      	ldrb	r3, [r4, #11]
 801024a:	9001      	str	r0, [sp, #4]
 801024c:	4630      	mov	r0, r6
 801024e:	f000 ffa9 	bl	80111a4 <ip4_output_if_src>
  if (q != p) {
 8010252:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8010254:	4607      	mov	r7, r0
  if (q != p) {
 8010256:	d002      	beq.n	801025e <udp_sendto_if_src+0x9a>
    pbuf_free(q);
 8010258:	4630      	mov	r0, r6
 801025a:	f7fb f8cf 	bl	800b3fc <pbuf_free>
}
 801025e:	4638      	mov	r0, r7
 8010260:	b005      	add	sp, #20
 8010262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8010266:	4621      	mov	r1, r4
 8010268:	4620      	mov	r0, r4
 801026a:	f7ff ff2b 	bl	80100c4 <udp_bind>
    if (err != ERR_OK) {
 801026e:	4607      	mov	r7, r0
 8010270:	2800      	cmp	r0, #0
 8010272:	d0c3      	beq.n	80101fc <udp_sendto_if_src+0x38>
}
 8010274:	4638      	mov	r0, r7
 8010276:	b005      	add	sp, #20
 8010278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801027c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010280:	2108      	movs	r1, #8
 8010282:	2022      	movs	r0, #34	@ 0x22
 8010284:	f7fb f92a 	bl	800b4dc <pbuf_alloc>
    if (q == NULL) {
 8010288:	4606      	mov	r6, r0
 801028a:	b170      	cbz	r0, 80102aa <udp_sendto_if_src+0xe6>
    if (p->tot_len != 0) {
 801028c:	892b      	ldrh	r3, [r5, #8]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d0c0      	beq.n	8010214 <udp_sendto_if_src+0x50>
      pbuf_chain(q, p);
 8010292:	4629      	mov	r1, r5
 8010294:	f7fb fa8c 	bl	800b7b0 <pbuf_chain>
 8010298:	e7bc      	b.n	8010214 <udp_sendto_if_src+0x50>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801029a:	4b1a      	ldr	r3, [pc, #104]	@ (8010304 <udp_sendto_if_src+0x140>)
 801029c:	f240 320d 	movw	r2, #781	@ 0x30d
 80102a0:	4919      	ldr	r1, [pc, #100]	@ (8010308 <udp_sendto_if_src+0x144>)
 80102a2:	481a      	ldr	r0, [pc, #104]	@ (801030c <udp_sendto_if_src+0x148>)
 80102a4:	f001 fe9a 	bl	8011fdc <iprintf>
 80102a8:	e7b7      	b.n	801021a <udp_sendto_if_src+0x56>
    return ERR_MEM;
 80102aa:	f04f 37ff 	mov.w	r7, #4294967295
 80102ae:	e7d6      	b.n	801025e <udp_sendto_if_src+0x9a>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80102b0:	4b14      	ldr	r3, [pc, #80]	@ (8010304 <udp_sendto_if_src+0x140>)
 80102b2:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 80102b6:	4916      	ldr	r1, [pc, #88]	@ (8010310 <udp_sendto_if_src+0x14c>)
 80102b8:	4814      	ldr	r0, [pc, #80]	@ (801030c <udp_sendto_if_src+0x148>)
 80102ba:	f001 fe8f 	bl	8011fdc <iprintf>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80102be:	f06f 070f 	mvn.w	r7, #15
 80102c2:	e7cc      	b.n	801025e <udp_sendto_if_src+0x9a>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80102c4:	4b0f      	ldr	r3, [pc, #60]	@ (8010304 <udp_sendto_if_src+0x140>)
 80102c6:	f240 22d3 	movw	r2, #723	@ 0x2d3
 80102ca:	4912      	ldr	r1, [pc, #72]	@ (8010314 <udp_sendto_if_src+0x150>)
 80102cc:	480f      	ldr	r0, [pc, #60]	@ (801030c <udp_sendto_if_src+0x148>)
 80102ce:	f001 fe85 	bl	8011fdc <iprintf>
 80102d2:	e7f4      	b.n	80102be <udp_sendto_if_src+0xfa>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80102d4:	4b0b      	ldr	r3, [pc, #44]	@ (8010304 <udp_sendto_if_src+0x140>)
 80102d6:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80102da:	490f      	ldr	r1, [pc, #60]	@ (8010318 <udp_sendto_if_src+0x154>)
 80102dc:	480b      	ldr	r0, [pc, #44]	@ (801030c <udp_sendto_if_src+0x148>)
 80102de:	f001 fe7d 	bl	8011fdc <iprintf>
 80102e2:	e7ec      	b.n	80102be <udp_sendto_if_src+0xfa>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80102e4:	4b07      	ldr	r3, [pc, #28]	@ (8010304 <udp_sendto_if_src+0x140>)
 80102e6:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80102ea:	490c      	ldr	r1, [pc, #48]	@ (801031c <udp_sendto_if_src+0x158>)
 80102ec:	4807      	ldr	r0, [pc, #28]	@ (801030c <udp_sendto_if_src+0x148>)
 80102ee:	f001 fe75 	bl	8011fdc <iprintf>
 80102f2:	e7e4      	b.n	80102be <udp_sendto_if_src+0xfa>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80102f4:	4b03      	ldr	r3, [pc, #12]	@ (8010304 <udp_sendto_if_src+0x140>)
 80102f6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80102fa:	4909      	ldr	r1, [pc, #36]	@ (8010320 <udp_sendto_if_src+0x15c>)
 80102fc:	4803      	ldr	r0, [pc, #12]	@ (801030c <udp_sendto_if_src+0x148>)
 80102fe:	f001 fe6d 	bl	8011fdc <iprintf>
 8010302:	e7dc      	b.n	80102be <udp_sendto_if_src+0xfa>
 8010304:	08015240 	.word	0x08015240
 8010308:	080153ac 	.word	0x080153ac
 801030c:	08012edc 	.word	0x08012edc
 8010310:	08015364 	.word	0x08015364
 8010314:	08015340 	.word	0x08015340
 8010318:	08015320 	.word	0x08015320
 801031c:	08015300 	.word	0x08015300
 8010320:	08015388 	.word	0x08015388

08010324 <udp_sendto_if>:
{
 8010324:	b570      	push	{r4, r5, r6, lr}
 8010326:	b082      	sub	sp, #8
 8010328:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801032a:	b390      	cbz	r0, 8010392 <udp_sendto_if+0x6e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801032c:	b349      	cbz	r1, 8010382 <udp_sendto_if+0x5e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801032e:	b302      	cbz	r2, 8010372 <udp_sendto_if+0x4e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8010330:	b1ac      	cbz	r4, 801035e <udp_sendto_if+0x3a>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010332:	6805      	ldr	r5, [r0, #0]
 8010334:	b935      	cbnz	r5, 8010344 <udp_sendto_if+0x20>
      src_ip = netif_ip_addr4(netif);
 8010336:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8010338:	e9cd 4500 	strd	r4, r5, [sp]
 801033c:	f7ff ff42 	bl	80101c4 <udp_sendto_if_src>
}
 8010340:	b002      	add	sp, #8
 8010342:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8010344:	f005 0cf0 	and.w	ip, r5, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010348:	f1bc 0fe0 	cmp.w	ip, #224	@ 0xe0
 801034c:	d0f3      	beq.n	8010336 <udp_sendto_if+0x12>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801034e:	6866      	ldr	r6, [r4, #4]
 8010350:	42b5      	cmp	r5, r6
 8010352:	d101      	bne.n	8010358 <udp_sendto_if+0x34>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010354:	4605      	mov	r5, r0
 8010356:	e7ef      	b.n	8010338 <udp_sendto_if+0x14>
        return ERR_RTE;
 8010358:	f06f 0003 	mvn.w	r0, #3
 801035c:	e7f0      	b.n	8010340 <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801035e:	4b11      	ldr	r3, [pc, #68]	@ (80103a4 <udp_sendto_if+0x80>)
 8010360:	f240 2283 	movw	r2, #643	@ 0x283
 8010364:	4910      	ldr	r1, [pc, #64]	@ (80103a8 <udp_sendto_if+0x84>)
 8010366:	4811      	ldr	r0, [pc, #68]	@ (80103ac <udp_sendto_if+0x88>)
 8010368:	f001 fe38 	bl	8011fdc <iprintf>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801036c:	f06f 000f 	mvn.w	r0, #15
 8010370:	e7e6      	b.n	8010340 <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010372:	4b0c      	ldr	r3, [pc, #48]	@ (80103a4 <udp_sendto_if+0x80>)
 8010374:	f240 2282 	movw	r2, #642	@ 0x282
 8010378:	490d      	ldr	r1, [pc, #52]	@ (80103b0 <udp_sendto_if+0x8c>)
 801037a:	480c      	ldr	r0, [pc, #48]	@ (80103ac <udp_sendto_if+0x88>)
 801037c:	f001 fe2e 	bl	8011fdc <iprintf>
 8010380:	e7f4      	b.n	801036c <udp_sendto_if+0x48>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8010382:	4b08      	ldr	r3, [pc, #32]	@ (80103a4 <udp_sendto_if+0x80>)
 8010384:	f240 2281 	movw	r2, #641	@ 0x281
 8010388:	490a      	ldr	r1, [pc, #40]	@ (80103b4 <udp_sendto_if+0x90>)
 801038a:	4808      	ldr	r0, [pc, #32]	@ (80103ac <udp_sendto_if+0x88>)
 801038c:	f001 fe26 	bl	8011fdc <iprintf>
 8010390:	e7ec      	b.n	801036c <udp_sendto_if+0x48>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8010392:	4b04      	ldr	r3, [pc, #16]	@ (80103a4 <udp_sendto_if+0x80>)
 8010394:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010398:	4907      	ldr	r1, [pc, #28]	@ (80103b8 <udp_sendto_if+0x94>)
 801039a:	4804      	ldr	r0, [pc, #16]	@ (80103ac <udp_sendto_if+0x88>)
 801039c:	f001 fe1e 	bl	8011fdc <iprintf>
 80103a0:	e7e4      	b.n	801036c <udp_sendto_if+0x48>
 80103a2:	bf00      	nop
 80103a4:	08015240 	.word	0x08015240
 80103a8:	08015434 	.word	0x08015434
 80103ac:	08012edc 	.word	0x08012edc
 80103b0:	08015414 	.word	0x08015414
 80103b4:	080153f8 	.word	0x080153f8
 80103b8:	080153dc 	.word	0x080153dc

080103bc <udp_sendto>:
{
 80103bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103c0:	b082      	sub	sp, #8
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80103c2:	b378      	cbz	r0, 8010424 <udp_sendto+0x68>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80103c4:	460e      	mov	r6, r1
 80103c6:	b329      	cbz	r1, 8010414 <udp_sendto+0x58>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80103c8:	4615      	mov	r5, r2
 80103ca:	b1ca      	cbz	r2, 8010400 <udp_sendto+0x44>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80103cc:	4604      	mov	r4, r0
 80103ce:	7a00      	ldrb	r0, [r0, #8]
 80103d0:	4698      	mov	r8, r3
 80103d2:	b168      	cbz	r0, 80103f0 <udp_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 80103d4:	f7fa ff08 	bl	800b1e8 <netif_get_by_index>
 80103d8:	4607      	mov	r7, r0
  if (netif == NULL) {
 80103da:	b177      	cbz	r7, 80103fa <udp_sendto+0x3e>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80103dc:	4643      	mov	r3, r8
 80103de:	462a      	mov	r2, r5
 80103e0:	4631      	mov	r1, r6
 80103e2:	4620      	mov	r0, r4
 80103e4:	9700      	str	r7, [sp, #0]
 80103e6:	f7ff ff9d 	bl	8010324 <udp_sendto_if>
}
 80103ea:	b002      	add	sp, #8
 80103ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 80103f0:	4610      	mov	r0, r2
 80103f2:	f000 fdc1 	bl	8010f78 <ip4_route>
 80103f6:	4607      	mov	r7, r0
 80103f8:	e7ef      	b.n	80103da <udp_sendto+0x1e>
    return ERR_RTE;
 80103fa:	f06f 0003 	mvn.w	r0, #3
 80103fe:	e7f4      	b.n	80103ea <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010400:	4b0c      	ldr	r3, [pc, #48]	@ (8010434 <udp_sendto+0x78>)
 8010402:	f240 221a 	movw	r2, #538	@ 0x21a
 8010406:	490c      	ldr	r1, [pc, #48]	@ (8010438 <udp_sendto+0x7c>)
 8010408:	480c      	ldr	r0, [pc, #48]	@ (801043c <udp_sendto+0x80>)
 801040a:	f001 fde7 	bl	8011fdc <iprintf>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801040e:	f06f 000f 	mvn.w	r0, #15
 8010412:	e7ea      	b.n	80103ea <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8010414:	4b07      	ldr	r3, [pc, #28]	@ (8010434 <udp_sendto+0x78>)
 8010416:	f240 2219 	movw	r2, #537	@ 0x219
 801041a:	4909      	ldr	r1, [pc, #36]	@ (8010440 <udp_sendto+0x84>)
 801041c:	4807      	ldr	r0, [pc, #28]	@ (801043c <udp_sendto+0x80>)
 801041e:	f001 fddd 	bl	8011fdc <iprintf>
 8010422:	e7f4      	b.n	801040e <udp_sendto+0x52>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8010424:	4b03      	ldr	r3, [pc, #12]	@ (8010434 <udp_sendto+0x78>)
 8010426:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801042a:	4906      	ldr	r1, [pc, #24]	@ (8010444 <udp_sendto+0x88>)
 801042c:	4803      	ldr	r0, [pc, #12]	@ (801043c <udp_sendto+0x80>)
 801042e:	f001 fdd5 	bl	8011fdc <iprintf>
 8010432:	e7ec      	b.n	801040e <udp_sendto+0x52>
 8010434:	08015240 	.word	0x08015240
 8010438:	08015488 	.word	0x08015488
 801043c:	08012edc 	.word	0x08012edc
 8010440:	0801546c 	.word	0x0801546c
 8010444:	08015454 	.word	0x08015454

08010448 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8010448:	b570      	push	{r4, r5, r6, lr}
 801044a:	4604      	mov	r4, r0
 801044c:	460e      	mov	r6, r1
 801044e:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 8010450:	f7f7 fc38 	bl	8007cc4 <sys_check_core_locking>

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8010454:	b114      	cbz	r4, 801045c <udp_recv+0x14>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 8010456:	e9c4 6506 	strd	r6, r5, [r4, #24]
}
 801045a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801045c:	4b04      	ldr	r3, [pc, #16]	@ (8010470 <udp_recv+0x28>)
 801045e:	f240 428a 	movw	r2, #1162	@ 0x48a
 8010462:	4904      	ldr	r1, [pc, #16]	@ (8010474 <udp_recv+0x2c>)
 8010464:	4804      	ldr	r0, [pc, #16]	@ (8010478 <udp_recv+0x30>)
}
 8010466:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801046a:	f001 bdb7 	b.w	8011fdc <iprintf>
 801046e:	bf00      	nop
 8010470:	08015240 	.word	0x08015240
 8010474:	080154a4 	.word	0x080154a4
 8010478:	08012edc 	.word	0x08012edc

0801047c <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801047c:	b510      	push	{r4, lr}
 801047e:	4604      	mov	r4, r0
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();
 8010480:	f7f7 fc20 	bl	8007cc4 <sys_check_core_locking>

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8010484:	b1cc      	cbz	r4, 80104ba <udp_remove+0x3e>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8010486:	4a11      	ldr	r2, [pc, #68]	@ (80104cc <udp_remove+0x50>)
 8010488:	6813      	ldr	r3, [r2, #0]
 801048a:	42a3      	cmp	r3, r4
 801048c:	d00d      	beq.n	80104aa <udp_remove+0x2e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801048e:	b133      	cbz	r3, 801049e <udp_remove+0x22>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8010490:	461a      	mov	r2, r3
 8010492:	68db      	ldr	r3, [r3, #12]
 8010494:	b11b      	cbz	r3, 801049e <udp_remove+0x22>
 8010496:	42a3      	cmp	r3, r4
 8010498:	d1fa      	bne.n	8010490 <udp_remove+0x14>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801049a:	68e3      	ldr	r3, [r4, #12]
 801049c:	60d3      	str	r3, [r2, #12]
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801049e:	4621      	mov	r1, r4
 80104a0:	2000      	movs	r0, #0
}
 80104a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_UDP_PCB, pcb);
 80104a6:	f7fa bc9d 	b.w	800ade4 <memp_free>
    udp_pcbs = udp_pcbs->next;
 80104aa:	68e3      	ldr	r3, [r4, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 80104ac:	4621      	mov	r1, r4
 80104ae:	2000      	movs	r0, #0
    udp_pcbs = udp_pcbs->next;
 80104b0:	6013      	str	r3, [r2, #0]
}
 80104b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_UDP_PCB, pcb);
 80104b6:	f7fa bc95 	b.w	800ade4 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80104ba:	4b05      	ldr	r3, [pc, #20]	@ (80104d0 <udp_remove+0x54>)
 80104bc:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 80104c0:	4904      	ldr	r1, [pc, #16]	@ (80104d4 <udp_remove+0x58>)
 80104c2:	4805      	ldr	r0, [pc, #20]	@ (80104d8 <udp_remove+0x5c>)
}
 80104c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80104c8:	f001 bd88 	b.w	8011fdc <iprintf>
 80104cc:	2400b990 	.word	0x2400b990
 80104d0:	08015240 	.word	0x08015240
 80104d4:	080154bc 	.word	0x080154bc
 80104d8:	08012edc 	.word	0x08012edc

080104dc <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80104dc:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();
 80104de:	f7f7 fbf1 	bl	8007cc4 <sys_check_core_locking>

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80104e2:	2000      	movs	r0, #0
 80104e4:	f7fa fc38 	bl	800ad58 <memp_malloc>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80104e8:	4604      	mov	r4, r0
 80104ea:	b128      	cbz	r0, 80104f8 <udp_new+0x1c>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80104ec:	2220      	movs	r2, #32
 80104ee:	2100      	movs	r1, #0
 80104f0:	f001 fdd9 	bl	80120a6 <memset>
    pcb->ttl = UDP_TTL;
 80104f4:	23ff      	movs	r3, #255	@ 0xff
 80104f6:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 80104f8:	4620      	mov	r0, r4
 80104fa:	bd10      	pop	{r4, pc}

080104fc <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80104fc:	b110      	cbz	r0, 8010504 <udp_netif_ip_addr_changed+0x8>
 80104fe:	6802      	ldr	r2, [r0, #0]
 8010500:	b101      	cbz	r1, 8010504 <udp_netif_ip_addr_changed+0x8>
 8010502:	b902      	cbnz	r2, 8010506 <udp_netif_ip_addr_changed+0xa>
 8010504:	4770      	bx	lr
 8010506:	680b      	ldr	r3, [r1, #0]
 8010508:	2b00      	cmp	r3, #0
 801050a:	d0fb      	beq.n	8010504 <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801050c:	4b08      	ldr	r3, [pc, #32]	@ (8010530 <udp_netif_ip_addr_changed+0x34>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d0f7      	beq.n	8010504 <udp_netif_ip_addr_changed+0x8>
{
 8010514:	b410      	push	{r4}
 8010516:	e000      	b.n	801051a <udp_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010518:	6802      	ldr	r2, [r0, #0]
 801051a:	681c      	ldr	r4, [r3, #0]
 801051c:	4294      	cmp	r4, r2
 801051e:	d101      	bne.n	8010524 <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8010520:	680a      	ldr	r2, [r1, #0]
 8010522:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010524:	68db      	ldr	r3, [r3, #12]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d1f6      	bne.n	8010518 <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 801052a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801052e:	4770      	bx	lr
 8010530:	2400b990 	.word	0x2400b990

08010534 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8010534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010538:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801053a:	f04f 0e0a 	mov.w	lr, #10
{
 801053e:	b085      	sub	sp, #20
 8010540:	4e50      	ldr	r6, [pc, #320]	@ (8010684 <etharp_find_entry+0x150>)
 8010542:	4605      	mov	r5, r0
 8010544:	4608      	mov	r0, r1
 8010546:	4617      	mov	r7, r2
 8010548:	4631      	mov	r1, r6
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801054a:	4699      	mov	r9, r3
  s16_t empty = ARP_TABLE_SIZE;
 801054c:	4674      	mov	r4, lr
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801054e:	46f0      	mov	r8, lr
 8010550:	46f3      	mov	fp, lr
 8010552:	9001      	str	r0, [sp, #4]
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010554:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010558:	e004      	b.n	8010564 <etharp_find_entry+0x30>
 801055a:	4664      	mov	r4, ip
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801055c:	3301      	adds	r3, #1
 801055e:	3118      	adds	r1, #24
 8010560:	2b0a      	cmp	r3, #10
 8010562:	d019      	beq.n	8010598 <etharp_find_entry+0x64>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010564:	2c0a      	cmp	r4, #10
 8010566:	fa0f fc83 	sxth.w	ip, r3
    u8_t state = arp_table[i].state;
 801056a:	f891 a014 	ldrb.w	sl, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801056e:	d139      	bne.n	80105e4 <etharp_find_entry+0xb0>
 8010570:	f1ba 0f00 	cmp.w	sl, #0
 8010574:	d0f1      	beq.n	801055a <etharp_find_entry+0x26>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010576:	b11d      	cbz	r5, 8010580 <etharp_find_entry+0x4c>
 8010578:	6828      	ldr	r0, [r5, #0]
 801057a:	684a      	ldr	r2, [r1, #4]
 801057c:	4290      	cmp	r0, r2
 801057e:	d03d      	beq.n	80105fc <etharp_find_entry+0xc8>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010580:	f1ba 0f01 	cmp.w	sl, #1
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
          if (arp_table[i].ctime >= age_queue) {
 8010584:	8a48      	ldrh	r0, [r1, #18]
      if (state == ETHARP_STATE_PENDING) {
 8010586:	d031      	beq.n	80105ec <etharp_find_entry+0xb8>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8010588:	4548      	cmp	r0, r9
 801058a:	d3e7      	bcc.n	801055c <etharp_find_entry+0x28>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801058c:	3301      	adds	r3, #1
          if (arp_table[i].ctime >= age_stable) {
 801058e:	4681      	mov	r9, r0
 8010590:	46e0      	mov	r8, ip
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010592:	3118      	adds	r1, #24
 8010594:	2b0a      	cmp	r3, #10
 8010596:	d1e5      	bne.n	8010564 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010598:	9801      	ldr	r0, [sp, #4]
 801059a:	2801      	cmp	r0, #1
 801059c:	d16e      	bne.n	801067c <etharp_find_entry+0x148>
 801059e:	2c0a      	cmp	r4, #10
 80105a0:	d032      	beq.n	8010608 <etharp_find_entry+0xd4>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80105a2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80105a6:	46a1      	mov	r9, r4
 80105a8:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80105ac:	7d1b      	ldrb	r3, [r3, #20]
 80105ae:	b133      	cbz	r3, 80105be <etharp_find_entry+0x8a>
 80105b0:	4b35      	ldr	r3, [pc, #212]	@ (8010688 <etharp_find_entry+0x154>)
 80105b2:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80105b6:	4935      	ldr	r1, [pc, #212]	@ (801068c <etharp_find_entry+0x158>)
 80105b8:	4835      	ldr	r0, [pc, #212]	@ (8010690 <etharp_find_entry+0x15c>)
 80105ba:	f001 fd0f 	bl	8011fdc <iprintf>
    etharp_free_entry(i);
 80105be:	46a0      	mov	r8, r4
 80105c0:	0064      	lsls	r4, r4, #1
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80105c2:	b12d      	cbz	r5, 80105d0 <etharp_find_entry+0x9c>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80105c4:	eb04 0309 	add.w	r3, r4, r9
 80105c8:	682a      	ldr	r2, [r5, #0]
 80105ca:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80105ce:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 80105d0:	444c      	add	r4, r9
 80105d2:	2300      	movs	r3, #0
 80105d4:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
 80105d8:	8273      	strh	r3, [r6, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80105da:	60b7      	str	r7, [r6, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 80105dc:	4640      	mov	r0, r8
 80105de:	b005      	add	sp, #20
 80105e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 80105e4:	f1ba 0f00 	cmp.w	sl, #0
 80105e8:	d0b8      	beq.n	801055c <etharp_find_entry+0x28>
 80105ea:	e7c4      	b.n	8010576 <etharp_find_entry+0x42>
        if (arp_table[i].q != NULL) {
 80105ec:	680a      	ldr	r2, [r1, #0]
 80105ee:	b392      	cbz	r2, 8010656 <etharp_find_entry+0x122>
          if (arp_table[i].ctime >= age_queue) {
 80105f0:	9a02      	ldr	r2, [sp, #8]
 80105f2:	4290      	cmp	r0, r2
 80105f4:	d3b2      	bcc.n	801055c <etharp_find_entry+0x28>
 80105f6:	46e6      	mov	lr, ip
 80105f8:	9002      	str	r0, [sp, #8]
 80105fa:	e7af      	b.n	801055c <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80105fc:	b117      	cbz	r7, 8010604 <etharp_find_entry+0xd0>
 80105fe:	6888      	ldr	r0, [r1, #8]
 8010600:	42b8      	cmp	r0, r7
 8010602:	d1bd      	bne.n	8010580 <etharp_find_entry+0x4c>
 8010604:	46e0      	mov	r8, ip
 8010606:	e7e9      	b.n	80105dc <etharp_find_entry+0xa8>
    if (old_stable < ARP_TABLE_SIZE) {
 8010608:	f1b8 0f0a 	cmp.w	r8, #10
 801060c:	d02a      	beq.n	8010664 <etharp_find_entry+0x130>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801060e:	eb08 0348 	add.w	r3, r8, r8, lsl #1
 8010612:	46c1      	mov	r9, r8
 8010614:	ea4f 0448 	mov.w	r4, r8, lsl #1
 8010618:	f856 3033 	ldr.w	r3, [r6, r3, lsl #3]
 801061c:	b1a3      	cbz	r3, 8010648 <etharp_find_entry+0x114>
 801061e:	4b1a      	ldr	r3, [pc, #104]	@ (8010688 <etharp_find_entry+0x154>)
 8010620:	f240 126d 	movw	r2, #365	@ 0x16d
 8010624:	491b      	ldr	r1, [pc, #108]	@ (8010694 <etharp_find_entry+0x160>)
 8010626:	481a      	ldr	r0, [pc, #104]	@ (8010690 <etharp_find_entry+0x15c>)
 8010628:	f001 fcd8 	bl	8011fdc <iprintf>
  if (arp_table[i].q != NULL) {
 801062c:	eb09 0a49 	add.w	sl, r9, r9, lsl #1
 8010630:	ea4f 0449 	mov.w	r4, r9, lsl #1
 8010634:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8010638:	f856 000a 	ldr.w	r0, [r6, sl]
 801063c:	b120      	cbz	r0, 8010648 <etharp_find_entry+0x114>
    free_etharp_q(arp_table[i].q);
 801063e:	f7fa fedd 	bl	800b3fc <pbuf_free>
    arp_table[i].q = NULL;
 8010642:	2300      	movs	r3, #0
 8010644:	f846 300a 	str.w	r3, [r6, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010648:	eb04 0309 	add.w	r3, r4, r9
 801064c:	2200      	movs	r2, #0
 801064e:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8010652:	751a      	strb	r2, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010654:	e7b5      	b.n	80105c2 <etharp_find_entry+0x8e>
          if (arp_table[i].ctime >= age_pending) {
 8010656:	9a03      	ldr	r2, [sp, #12]
 8010658:	4290      	cmp	r0, r2
 801065a:	f4ff af7f 	bcc.w	801055c <etharp_find_entry+0x28>
 801065e:	46e3      	mov	fp, ip
 8010660:	9003      	str	r0, [sp, #12]
 8010662:	e77b      	b.n	801055c <etharp_find_entry+0x28>
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010664:	f1bb 0f0a 	cmp.w	fp, #10
 8010668:	d105      	bne.n	8010676 <etharp_find_entry+0x142>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801066a:	f1be 0f0a 	cmp.w	lr, #10
 801066e:	d005      	beq.n	801067c <etharp_find_entry+0x148>
    etharp_free_entry(i);
 8010670:	46f0      	mov	r8, lr
 8010672:	46f1      	mov	r9, lr
 8010674:	e7da      	b.n	801062c <etharp_find_entry+0xf8>
 8010676:	46d8      	mov	r8, fp
 8010678:	46d9      	mov	r9, fp
 801067a:	e7d7      	b.n	801062c <etharp_find_entry+0xf8>
    return (s16_t)ERR_MEM;
 801067c:	f04f 38ff 	mov.w	r8, #4294967295
 8010680:	e7ac      	b.n	80105dc <etharp_find_entry+0xa8>
 8010682:	bf00      	nop
 8010684:	2400b998 	.word	0x2400b998
 8010688:	080154d4 	.word	0x080154d4
 801068c:	08015524 	.word	0x08015524
 8010690:	08012edc 	.word	0x08012edc
 8010694:	0801550c 	.word	0x0801550c

08010698 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8010698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801069c:	b082      	sub	sp, #8
 801069e:	4688      	mov	r8, r1
 80106a0:	4691      	mov	r9, r2
 80106a2:	461f      	mov	r7, r3
 80106a4:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80106a8:	4606      	mov	r6, r0
{
 80106aa:	f8bd 4034 	ldrh.w	r4, [sp, #52]	@ 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80106ae:	2800      	cmp	r0, #0
 80106b0:	d04a      	beq.n	8010748 <etharp_raw+0xb0>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80106b2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80106b6:	211c      	movs	r1, #28
 80106b8:	200e      	movs	r0, #14
 80106ba:	f7fa ff0f 	bl	800b4dc <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80106be:	4605      	mov	r5, r0
 80106c0:	2800      	cmp	r0, #0
 80106c2:	d049      	beq.n	8010758 <etharp_raw+0xc0>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80106c4:	8943      	ldrh	r3, [r0, #10]
 80106c6:	2b1b      	cmp	r3, #27
 80106c8:	d936      	bls.n	8010738 <etharp_raw+0xa0>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80106ca:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 80106cc:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 80106ce:	f7f9 ffc1 	bl	800a654 <lwip_htons>
 80106d2:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80106d4:	f896 302c 	ldrb.w	r3, [r6, #44]	@ 0x2c
 80106d8:	2b06      	cmp	r3, #6
 80106da:	d006      	beq.n	80106ea <etharp_raw+0x52>
 80106dc:	4b20      	ldr	r3, [pc, #128]	@ (8010760 <etharp_raw+0xc8>)
 80106de:	f240 4269 	movw	r2, #1129	@ 0x469
 80106e2:	4920      	ldr	r1, [pc, #128]	@ (8010764 <etharp_raw+0xcc>)
 80106e4:	4820      	ldr	r0, [pc, #128]	@ (8010768 <etharp_raw+0xd0>)
 80106e6:	f001 fc79 	bl	8011fdc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80106ea:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80106ec:	4630      	mov	r0, r6
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80106ee:	4e1f      	ldr	r6, [pc, #124]	@ (801076c <etharp_raw+0xd4>)
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80106f0:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80106f2:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80106f4:	4642      	mov	r2, r8
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80106f6:	88b9      	ldrh	r1, [r7, #4]
 80106f8:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80106fa:	f8da 1000 	ldr.w	r1, [sl]
 80106fe:	f8c4 1012 	str.w	r1, [r4, #18]
 8010702:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 8010706:	82e1      	strh	r1, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8010708:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801070a:	6809      	ldr	r1, [r1, #0]
 801070c:	f8c4 100e 	str.w	r1, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8010710:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010712:	6809      	ldr	r1, [r1, #0]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8010714:	6026      	str	r6, [r4, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8010716:	61a1      	str	r1, [r4, #24]
  hdr->hwlen = ETH_HWADDR_LEN;
 8010718:	f240 4106 	movw	r1, #1030	@ 0x406
 801071c:	80a1      	strh	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801071e:	f640 0106 	movw	r1, #2054	@ 0x806
 8010722:	9100      	str	r1, [sp, #0]
 8010724:	4629      	mov	r1, r5
 8010726:	f001 fa95 	bl	8011c54 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801072a:	4628      	mov	r0, r5
 801072c:	f7fa fe66 	bl	800b3fc <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 8010730:	2000      	movs	r0, #0
}
 8010732:	b002      	add	sp, #8
 8010734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010738:	4b09      	ldr	r3, [pc, #36]	@ (8010760 <etharp_raw+0xc8>)
 801073a:	f240 4262 	movw	r2, #1122	@ 0x462
 801073e:	490c      	ldr	r1, [pc, #48]	@ (8010770 <etharp_raw+0xd8>)
 8010740:	4809      	ldr	r0, [pc, #36]	@ (8010768 <etharp_raw+0xd0>)
 8010742:	f001 fc4b 	bl	8011fdc <iprintf>
 8010746:	e7c0      	b.n	80106ca <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010748:	4b05      	ldr	r3, [pc, #20]	@ (8010760 <etharp_raw+0xc8>)
 801074a:	f240 4257 	movw	r2, #1111	@ 0x457
 801074e:	4909      	ldr	r1, [pc, #36]	@ (8010774 <etharp_raw+0xdc>)
 8010750:	4805      	ldr	r0, [pc, #20]	@ (8010768 <etharp_raw+0xd0>)
 8010752:	f001 fc43 	bl	8011fdc <iprintf>
 8010756:	e7ac      	b.n	80106b2 <etharp_raw+0x1a>
    return ERR_MEM;
 8010758:	f04f 30ff 	mov.w	r0, #4294967295
 801075c:	e7e9      	b.n	8010732 <etharp_raw+0x9a>
 801075e:	bf00      	nop
 8010760:	080154d4 	.word	0x080154d4
 8010764:	08015584 	.word	0x08015584
 8010768:	08012edc 	.word	0x08012edc
 801076c:	00080100 	.word	0x00080100
 8010770:	08015550 	.word	0x08015550
 8010774:	080136fc 	.word	0x080136fc

08010778 <etharp_output_to_arp_index>:
{
 8010778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801077c:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010854 <etharp_output_to_arp_index+0xdc>
 8010780:	eb02 0642 	add.w	r6, r2, r2, lsl #1
{
 8010784:	b084      	sub	sp, #16
 8010786:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010788:	eb08 06c6 	add.w	r6, r8, r6, lsl #3
{
 801078c:	4605      	mov	r5, r0
 801078e:	460f      	mov	r7, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010790:	ea4f 0942 	mov.w	r9, r2, lsl #1
 8010794:	7d33      	ldrb	r3, [r6, #20]
 8010796:	2b01      	cmp	r3, #1
 8010798:	d936      	bls.n	8010808 <etharp_output_to_arp_index+0x90>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801079a:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 801079e:	2b02      	cmp	r3, #2
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80107a0:	f105 0a26 	add.w	sl, r5, #38	@ 0x26
 80107a4:	ea4f 00c0 	mov.w	r0, r0, lsl #3
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80107a8:	f100 060c 	add.w	r6, r0, #12
 80107ac:	4446      	add	r6, r8
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80107ae:	d00b      	beq.n	80107c8 <etharp_output_to_arp_index+0x50>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80107b0:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 80107b4:	4633      	mov	r3, r6
 80107b6:	4652      	mov	r2, sl
 80107b8:	4639      	mov	r1, r7
 80107ba:	4628      	mov	r0, r5
 80107bc:	9400      	str	r4, [sp, #0]
 80107be:	f001 fa49 	bl	8011c54 <ethernet_output>
}
 80107c2:	b004      	add	sp, #16
 80107c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80107c8:	44a1      	add	r9, r4
 80107ca:	eb08 09c9 	add.w	r9, r8, r9, lsl #3
 80107ce:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 80107d2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80107d6:	d820      	bhi.n	801081a <etharp_output_to_arp_index+0xa2>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80107d8:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80107dc:	d3e8      	bcc.n	80107b0 <etharp_output_to_arp_index+0x38>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80107de:	2301      	movs	r3, #1
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80107e0:	3004      	adds	r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80107e2:	4632      	mov	r2, r6
 80107e4:	4651      	mov	r1, sl
 80107e6:	9303      	str	r3, [sp, #12]
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80107e8:	4440      	add	r0, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80107ea:	4b15      	ldr	r3, [pc, #84]	@ (8010840 <etharp_output_to_arp_index+0xc8>)
 80107ec:	9002      	str	r0, [sp, #8]
 80107ee:	4628      	mov	r0, r5
 80107f0:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80107f2:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80107f4:	9300      	str	r3, [sp, #0]
 80107f6:	4653      	mov	r3, sl
 80107f8:	f7ff ff4e 	bl	8010698 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80107fc:	2800      	cmp	r0, #0
 80107fe:	d1d7      	bne.n	80107b0 <etharp_output_to_arp_index+0x38>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010800:	2303      	movs	r3, #3
 8010802:	f889 3014 	strb.w	r3, [r9, #20]
 8010806:	e7d3      	b.n	80107b0 <etharp_output_to_arp_index+0x38>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010808:	4b0e      	ldr	r3, [pc, #56]	@ (8010844 <etharp_output_to_arp_index+0xcc>)
 801080a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801080e:	490e      	ldr	r1, [pc, #56]	@ (8010848 <etharp_output_to_arp_index+0xd0>)
 8010810:	480e      	ldr	r0, [pc, #56]	@ (801084c <etharp_output_to_arp_index+0xd4>)
 8010812:	f001 fbe3 	bl	8011fdc <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8010816:	7d33      	ldrb	r3, [r6, #20]
 8010818:	e7bf      	b.n	801079a <etharp_output_to_arp_index+0x22>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801081a:	2301      	movs	r3, #1
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801081c:	3004      	adds	r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801081e:	4a0c      	ldr	r2, [pc, #48]	@ (8010850 <etharp_output_to_arp_index+0xd8>)
 8010820:	4651      	mov	r1, sl
 8010822:	9303      	str	r3, [sp, #12]
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010824:	4440      	add	r0, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010826:	4b06      	ldr	r3, [pc, #24]	@ (8010840 <etharp_output_to_arp_index+0xc8>)
 8010828:	9002      	str	r0, [sp, #8]
 801082a:	4628      	mov	r0, r5
 801082c:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801082e:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010830:	9300      	str	r3, [sp, #0]
 8010832:	4653      	mov	r3, sl
 8010834:	f7ff ff30 	bl	8010698 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010838:	2800      	cmp	r0, #0
 801083a:	d1b9      	bne.n	80107b0 <etharp_output_to_arp_index+0x38>
 801083c:	e7e0      	b.n	8010800 <etharp_output_to_arp_index+0x88>
 801083e:	bf00      	nop
 8010840:	080159a8 	.word	0x080159a8
 8010844:	080154d4 	.word	0x080154d4
 8010848:	080155c8 	.word	0x080155c8
 801084c:	08012edc 	.word	0x08012edc
 8010850:	080159b0 	.word	0x080159b0
 8010854:	2400b998 	.word	0x2400b998

08010858 <etharp_tmr>:
{
 8010858:	b570      	push	{r4, r5, r6, lr}
 801085a:	4c1d      	ldr	r4, [pc, #116]	@ (80108d0 <etharp_tmr+0x78>)
 801085c:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801085e:	2600      	movs	r6, #0
 8010860:	f104 05f0 	add.w	r5, r4, #240	@ 0xf0
 8010864:	e00a      	b.n	801087c <etharp_tmr+0x24>
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010866:	2a01      	cmp	r2, #1
 8010868:	d01f      	beq.n	80108aa <etharp_tmr+0x52>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801086a:	2a03      	cmp	r2, #3
 801086c:	d02d      	beq.n	80108ca <etharp_tmr+0x72>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801086e:	2a04      	cmp	r2, #4
 8010870:	d101      	bne.n	8010876 <etharp_tmr+0x1e>
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010872:	2302      	movs	r3, #2
 8010874:	7423      	strb	r3, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010876:	3418      	adds	r4, #24
 8010878:	42ac      	cmp	r4, r5
 801087a:	d014      	beq.n	80108a6 <etharp_tmr+0x4e>
    u8_t state = arp_table[i].state;
 801087c:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 801087e:	2a00      	cmp	r2, #0
 8010880:	d0f9      	beq.n	8010876 <etharp_tmr+0x1e>
      arp_table[i].ctime++;
 8010882:	89e3      	ldrh	r3, [r4, #14]
 8010884:	3301      	adds	r3, #1
 8010886:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010888:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
      arp_table[i].ctime++;
 801088c:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801088e:	d3ea      	bcc.n	8010866 <etharp_tmr+0xe>
  if (arp_table[i].q != NULL) {
 8010890:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8010894:	b118      	cbz	r0, 801089e <etharp_tmr+0x46>
    free_etharp_q(arp_table[i].q);
 8010896:	f7fa fdb1 	bl	800b3fc <pbuf_free>
    arp_table[i].q = NULL;
 801089a:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801089e:	7426      	strb	r6, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80108a0:	3418      	adds	r4, #24
 80108a2:	42ac      	cmp	r4, r5
 80108a4:	d1ea      	bne.n	801087c <etharp_tmr+0x24>
}
 80108a6:	b004      	add	sp, #16
 80108a8:	bd70      	pop	{r4, r5, r6, pc}
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80108aa:	2b04      	cmp	r3, #4
 80108ac:	d8f0      	bhi.n	8010890 <etharp_tmr+0x38>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108ae:	9203      	str	r2, [sp, #12]
 80108b0:	4a08      	ldr	r2, [pc, #32]	@ (80108d4 <etharp_tmr+0x7c>)
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80108b2:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108b4:	9201      	str	r2, [sp, #4]
 80108b6:	f100 0326 	add.w	r3, r0, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80108ba:	1d02      	adds	r2, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80108bc:	9402      	str	r4, [sp, #8]
 80108be:	9200      	str	r2, [sp, #0]
 80108c0:	4619      	mov	r1, r3
 80108c2:	4a05      	ldr	r2, [pc, #20]	@ (80108d8 <etharp_tmr+0x80>)
 80108c4:	f7ff fee8 	bl	8010698 <etharp_raw>
 80108c8:	e7d5      	b.n	8010876 <etharp_tmr+0x1e>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80108ca:	2304      	movs	r3, #4
 80108cc:	7423      	strb	r3, [r4, #16]
 80108ce:	e7d2      	b.n	8010876 <etharp_tmr+0x1e>
 80108d0:	2400b99c 	.word	0x2400b99c
 80108d4:	080159a8 	.word	0x080159a8
 80108d8:	080159b0 	.word	0x080159b0

080108dc <etharp_cleanup_netif>:
{
 80108dc:	b570      	push	{r4, r5, r6, lr}
 80108de:	4c0b      	ldr	r4, [pc, #44]	@ (801090c <etharp_cleanup_netif+0x30>)
 80108e0:	4606      	mov	r6, r0
 80108e2:	f104 05f0 	add.w	r5, r4, #240	@ 0xf0
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80108e6:	7d23      	ldrb	r3, [r4, #20]
 80108e8:	b113      	cbz	r3, 80108f0 <etharp_cleanup_netif+0x14>
 80108ea:	68a3      	ldr	r3, [r4, #8]
 80108ec:	42b3      	cmp	r3, r6
 80108ee:	d003      	beq.n	80108f8 <etharp_cleanup_netif+0x1c>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80108f0:	3418      	adds	r4, #24
 80108f2:	42ac      	cmp	r4, r5
 80108f4:	d1f7      	bne.n	80108e6 <etharp_cleanup_netif+0xa>
}
 80108f6:	bd70      	pop	{r4, r5, r6, pc}
  if (arp_table[i].q != NULL) {
 80108f8:	6820      	ldr	r0, [r4, #0]
 80108fa:	b118      	cbz	r0, 8010904 <etharp_cleanup_netif+0x28>
    free_etharp_q(arp_table[i].q);
 80108fc:	f7fa fd7e 	bl	800b3fc <pbuf_free>
    arp_table[i].q = NULL;
 8010900:	2300      	movs	r3, #0
 8010902:	6023      	str	r3, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010904:	2300      	movs	r3, #0
 8010906:	7523      	strb	r3, [r4, #20]
}
 8010908:	e7f2      	b.n	80108f0 <etharp_cleanup_netif+0x14>
 801090a:	bf00      	nop
 801090c:	2400b998 	.word	0x2400b998

08010910 <etharp_input>:
{
 8010910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010914:	460d      	mov	r5, r1
 8010916:	b087      	sub	sp, #28
 8010918:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 801091a:	f7f7 f9d3 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801091e:	2d00      	cmp	r5, #0
 8010920:	d07a      	beq.n	8010a18 <etharp_input+0x108>
  hdr = (struct etharp_hdr *)p->payload;
 8010922:	6866      	ldr	r6, [r4, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010924:	8833      	ldrh	r3, [r6, #0]
 8010926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801092a:	d102      	bne.n	8010932 <etharp_input+0x22>
 801092c:	7933      	ldrb	r3, [r6, #4]
 801092e:	2b06      	cmp	r3, #6
 8010930:	d005      	beq.n	801093e <etharp_input+0x2e>
  pbuf_free(p);
 8010932:	4620      	mov	r0, r4
}
 8010934:	b007      	add	sp, #28
 8010936:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801093a:	f7fa bd5f 	b.w	800b3fc <pbuf_free>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801093e:	7973      	ldrb	r3, [r6, #5]
 8010940:	2b04      	cmp	r3, #4
 8010942:	d1f6      	bne.n	8010932 <etharp_input+0x22>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010944:	8873      	ldrh	r3, [r6, #2]
 8010946:	2b08      	cmp	r3, #8
 8010948:	d1f3      	bne.n	8010932 <etharp_input+0x22>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801094a:	f8d6 a00e 	ldr.w	sl, [r6, #14]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801094e:	f106 0808 	add.w	r8, r6, #8
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010952:	686f      	ldr	r7, [r5, #4]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8010954:	69b3      	ldr	r3, [r6, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010956:	f8cd a014 	str.w	sl, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801095a:	2f00      	cmp	r7, #0
 801095c:	d166      	bne.n	8010a2c <etharp_input+0x11c>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801095e:	f04f 0b02 	mov.w	fp, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010962:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8010966:	2b06      	cmp	r3, #6
 8010968:	d165      	bne.n	8010a36 <etharp_input+0x126>
  if (ip4_addr_isany(ipaddr) ||
 801096a:	f1ba 0f00 	cmp.w	sl, #0
 801096e:	d03d      	beq.n	80109ec <etharp_input+0xdc>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010970:	4629      	mov	r1, r5
 8010972:	4650      	mov	r0, sl
 8010974:	f000 fcac 	bl	80112d0 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 8010978:	4681      	mov	r9, r0
 801097a:	bbb8      	cbnz	r0, 80109ec <etharp_input+0xdc>
      ip4_addr_ismulticast(ipaddr)) {
 801097c:	f00a 0af0 	and.w	sl, sl, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010980:	f1ba 0fe0 	cmp.w	sl, #224	@ 0xe0
 8010984:	d032      	beq.n	80109ec <etharp_input+0xdc>
  i = etharp_find_entry(ipaddr, flags, netif);
 8010986:	4659      	mov	r1, fp
 8010988:	462a      	mov	r2, r5
 801098a:	a805      	add	r0, sp, #20
 801098c:	f7ff fdd2 	bl	8010534 <etharp_find_entry>
  if (i < 0) {
 8010990:	1e03      	subs	r3, r0, #0
 8010992:	db2b      	blt.n	80109ec <etharp_input+0xdc>
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010994:	492d      	ldr	r1, [pc, #180]	@ (8010a4c <etharp_input+0x13c>)
 8010996:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801099a:	2002      	movs	r0, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801099c:	f04f 0e18 	mov.w	lr, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 80109a0:	eb01 0cc2 	add.w	ip, r1, r2, lsl #3
 80109a4:	00d2      	lsls	r2, r2, #3
 80109a6:	f88c 0014 	strb.w	r0, [ip, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80109aa:	200c      	movs	r0, #12
  arp_table[i].netif = netif;
 80109ac:	f8cc 5008 	str.w	r5, [ip, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80109b0:	fb13 030e 	smlabb	r3, r3, lr, r0
 80109b4:	68b0      	ldr	r0, [r6, #8]
 80109b6:	50c8      	str	r0, [r1, r3]
 80109b8:	440b      	add	r3, r1
 80109ba:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 80109be:	8098      	strh	r0, [r3, #4]
  if (arp_table[i].q != NULL) {
 80109c0:	f851 a002 	ldr.w	sl, [r1, r2]
  arp_table[i].ctime = 0;
 80109c4:	f8ac 9012 	strh.w	r9, [ip, #18]
  if (arp_table[i].q != NULL) {
 80109c8:	f1ba 0f00 	cmp.w	sl, #0
 80109cc:	d00e      	beq.n	80109ec <etharp_input+0xdc>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80109ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    arp_table[i].q = NULL;
 80109d2:	f841 9002 	str.w	r9, [r1, r2]
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80109d6:	4628      	mov	r0, r5
 80109d8:	f105 0226 	add.w	r2, r5, #38	@ 0x26
 80109dc:	9300      	str	r3, [sp, #0]
 80109de:	4651      	mov	r1, sl
 80109e0:	4643      	mov	r3, r8
 80109e2:	f001 f937 	bl	8011c54 <ethernet_output>
    pbuf_free(p);
 80109e6:	4650      	mov	r0, sl
 80109e8:	f7fa fd08 	bl	800b3fc <pbuf_free>
  switch (hdr->opcode) {
 80109ec:	88f3      	ldrh	r3, [r6, #6]
      if (for_us) {
 80109ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109f2:	d19e      	bne.n	8010932 <etharp_input+0x22>
 80109f4:	2f00      	cmp	r7, #0
 80109f6:	d09c      	beq.n	8010932 <etharp_input+0x22>
        etharp_raw(netif,
 80109f8:	2102      	movs	r1, #2
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80109fa:	f105 0326 	add.w	r3, r5, #38	@ 0x26
        etharp_raw(netif,
 80109fe:	4642      	mov	r2, r8
 8010a00:	4628      	mov	r0, r5
 8010a02:	9103      	str	r1, [sp, #12]
 8010a04:	a905      	add	r1, sp, #20
 8010a06:	f8cd 8004 	str.w	r8, [sp, #4]
 8010a0a:	9102      	str	r1, [sp, #8]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010a0c:	1d29      	adds	r1, r5, #4
        etharp_raw(netif,
 8010a0e:	9100      	str	r1, [sp, #0]
 8010a10:	4619      	mov	r1, r3
 8010a12:	f7ff fe41 	bl	8010698 <etharp_raw>
 8010a16:	e78c      	b.n	8010932 <etharp_input+0x22>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010a18:	4b0d      	ldr	r3, [pc, #52]	@ (8010a50 <etharp_input+0x140>)
 8010a1a:	f240 228a 	movw	r2, #650	@ 0x28a
 8010a1e:	490d      	ldr	r1, [pc, #52]	@ (8010a54 <etharp_input+0x144>)
 8010a20:	480d      	ldr	r0, [pc, #52]	@ (8010a58 <etharp_input+0x148>)
}
 8010a22:	b007      	add	sp, #28
 8010a24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010a28:	f001 bad8 	b.w	8011fdc <iprintf>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010a2c:	429f      	cmp	r7, r3
 8010a2e:	d10a      	bne.n	8010a46 <etharp_input+0x136>
 8010a30:	2701      	movs	r7, #1
 8010a32:	46bb      	mov	fp, r7
 8010a34:	e795      	b.n	8010962 <etharp_input+0x52>
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010a36:	4b06      	ldr	r3, [pc, #24]	@ (8010a50 <etharp_input+0x140>)
 8010a38:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8010a3c:	4907      	ldr	r1, [pc, #28]	@ (8010a5c <etharp_input+0x14c>)
 8010a3e:	4806      	ldr	r0, [pc, #24]	@ (8010a58 <etharp_input+0x148>)
 8010a40:	f001 facc 	bl	8011fdc <iprintf>
 8010a44:	e791      	b.n	801096a <etharp_input+0x5a>
 8010a46:	2700      	movs	r7, #0
 8010a48:	e789      	b.n	801095e <etharp_input+0x4e>
 8010a4a:	bf00      	nop
 8010a4c:	2400b998 	.word	0x2400b998
 8010a50:	080154d4 	.word	0x080154d4
 8010a54:	080136fc 	.word	0x080136fc
 8010a58:	08012edc 	.word	0x08012edc
 8010a5c:	08015618 	.word	0x08015618

08010a60 <etharp_query>:
{
 8010a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a64:	460e      	mov	r6, r1
 8010a66:	b085      	sub	sp, #20
 8010a68:	4605      	mov	r5, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010a6a:	4601      	mov	r1, r0
 8010a6c:	6830      	ldr	r0, [r6, #0]
{
 8010a6e:	4617      	mov	r7, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010a70:	f000 fc2e 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 8010a74:	2800      	cmp	r0, #0
 8010a76:	f040 80a2 	bne.w	8010bbe <etharp_query+0x15e>
      ip4_addr_ismulticast(ipaddr) ||
 8010a7a:	6833      	ldr	r3, [r6, #0]
 8010a7c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
      ip4_addr_isany(ipaddr)) {
 8010a80:	2ae0      	cmp	r2, #224	@ 0xe0
 8010a82:	f000 809c 	beq.w	8010bbe <etharp_query+0x15e>
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	f000 8099 	beq.w	8010bbe <etharp_query+0x15e>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8010a8c:	462a      	mov	r2, r5
 8010a8e:	2101      	movs	r1, #1
 8010a90:	4630      	mov	r0, r6
 8010a92:	f7ff fd4f 	bl	8010534 <etharp_find_entry>
  if (i_err < 0) {
 8010a96:	f1b0 0800 	subs.w	r8, r0, #0
 8010a9a:	db63      	blt.n	8010b64 <etharp_query+0x104>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8010a9c:	f1b8 0f7e 	cmp.w	r8, #126	@ 0x7e
 8010aa0:	dc58      	bgt.n	8010b54 <etharp_query+0xf4>
  i = (netif_addr_idx_t)i_err;
 8010aa2:	fa5f f888 	uxtb.w	r8, r8
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010aa6:	4c49      	ldr	r4, [pc, #292]	@ (8010bcc <etharp_query+0x16c>)
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8010aa8:	f105 0b26 	add.w	fp, r5, #38	@ 0x26
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010aac:	eb08 0948 	add.w	r9, r8, r8, lsl #1
 8010ab0:	ea4f 0a48 	mov.w	sl, r8, lsl #1
 8010ab4:	eb04 09c9 	add.w	r9, r4, r9, lsl #3
 8010ab8:	f899 3014 	ldrb.w	r3, [r9, #20]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d133      	bne.n	8010b28 <etharp_query+0xc8>
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010ac0:	2301      	movs	r3, #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010ac2:	9602      	str	r6, [sp, #8]
    arp_table[i].netif = netif;
 8010ac4:	f8c9 5008 	str.w	r5, [r9, #8]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010ac8:	4659      	mov	r1, fp
 8010aca:	9303      	str	r3, [sp, #12]
 8010acc:	4628      	mov	r0, r5
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010ace:	f889 3014 	strb.w	r3, [r9, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010ad2:	4b3f      	ldr	r3, [pc, #252]	@ (8010bd0 <etharp_query+0x170>)
 8010ad4:	4a3f      	ldr	r2, [pc, #252]	@ (8010bd4 <etharp_query+0x174>)
 8010ad6:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010ad8:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010ada:	9300      	str	r3, [sp, #0]
 8010adc:	465b      	mov	r3, fp
 8010ade:	f7ff fddb 	bl	8010698 <etharp_raw>
    if (q == NULL) {
 8010ae2:	2f00      	cmp	r7, #0
 8010ae4:	d033      	beq.n	8010b4e <etharp_query+0xee>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010ae6:	f899 3014 	ldrb.w	r3, [r9, #20]
 8010aea:	2b01      	cmp	r3, #1
 8010aec:	d820      	bhi.n	8010b30 <etharp_query+0xd0>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010aee:	d12e      	bne.n	8010b4e <etharp_query+0xee>
{
 8010af0:	463d      	mov	r5, r7
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010af2:	4e39      	ldr	r6, [pc, #228]	@ (8010bd8 <etharp_query+0x178>)
 8010af4:	f8df b0f0 	ldr.w	fp, [pc, #240]	@ 8010be8 <etharp_query+0x188>
 8010af8:	f8df 90e8 	ldr.w	r9, [pc, #232]	@ 8010be4 <etharp_query+0x184>
 8010afc:	e005      	b.n	8010b0a <etharp_query+0xaa>
      if (PBUF_NEEDS_COPY(p)) {
 8010afe:	7b2b      	ldrb	r3, [r5, #12]
 8010b00:	065b      	lsls	r3, r3, #25
 8010b02:	d434      	bmi.n	8010b6e <etharp_query+0x10e>
      p = p->next;
 8010b04:	682d      	ldr	r5, [r5, #0]
    while (p) {
 8010b06:	2d00      	cmp	r5, #0
 8010b08:	d047      	beq.n	8010b9a <etharp_query+0x13a>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010b0a:	896a      	ldrh	r2, [r5, #10]
 8010b0c:	892b      	ldrh	r3, [r5, #8]
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	d1f5      	bne.n	8010afe <etharp_query+0x9e>
 8010b12:	682a      	ldr	r2, [r5, #0]
 8010b14:	4633      	mov	r3, r6
 8010b16:	2a00      	cmp	r2, #0
 8010b18:	d0f1      	beq.n	8010afe <etharp_query+0x9e>
 8010b1a:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8010b1e:	4659      	mov	r1, fp
 8010b20:	4648      	mov	r0, r9
 8010b22:	f001 fa5b 	bl	8011fdc <iprintf>
 8010b26:	e7ea      	b.n	8010afe <etharp_query+0x9e>
  if (is_new_entry || (q == NULL)) {
 8010b28:	2f00      	cmp	r7, #0
 8010b2a:	d03a      	beq.n	8010ba2 <etharp_query+0x142>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010b2c:	2b01      	cmp	r3, #1
 8010b2e:	d0df      	beq.n	8010af0 <etharp_query+0x90>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010b30:	2318      	movs	r3, #24
 8010b32:	465a      	mov	r2, fp
 8010b34:	4639      	mov	r1, r7
 8010b36:	4628      	mov	r0, r5
 8010b38:	fb03 4308 	mla	r3, r3, r8, r4
 8010b3c:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 8010b40:	9400      	str	r4, [sp, #0]
 8010b42:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 8010b44:	4c25      	ldr	r4, [pc, #148]	@ (8010bdc <etharp_query+0x17c>)
 8010b46:	f884 8000 	strb.w	r8, [r4]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010b4a:	f001 f883 	bl	8011c54 <ethernet_output>
}
 8010b4e:	b005      	add	sp, #20
 8010b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8010b54:	4b20      	ldr	r3, [pc, #128]	@ (8010bd8 <etharp_query+0x178>)
 8010b56:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8010b5a:	4921      	ldr	r1, [pc, #132]	@ (8010be0 <etharp_query+0x180>)
 8010b5c:	4821      	ldr	r0, [pc, #132]	@ (8010be4 <etharp_query+0x184>)
 8010b5e:	f001 fa3d 	bl	8011fdc <iprintf>
 8010b62:	e79e      	b.n	8010aa2 <etharp_query+0x42>
    return (err_t)i_err;
 8010b64:	fa4f f088 	sxtb.w	r0, r8
}
 8010b68:	b005      	add	sp, #20
 8010b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8010b6e:	463a      	mov	r2, r7
 8010b70:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8010b74:	200e      	movs	r0, #14
 8010b76:	f7fa ff4d 	bl	800ba14 <pbuf_clone>
 8010b7a:	4607      	mov	r7, r0
    if (p != NULL) {
 8010b7c:	b317      	cbz	r7, 8010bc4 <etharp_query+0x164>
      if (arp_table[i].q != NULL) {
 8010b7e:	eb0a 0308 	add.w	r3, sl, r8
 8010b82:	f854 0033 	ldr.w	r0, [r4, r3, lsl #3]
 8010b86:	b108      	cbz	r0, 8010b8c <etharp_query+0x12c>
        pbuf_free(arp_table[i].q);
 8010b88:	f7fa fc38 	bl	800b3fc <pbuf_free>
      arp_table[i].q = p;
 8010b8c:	44d0      	add	r8, sl
      result = ERR_OK;
 8010b8e:	2000      	movs	r0, #0
      arp_table[i].q = p;
 8010b90:	f844 7038 	str.w	r7, [r4, r8, lsl #3]
}
 8010b94:	b005      	add	sp, #20
 8010b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pbuf_ref(p);
 8010b9a:	4638      	mov	r0, r7
 8010b9c:	f7fa fda6 	bl	800b6ec <pbuf_ref>
 8010ba0:	e7ec      	b.n	8010b7c <etharp_query+0x11c>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010ba2:	1d2a      	adds	r2, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	4c0a      	ldr	r4, [pc, #40]	@ (8010bd0 <etharp_query+0x170>)
 8010ba8:	4659      	mov	r1, fp
 8010baa:	4628      	mov	r0, r5
 8010bac:	e9cd 6302 	strd	r6, r3, [sp, #8]
 8010bb0:	e9cd 2400 	strd	r2, r4, [sp]
 8010bb4:	465b      	mov	r3, fp
 8010bb6:	4a07      	ldr	r2, [pc, #28]	@ (8010bd4 <etharp_query+0x174>)
 8010bb8:	f7ff fd6e 	bl	8010698 <etharp_raw>
    if (q == NULL) {
 8010bbc:	e7c7      	b.n	8010b4e <etharp_query+0xee>
    return ERR_ARG;
 8010bbe:	f06f 000f 	mvn.w	r0, #15
 8010bc2:	e7c4      	b.n	8010b4e <etharp_query+0xee>
  err_t result = ERR_MEM;
 8010bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8010bc8:	e7c1      	b.n	8010b4e <etharp_query+0xee>
 8010bca:	bf00      	nop
 8010bcc:	2400b998 	.word	0x2400b998
 8010bd0:	080159a8 	.word	0x080159a8
 8010bd4:	080159b0 	.word	0x080159b0
 8010bd8:	080154d4 	.word	0x080154d4
 8010bdc:	2400b994 	.word	0x2400b994
 8010be0:	0801563c 	.word	0x0801563c
 8010be4:	08012edc 	.word	0x08012edc
 8010be8:	0801564c 	.word	0x0801564c

08010bec <etharp_output>:
{
 8010bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bee:	4604      	mov	r4, r0
 8010bf0:	b085      	sub	sp, #20
 8010bf2:	460e      	mov	r6, r1
 8010bf4:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 8010bf6:	f7f7 f865 	bl	8007cc4 <sys_check_core_locking>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010bfa:	2c00      	cmp	r4, #0
 8010bfc:	f000 8081 	beq.w	8010d02 <etharp_output+0x116>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010c00:	2e00      	cmp	r6, #0
 8010c02:	d06d      	beq.n	8010ce0 <etharp_output+0xf4>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010c04:	2d00      	cmp	r5, #0
 8010c06:	d074      	beq.n	8010cf2 <etharp_output+0x106>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8010c08:	4621      	mov	r1, r4
 8010c0a:	6828      	ldr	r0, [r5, #0]
 8010c0c:	f000 fb60 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 8010c10:	2800      	cmp	r0, #0
 8010c12:	d163      	bne.n	8010cdc <etharp_output+0xf0>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8010c14:	682b      	ldr	r3, [r5, #0]
 8010c16:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8010c1a:	2ae0      	cmp	r2, #224	@ 0xe0
 8010c1c:	d039      	beq.n	8010c92 <etharp_output+0xa6>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010c1e:	6862      	ldr	r2, [r4, #4]
 8010c20:	68a1      	ldr	r1, [r4, #8]
 8010c22:	405a      	eors	r2, r3
 8010c24:	420a      	tst	r2, r1
 8010c26:	d009      	beq.n	8010c3c <etharp_output+0x50>
        !ip4_addr_islinklocal(ipaddr)) {
 8010c28:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010c2a:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8010c2e:	4293      	cmp	r3, r2
 8010c30:	d004      	beq.n	8010c3c <etharp_output+0x50>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8010c32:	68e3      	ldr	r3, [r4, #12]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d076      	beq.n	8010d26 <etharp_output+0x13a>
            dst_addr = netif_ip4_gw(netif);
 8010c38:	f104 050c 	add.w	r5, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010c3c:	4f3b      	ldr	r7, [pc, #236]	@ (8010d2c <etharp_output+0x140>)
 8010c3e:	4b3c      	ldr	r3, [pc, #240]	@ (8010d30 <etharp_output+0x144>)
 8010c40:	783a      	ldrb	r2, [r7, #0]
 8010c42:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8010c46:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8010c4a:	7d19      	ldrb	r1, [r3, #20]
 8010c4c:	2901      	cmp	r1, #1
 8010c4e:	d902      	bls.n	8010c56 <etharp_output+0x6a>
 8010c50:	6899      	ldr	r1, [r3, #8]
 8010c52:	42a1      	cmp	r1, r4
 8010c54:	d060      	beq.n	8010d18 <etharp_output+0x12c>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010c56:	4b36      	ldr	r3, [pc, #216]	@ (8010d30 <etharp_output+0x144>)
{
 8010c58:	f04f 0c00 	mov.w	ip, #0
 8010c5c:	e005      	b.n	8010c6a <etharp_output+0x7e>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010c5e:	f10c 0c01 	add.w	ip, ip, #1
 8010c62:	3318      	adds	r3, #24
 8010c64:	f1bc 0f0a 	cmp.w	ip, #10
 8010c68:	d030      	beq.n	8010ccc <etharp_output+0xe0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010c6a:	7d18      	ldrb	r0, [r3, #20]
 8010c6c:	2801      	cmp	r0, #1
 8010c6e:	d9f6      	bls.n	8010c5e <etharp_output+0x72>
 8010c70:	689a      	ldr	r2, [r3, #8]
 8010c72:	42a2      	cmp	r2, r4
 8010c74:	d1f3      	bne.n	8010c5e <etharp_output+0x72>
          (arp_table[i].netif == netif) &&
 8010c76:	685a      	ldr	r2, [r3, #4]
 8010c78:	6829      	ldr	r1, [r5, #0]
 8010c7a:	4291      	cmp	r1, r2
 8010c7c:	d1ef      	bne.n	8010c5e <etharp_output+0x72>
 8010c7e:	fa5f f28c 	uxtb.w	r2, ip
        return etharp_output_to_arp_index(netif, q, i);
 8010c82:	4631      	mov	r1, r6
 8010c84:	4620      	mov	r0, r4
        ETHARP_SET_ADDRHINT(netif, i);
 8010c86:	703a      	strb	r2, [r7, #0]
}
 8010c88:	b005      	add	sp, #20
 8010c8a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        return etharp_output_to_arp_index(netif, q, i);
 8010c8e:	f7ff bd73 	b.w	8010778 <etharp_output_to_arp_index>
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010c92:	786b      	ldrb	r3, [r5, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010c94:	2201      	movs	r2, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8010c96:	215e      	movs	r1, #94	@ 0x5e
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010c9c:	f8ad 2008 	strh.w	r2, [sp, #8]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8010ca0:	78ea      	ldrb	r2, [r5, #3]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010ca2:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8010ca6:	78ab      	ldrb	r3, [r5, #2]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8010ca8:	f88d 100a 	strb.w	r1, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8010cac:	f88d 300c 	strb.w	r3, [sp, #12]
    dest = &mcastaddr;
 8010cb0:	ab02      	add	r3, sp, #8
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8010cb2:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8010cb6:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8010cba:	f104 0226 	add.w	r2, r4, #38	@ 0x26
 8010cbe:	4631      	mov	r1, r6
 8010cc0:	4620      	mov	r0, r4
 8010cc2:	9500      	str	r5, [sp, #0]
 8010cc4:	f000 ffc6 	bl	8011c54 <ethernet_output>
}
 8010cc8:	b005      	add	sp, #20
 8010cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return etharp_query(netif, dst_addr, q);
 8010ccc:	4632      	mov	r2, r6
 8010cce:	4629      	mov	r1, r5
 8010cd0:	4620      	mov	r0, r4
}
 8010cd2:	b005      	add	sp, #20
 8010cd4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    return etharp_query(netif, dst_addr, q);
 8010cd8:	f7ff bec2 	b.w	8010a60 <etharp_query>
    dest = (const struct eth_addr *)&ethbroadcast;
 8010cdc:	4b15      	ldr	r3, [pc, #84]	@ (8010d34 <etharp_output+0x148>)
 8010cde:	e7ea      	b.n	8010cb6 <etharp_output+0xca>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010ce0:	4b15      	ldr	r3, [pc, #84]	@ (8010d38 <etharp_output+0x14c>)
 8010ce2:	f240 321f 	movw	r2, #799	@ 0x31f
 8010ce6:	4915      	ldr	r1, [pc, #84]	@ (8010d3c <etharp_output+0x150>)
 8010ce8:	4815      	ldr	r0, [pc, #84]	@ (8010d40 <etharp_output+0x154>)
 8010cea:	f001 f977 	bl	8011fdc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010cee:	2d00      	cmp	r5, #0
 8010cf0:	d18a      	bne.n	8010c08 <etharp_output+0x1c>
 8010cf2:	4b11      	ldr	r3, [pc, #68]	@ (8010d38 <etharp_output+0x14c>)
 8010cf4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8010cf8:	4912      	ldr	r1, [pc, #72]	@ (8010d44 <etharp_output+0x158>)
 8010cfa:	4811      	ldr	r0, [pc, #68]	@ (8010d40 <etharp_output+0x154>)
 8010cfc:	f001 f96e 	bl	8011fdc <iprintf>
 8010d00:	e782      	b.n	8010c08 <etharp_output+0x1c>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010d02:	4b0d      	ldr	r3, [pc, #52]	@ (8010d38 <etharp_output+0x14c>)
 8010d04:	f240 321e 	movw	r2, #798	@ 0x31e
 8010d08:	490f      	ldr	r1, [pc, #60]	@ (8010d48 <etharp_output+0x15c>)
 8010d0a:	480d      	ldr	r0, [pc, #52]	@ (8010d40 <etharp_output+0x154>)
 8010d0c:	f001 f966 	bl	8011fdc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010d10:	2e00      	cmp	r6, #0
 8010d12:	f47f af77 	bne.w	8010c04 <etharp_output+0x18>
 8010d16:	e7e3      	b.n	8010ce0 <etharp_output+0xf4>
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010d18:	685b      	ldr	r3, [r3, #4]
 8010d1a:	6829      	ldr	r1, [r5, #0]
 8010d1c:	4299      	cmp	r1, r3
 8010d1e:	d19a      	bne.n	8010c56 <etharp_output+0x6a>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8010d20:	4631      	mov	r1, r6
 8010d22:	4620      	mov	r0, r4
 8010d24:	e7b0      	b.n	8010c88 <etharp_output+0x9c>
            return ERR_RTE;
 8010d26:	f06f 0003 	mvn.w	r0, #3
 8010d2a:	e7cd      	b.n	8010cc8 <etharp_output+0xdc>
 8010d2c:	2400b994 	.word	0x2400b994
 8010d30:	2400b998 	.word	0x2400b998
 8010d34:	080159b0 	.word	0x080159b0
 8010d38:	080154d4 	.word	0x080154d4
 8010d3c:	08015668 	.word	0x08015668
 8010d40:	08012edc 	.word	0x08012edc
 8010d44:	080155f8 	.word	0x080155f8
 8010d48:	080136fc 	.word	0x080136fc

08010d4c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010d4c:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010d4e:	2301      	movs	r3, #1
{
 8010d50:	b084      	sub	sp, #16
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010d52:	4c07      	ldr	r4, [pc, #28]	@ (8010d70 <etharp_request+0x24>)
 8010d54:	4a07      	ldr	r2, [pc, #28]	@ (8010d74 <etharp_request+0x28>)
 8010d56:	9401      	str	r4, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010d58:	1d04      	adds	r4, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010d5a:	e9cd 1302 	strd	r1, r3, [sp, #8]
 8010d5e:	f100 0326 	add.w	r3, r0, #38	@ 0x26
 8010d62:	9400      	str	r4, [sp, #0]
 8010d64:	4619      	mov	r1, r3
 8010d66:	f7ff fc97 	bl	8010698 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8010d6a:	b004      	add	sp, #16
 8010d6c:	bd10      	pop	{r4, pc}
 8010d6e:	bf00      	nop
 8010d70:	080159a8 	.word	0x080159a8
 8010d74:	080159b0 	.word	0x080159b0

08010d78 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8010d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d7a:	460f      	mov	r7, r1
 8010d7c:	b087      	sub	sp, #28
 8010d7e:	4616      	mov	r6, r2
 8010d80:	4604      	mov	r4, r0

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8010d82:	2124      	movs	r1, #36	@ 0x24
 8010d84:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010d88:	2022      	movs	r0, #34	@ 0x22
 8010d8a:	f7fa fba7 	bl	800b4dc <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 8010d8e:	b390      	cbz	r0, 8010df6 <icmp_send_response+0x7e>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8010d90:	8943      	ldrh	r3, [r0, #10]
 8010d92:	4605      	mov	r5, r0
 8010d94:	2b23      	cmp	r3, #35	@ 0x23
 8010d96:	d930      	bls.n	8010dfa <icmp_send_response+0x82>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8010d98:	6863      	ldr	r3, [r4, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8010d9a:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 8010d9c:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
  icmphdr->id = 0;
 8010d9e:	2700      	movs	r7, #0
  icmphdr->code = code;
 8010da0:	7066      	strb	r6, [r4, #1]
  icmphdr->id = 0;
 8010da2:	6067      	str	r7, [r4, #4]
  icmphdr->seqno = 0;

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8010da4:	6818      	ldr	r0, [r3, #0]
 8010da6:	6859      	ldr	r1, [r3, #4]
 8010da8:	689a      	ldr	r2, [r3, #8]
 8010daa:	68de      	ldr	r6, [r3, #12]
 8010dac:	60a0      	str	r0, [r4, #8]
 8010dae:	6166      	str	r6, [r4, #20]
 8010db0:	60e1      	str	r1, [r4, #12]
 8010db2:	6122      	str	r2, [r4, #16]
 8010db4:	6918      	ldr	r0, [r3, #16]
 8010db6:	6959      	ldr	r1, [r3, #20]
 8010db8:	699a      	ldr	r2, [r3, #24]
 8010dba:	61a0      	str	r0, [r4, #24]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8010dbc:	a805      	add	r0, sp, #20
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8010dbe:	61e1      	str	r1, [r4, #28]
 8010dc0:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 8010dc2:	68db      	ldr	r3, [r3, #12]
 8010dc4:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 8010dc6:	f000 f8d7 	bl	8010f78 <ip4_route>
#endif
  if (netif != NULL) {
 8010dca:	4606      	mov	r6, r0
 8010dcc:	b180      	cbz	r0, 8010df0 <icmp_send_response+0x78>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010dce:	8969      	ldrh	r1, [r5, #10]
 8010dd0:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 8010dd2:	70a7      	strb	r7, [r4, #2]
 8010dd4:	70e7      	strb	r7, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010dd6:	f7f9 fc7d 	bl	800a6d4 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8010dda:	2301      	movs	r3, #1
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8010ddc:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8010dde:	aa05      	add	r2, sp, #20
 8010de0:	4639      	mov	r1, r7
 8010de2:	4628      	mov	r0, r5
 8010de4:	9700      	str	r7, [sp, #0]
 8010de6:	e9cd 3601 	strd	r3, r6, [sp, #4]
 8010dea:	23ff      	movs	r3, #255	@ 0xff
 8010dec:	f000 fa5e 	bl	80112ac <ip4_output_if>
  }
  pbuf_free(q);
 8010df0:	4628      	mov	r0, r5
 8010df2:	f7fa fb03 	bl	800b3fc <pbuf_free>
}
 8010df6:	b007      	add	sp, #28
 8010df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8010dfa:	4b04      	ldr	r3, [pc, #16]	@ (8010e0c <icmp_send_response+0x94>)
 8010dfc:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8010e00:	4903      	ldr	r1, [pc, #12]	@ (8010e10 <icmp_send_response+0x98>)
 8010e02:	4804      	ldr	r0, [pc, #16]	@ (8010e14 <icmp_send_response+0x9c>)
 8010e04:	f001 f8ea 	bl	8011fdc <iprintf>
 8010e08:	e7c6      	b.n	8010d98 <icmp_send_response+0x20>
 8010e0a:	bf00      	nop
 8010e0c:	08015674 	.word	0x08015674
 8010e10:	080156ac 	.word	0x080156ac
 8010e14:	08012edc 	.word	0x08012edc

08010e18 <icmp_input>:
{
 8010e18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  iphdr_in = ip4_current_header();
 8010e1c:	4f4c      	ldr	r7, [pc, #304]	@ (8010f50 <icmp_input+0x138>)
{
 8010e1e:	b085      	sub	sp, #20
 8010e20:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 8010e22:	f8d7 8008 	ldr.w	r8, [r7, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 8010e26:	f898 4000 	ldrb.w	r4, [r8]
 8010e2a:	f004 040f 	and.w	r4, r4, #15
 8010e2e:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 8010e30:	2c13      	cmp	r4, #19
 8010e32:	d913      	bls.n	8010e5c <icmp_input+0x44>
  if (p->len < sizeof(u16_t) * 2) {
 8010e34:	8943      	ldrh	r3, [r0, #10]
 8010e36:	2b03      	cmp	r3, #3
 8010e38:	d910      	bls.n	8010e5c <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 8010e3a:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 8010e3c:	781b      	ldrb	r3, [r3, #0]
 8010e3e:	2b08      	cmp	r3, #8
 8010e40:	d10c      	bne.n	8010e5c <icmp_input+0x44>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010e42:	6978      	ldr	r0, [r7, #20]
 8010e44:	f000 03f0 	and.w	r3, r0, #240	@ 0xf0
 8010e48:	2be0      	cmp	r3, #224	@ 0xe0
 8010e4a:	d007      	beq.n	8010e5c <icmp_input+0x44>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8010e4c:	460e      	mov	r6, r1
 8010e4e:	6839      	ldr	r1, [r7, #0]
 8010e50:	f000 fa3e 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 8010e54:	b910      	cbnz	r0, 8010e5c <icmp_input+0x44>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8010e56:	892b      	ldrh	r3, [r5, #8]
 8010e58:	2b07      	cmp	r3, #7
 8010e5a:	d805      	bhi.n	8010e68 <icmp_input+0x50>
  pbuf_free(p);
 8010e5c:	4628      	mov	r0, r5
}
 8010e5e:	b005      	add	sp, #20
 8010e60:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pbuf_free(p);
 8010e64:	f7fa baca 	b.w	800b3fc <pbuf_free>
        if (inet_chksum_pbuf(p) != 0) {
 8010e68:	4628      	mov	r0, r5
 8010e6a:	f7f9 fc39 	bl	800a6e0 <inet_chksum_pbuf>
 8010e6e:	2800      	cmp	r0, #0
 8010e70:	d1f4      	bne.n	8010e5c <icmp_input+0x44>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010e72:	f104 090e 	add.w	r9, r4, #14
 8010e76:	4628      	mov	r0, r5
 8010e78:	4649      	mov	r1, r9
 8010e7a:	f7fa fa2d 	bl	800b2d8 <pbuf_add_header>
 8010e7e:	2800      	cmp	r0, #0
 8010e80:	d04b      	beq.n	8010f1a <icmp_input+0x102>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8010e82:	892b      	ldrh	r3, [r5, #8]
 8010e84:	18e1      	adds	r1, r4, r3
 8010e86:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 8010e88:	428b      	cmp	r3, r1
 8010e8a:	d8e7      	bhi.n	8010e5c <icmp_input+0x44>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8010e8c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010e90:	200e      	movs	r0, #14
 8010e92:	f7fa fb23 	bl	800b4dc <pbuf_alloc>
        if (r == NULL) {
 8010e96:	4681      	mov	r9, r0
 8010e98:	2800      	cmp	r0, #0
 8010e9a:	d0df      	beq.n	8010e5c <icmp_input+0x44>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8010e9c:	8942      	ldrh	r2, [r0, #10]
 8010e9e:	f104 0308 	add.w	r3, r4, #8
 8010ea2:	429a      	cmp	r2, r3
 8010ea4:	d346      	bcc.n	8010f34 <icmp_input+0x11c>
        MEMCPY(r->payload, iphdr_in, hlen);
 8010ea6:	4641      	mov	r1, r8
 8010ea8:	4622      	mov	r2, r4
 8010eaa:	6840      	ldr	r0, [r0, #4]
 8010eac:	f001 f9c7 	bl	801223e <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 8010eb0:	4621      	mov	r1, r4
 8010eb2:	4648      	mov	r0, r9
 8010eb4:	f7fa fa40 	bl	800b338 <pbuf_remove_header>
 8010eb8:	2800      	cmp	r0, #0
 8010eba:	d13f      	bne.n	8010f3c <icmp_input+0x124>
        if (pbuf_copy(r, p) != ERR_OK) {
 8010ebc:	4629      	mov	r1, r5
 8010ebe:	4648      	mov	r0, r9
 8010ec0:	f7fa fc94 	bl	800b7ec <pbuf_copy>
 8010ec4:	2800      	cmp	r0, #0
 8010ec6:	d135      	bne.n	8010f34 <icmp_input+0x11c>
        pbuf_free(p);
 8010ec8:	4628      	mov	r0, r5
 8010eca:	464d      	mov	r5, r9
 8010ecc:	f7fa fa96 	bl	800b3fc <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 8010ed0:	4621      	mov	r1, r4
 8010ed2:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 8010ed4:	686c      	ldr	r4, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 8010ed6:	f7fa f9ff 	bl	800b2d8 <pbuf_add_header>
 8010eda:	2800      	cmp	r0, #0
 8010edc:	d1be      	bne.n	8010e5c <icmp_input+0x44>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8010ede:	6869      	ldr	r1, [r5, #4]
        ip4_addr_copy(iphdr->src, *src);
 8010ee0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010ee4:	610a      	str	r2, [r1, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010ee6:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
        ip4_addr_copy(iphdr->src, *src);
 8010eea:	60cb      	str	r3, [r1, #12]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010eec:	8863      	ldrh	r3, [r4, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8010eee:	7020      	strb	r0, [r4, #0]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8010ef0:	4628      	mov	r0, r5
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8010ef2:	4293      	cmp	r3, r2
        IPH_CHKSUM_SET(iphdr, 0);
 8010ef4:	f04f 0200 	mov.w	r2, #0
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8010ef8:	bf8c      	ite	hi
 8010efa:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8010efc:	3308      	addls	r3, #8
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	8063      	strh	r3, [r4, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8010f02:	23ff      	movs	r3, #255	@ 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 8010f04:	728a      	strb	r2, [r1, #10]
 8010f06:	72ca      	strb	r2, [r1, #11]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8010f08:	720b      	strb	r3, [r1, #8]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8010f0a:	2101      	movs	r1, #1
 8010f0c:	9200      	str	r2, [sp, #0]
 8010f0e:	e9cd 1601 	strd	r1, r6, [sp, #4]
 8010f12:	4910      	ldr	r1, [pc, #64]	@ (8010f54 <icmp_input+0x13c>)
 8010f14:	f000 f9ca 	bl	80112ac <ip4_output_if>
  pbuf_free(p);
 8010f18:	e7a0      	b.n	8010e5c <icmp_input+0x44>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010f1a:	4649      	mov	r1, r9
 8010f1c:	4628      	mov	r0, r5
 8010f1e:	f7fa fa0b 	bl	800b338 <pbuf_remove_header>
 8010f22:	2800      	cmp	r0, #0
 8010f24:	d0d4      	beq.n	8010ed0 <icmp_input+0xb8>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8010f26:	4b0c      	ldr	r3, [pc, #48]	@ (8010f58 <icmp_input+0x140>)
 8010f28:	22c7      	movs	r2, #199	@ 0xc7
 8010f2a:	490c      	ldr	r1, [pc, #48]	@ (8010f5c <icmp_input+0x144>)
 8010f2c:	480c      	ldr	r0, [pc, #48]	@ (8010f60 <icmp_input+0x148>)
 8010f2e:	f001 f855 	bl	8011fdc <iprintf>
          goto icmperr;
 8010f32:	e793      	b.n	8010e5c <icmp_input+0x44>
          pbuf_free(r);
 8010f34:	4648      	mov	r0, r9
 8010f36:	f7fa fa61 	bl	800b3fc <pbuf_free>
          goto icmperr;
 8010f3a:	e78f      	b.n	8010e5c <icmp_input+0x44>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8010f3c:	4b06      	ldr	r3, [pc, #24]	@ (8010f58 <icmp_input+0x140>)
 8010f3e:	22b6      	movs	r2, #182	@ 0xb6
 8010f40:	4908      	ldr	r1, [pc, #32]	@ (8010f64 <icmp_input+0x14c>)
 8010f42:	4807      	ldr	r0, [pc, #28]	@ (8010f60 <icmp_input+0x148>)
 8010f44:	f001 f84a 	bl	8011fdc <iprintf>
          pbuf_free(r);
 8010f48:	4648      	mov	r0, r9
 8010f4a:	f7fa fa57 	bl	800b3fc <pbuf_free>
          goto icmperr;
 8010f4e:	e785      	b.n	8010e5c <icmp_input+0x44>
 8010f50:	24004e78 	.word	0x24004e78
 8010f54:	24004e8c 	.word	0x24004e8c
 8010f58:	08015674 	.word	0x08015674
 8010f5c:	08015710 	.word	0x08015710
 8010f60:	08012edc 	.word	0x08012edc
 8010f64:	080156d8 	.word	0x080156d8

08010f68 <icmp_dest_unreach>:
{
 8010f68:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 8010f6a:	2103      	movs	r1, #3
 8010f6c:	f7ff bf04 	b.w	8010d78 <icmp_send_response>

08010f70 <icmp_time_exceeded>:
{
 8010f70:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8010f72:	210b      	movs	r1, #11
 8010f74:	f7ff bf00 	b.w	8010d78 <icmp_send_response>

08010f78 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8010f78:	b538      	push	{r3, r4, r5, lr}
 8010f7a:	4604      	mov	r4, r0
#if !LWIP_SINGLE_NETIF
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 8010f7c:	f7f6 fea2 	bl	8007cc4 <sys_check_core_locking>

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8010f80:	4b15      	ldr	r3, [pc, #84]	@ (8010fd8 <ip4_route+0x60>)
 8010f82:	6818      	ldr	r0, [r3, #0]
 8010f84:	b1a0      	cbz	r0, 8010fb0 <ip4_route+0x38>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010f86:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8010f8a:	07d9      	lsls	r1, r3, #31
 8010f8c:	d50d      	bpl.n	8010faa <ip4_route+0x32>
 8010f8e:	075a      	lsls	r2, r3, #29
 8010f90:	d50b      	bpl.n	8010faa <ip4_route+0x32>
 8010f92:	6842      	ldr	r2, [r0, #4]
 8010f94:	b14a      	cbz	r2, 8010faa <ip4_route+0x32>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8010f96:	6821      	ldr	r1, [r4, #0]
 8010f98:	6885      	ldr	r5, [r0, #8]
 8010f9a:	404a      	eors	r2, r1
 8010f9c:	422a      	tst	r2, r5
 8010f9e:	d016      	beq.n	8010fce <ip4_route+0x56>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8010fa0:	079b      	lsls	r3, r3, #30
 8010fa2:	d402      	bmi.n	8010faa <ip4_route+0x32>
 8010fa4:	68c3      	ldr	r3, [r0, #12]
 8010fa6:	4299      	cmp	r1, r3
 8010fa8:	d011      	beq.n	8010fce <ip4_route+0x56>
  NETIF_FOREACH(netif) {
 8010faa:	6800      	ldr	r0, [r0, #0]
 8010fac:	2800      	cmp	r0, #0
 8010fae:	d1ea      	bne.n	8010f86 <ip4_route+0xe>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8010fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8010fdc <ip4_route+0x64>)
 8010fb2:	6818      	ldr	r0, [r3, #0]
 8010fb4:	b158      	cbz	r0, 8010fce <ip4_route+0x56>
 8010fb6:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8010fba:	f003 0305 	and.w	r3, r3, #5
 8010fbe:	2b05      	cmp	r3, #5
 8010fc0:	d106      	bne.n	8010fd0 <ip4_route+0x58>
 8010fc2:	6843      	ldr	r3, [r0, #4]
 8010fc4:	b133      	cbz	r3, 8010fd4 <ip4_route+0x5c>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8010fc6:	7823      	ldrb	r3, [r4, #0]
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8010fc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8010fca:	bf08      	it	eq
 8010fcc:	2000      	moveq	r0, #0
  }

  return netif_default;
}
 8010fce:	bd38      	pop	{r3, r4, r5, pc}
    return NULL;
 8010fd0:	2000      	movs	r0, #0
}
 8010fd2:	bd38      	pop	{r3, r4, r5, pc}
    return NULL;
 8010fd4:	4618      	mov	r0, r3
}
 8010fd6:	bd38      	pop	{r3, r4, r5, pc}
 8010fd8:	2400b930 	.word	0x2400b930
 8010fdc:	2400b92c 	.word	0x2400b92c

08010fe0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8010fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fe4:	4604      	mov	r4, r0
 8010fe6:	460e      	mov	r6, r1
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP */
#if LWIP_RAW
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();
 8010fe8:	f7f6 fe6c 	bl	8007cc4 <sys_check_core_locking>

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8010fec:	6867      	ldr	r7, [r4, #4]
  if (IPH_V(iphdr) != 4) {
 8010fee:	783b      	ldrb	r3, [r7, #0]
 8010ff0:	091a      	lsrs	r2, r3, #4
 8010ff2:	2a04      	cmp	r2, #4
 8010ff4:	d16d      	bne.n	80110d2 <ip4_input+0xf2>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8010ff6:	f003 030f 	and.w	r3, r3, #15
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8010ffa:	8878      	ldrh	r0, [r7, #2]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8010ffc:	009d      	lsls	r5, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8010ffe:	f7f9 fb29 	bl	800a654 <lwip_htons>

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011002:	8923      	ldrh	r3, [r4, #8]
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011004:	4680      	mov	r8, r0
  if (iphdr_len < p->tot_len) {
 8011006:	4283      	cmp	r3, r0
 8011008:	d869      	bhi.n	80110de <ip4_input+0xfe>
    pbuf_realloc(p, iphdr_len);
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801100a:	8963      	ldrh	r3, [r4, #10]
 801100c:	42ab      	cmp	r3, r5
 801100e:	d360      	bcc.n	80110d2 <ip4_input+0xf2>
 8011010:	8923      	ldrh	r3, [r4, #8]
 8011012:	4543      	cmp	r3, r8
 8011014:	d35d      	bcc.n	80110d2 <ip4_input+0xf2>
 8011016:	2d13      	cmp	r5, #19
 8011018:	d95b      	bls.n	80110d2 <ip4_input+0xf2>
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801101a:	693a      	ldr	r2, [r7, #16]
 801101c:	68f8      	ldr	r0, [r7, #12]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801101e:	f002 01f0 	and.w	r1, r2, #240	@ 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011022:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 80111a0 <ip4_input+0x1c0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011026:	f896 802d 	ldrb.w	r8, [r6, #45]	@ 0x2d
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801102a:	29e0      	cmp	r1, #224	@ 0xe0
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801102c:	f008 0301 	and.w	r3, r8, #1
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011030:	e9c9 0204 	strd	r0, r2, [r9, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011034:	d158      	bne.n	80110e8 <ip4_input+0x108>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011036:	2b00      	cmp	r3, #0
 8011038:	f040 8083 	bne.w	8011142 <ip4_input+0x162>
      netif = inp;
    } else {
      netif = NULL;
 801103c:	f04f 0800 	mov.w	r8, #0
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011040:	4631      	mov	r1, r6
 8011042:	f000 f945 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 8011046:	2800      	cmp	r0, #0
 8011048:	d143      	bne.n	80110d2 <ip4_input+0xf2>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801104a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801104e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011052:	2be0      	cmp	r3, #224	@ 0xe0
 8011054:	d03d      	beq.n	80110d2 <ip4_input+0xf2>
      return ERR_OK;
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011056:	f1b8 0f00 	cmp.w	r8, #0
 801105a:	d03a      	beq.n	80110d2 <ip4_input+0xf2>
    }
    pbuf_free(p);
    return ERR_OK;
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801105c:	88fb      	ldrh	r3, [r7, #6]
 801105e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011062:	2b00      	cmp	r3, #0
 8011064:	d165      	bne.n	8011132 <ip4_input+0x152>
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
  ip_data.current_input_netif = inp;
  ip_data.current_ip4_header = iphdr;
 8011066:	f8c9 7008 	str.w	r7, [r9, #8]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801106a:	4629      	mov	r1, r5
 801106c:	4620      	mov	r0, r4
  ip_data.current_input_netif = inp;
 801106e:	e9c9 8600 	strd	r8, r6, [r9]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8011072:	783b      	ldrb	r3, [r7, #0]
 8011074:	f003 030f 	and.w	r3, r3, #15
 8011078:	009b      	lsls	r3, r3, #2
 801107a:	f8a9 300c 	strh.w	r3, [r9, #12]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801107e:	f7fa f95b 	bl	800b338 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8011082:	7a7b      	ldrb	r3, [r7, #9]
 8011084:	2b06      	cmp	r3, #6
 8011086:	d07a      	beq.n	801117e <ip4_input+0x19e>
 8011088:	2b11      	cmp	r3, #17
 801108a:	d073      	beq.n	8011174 <ip4_input+0x194>
 801108c:	2b01      	cmp	r3, #1
 801108e:	d06c      	beq.n	801116a <ip4_input+0x18a>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011090:	4641      	mov	r1, r8
 8011092:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8011096:	f000 f91b 	bl	80112d0 <ip4_addr_isbroadcast_u32>
 801109a:	b968      	cbnz	r0, 80110b8 <ip4_input+0xd8>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801109c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80110a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80110a4:	2be0      	cmp	r3, #224	@ 0xe0
 80110a6:	d007      	beq.n	80110b8 <ip4_input+0xd8>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80110a8:	4629      	mov	r1, r5
 80110aa:	4620      	mov	r0, r4
 80110ac:	f7fa f972 	bl	800b394 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80110b0:	2102      	movs	r1, #2
 80110b2:	4620      	mov	r0, r4
 80110b4:	f7ff ff58 	bl	8010f68 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80110b8:	4620      	mov	r0, r4
 80110ba:	f7fa f99f 	bl	800b3fc <pbuf_free>
        break;
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80110be:	2300      	movs	r3, #0
 80110c0:	e9c9 3300 	strd	r3, r3, [r9]
  ip_data.current_input_netif = NULL;
  ip_data.current_ip4_header = NULL;
 80110c4:	f8c9 3008 	str.w	r3, [r9, #8]
  ip_data.current_ip_header_tot_len = 0;
 80110c8:	f8a9 300c 	strh.w	r3, [r9, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80110cc:	e9c9 3304 	strd	r3, r3, [r9, #16]
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
 80110d0:	e002      	b.n	80110d8 <ip4_input+0xf8>
    pbuf_free(p);
 80110d2:	4620      	mov	r0, r4
 80110d4:	f7fa f992 	bl	800b3fc <pbuf_free>
}
 80110d8:	2000      	movs	r0, #0
 80110da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pbuf_realloc(p, iphdr_len);
 80110de:	4601      	mov	r1, r0
 80110e0:	4620      	mov	r0, r4
 80110e2:	f7fa fa9d 	bl	800b620 <pbuf_realloc>
 80110e6:	e790      	b.n	801100a <ip4_input+0x2a>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80110e8:	bb93      	cbnz	r3, 8011150 <ip4_input+0x170>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80110ea:	b2d2      	uxtb	r2, r2
 80110ec:	2a7f      	cmp	r2, #127	@ 0x7f
 80110ee:	d04b      	beq.n	8011188 <ip4_input+0x1a8>
        NETIF_FOREACH(netif) {
 80110f0:	4b2a      	ldr	r3, [pc, #168]	@ (801119c <ip4_input+0x1bc>)
 80110f2:	f8d3 8000 	ldr.w	r8, [r3]
 80110f6:	f1b8 0f00 	cmp.w	r8, #0
 80110fa:	d108      	bne.n	801110e <ip4_input+0x12e>
 80110fc:	e044      	b.n	8011188 <ip4_input+0x1a8>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80110fe:	f000 f8e7 	bl	80112d0 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011102:	b998      	cbnz	r0, 801112c <ip4_input+0x14c>
        NETIF_FOREACH(netif) {
 8011104:	f8d8 8000 	ldr.w	r8, [r8]
 8011108:	f1b8 0f00 	cmp.w	r8, #0
 801110c:	d00e      	beq.n	801112c <ip4_input+0x14c>
          if (netif == inp) {
 801110e:	4546      	cmp	r6, r8
 8011110:	d0f8      	beq.n	8011104 <ip4_input+0x124>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011112:	f898 302d 	ldrb.w	r3, [r8, #45]	@ 0x2d
 8011116:	07db      	lsls	r3, r3, #31
 8011118:	d5f4      	bpl.n	8011104 <ip4_input+0x124>
 801111a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d0f0      	beq.n	8011104 <ip4_input+0x124>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011122:	f8d9 0014 	ldr.w	r0, [r9, #20]
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011126:	4641      	mov	r1, r8
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011128:	4283      	cmp	r3, r0
 801112a:	d1e8      	bne.n	80110fe <ip4_input+0x11e>
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801112c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011130:	e786      	b.n	8011040 <ip4_input+0x60>
    p = ip4_reass(p);
 8011132:	4620      	mov	r0, r4
 8011134:	f000 f9f8 	bl	8011528 <ip4_reass>
    if (p == NULL) {
 8011138:	4604      	mov	r4, r0
 801113a:	2800      	cmp	r0, #0
 801113c:	d0cc      	beq.n	80110d8 <ip4_input+0xf8>
    iphdr = (const struct ip_hdr *)p->payload;
 801113e:	6847      	ldr	r7, [r0, #4]
 8011140:	e791      	b.n	8011066 <ip4_input+0x86>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011142:	6873      	ldr	r3, [r6, #4]
 8011144:	2b00      	cmp	r3, #0
 8011146:	bf14      	ite	ne
 8011148:	46b0      	movne	r8, r6
 801114a:	f04f 0800 	moveq.w	r8, #0
 801114e:	e777      	b.n	8011040 <ip4_input+0x60>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011150:	6873      	ldr	r3, [r6, #4]
 8011152:	2b00      	cmp	r3, #0
 8011154:	d0c9      	beq.n	80110ea <ip4_input+0x10a>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011156:	429a      	cmp	r2, r3
 8011158:	d019      	beq.n	801118e <ip4_input+0x1ae>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801115a:	4610      	mov	r0, r2
 801115c:	4631      	mov	r1, r6
 801115e:	f000 f8b7 	bl	80112d0 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011162:	b9b0      	cbnz	r0, 8011192 <ip4_input+0x1b2>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8011164:	f8d9 2014 	ldr.w	r2, [r9, #20]
 8011168:	e7bf      	b.n	80110ea <ip4_input+0x10a>
        icmp_input(p, inp);
 801116a:	4631      	mov	r1, r6
 801116c:	4620      	mov	r0, r4
 801116e:	f7ff fe53 	bl	8010e18 <icmp_input>
        break;
 8011172:	e7a4      	b.n	80110be <ip4_input+0xde>
        udp_input(p, inp);
 8011174:	4631      	mov	r1, r6
 8011176:	4620      	mov	r0, r4
 8011178:	f7fe fea2 	bl	800fec0 <udp_input>
        break;
 801117c:	e79f      	b.n	80110be <ip4_input+0xde>
        tcp_input(p, inp);
 801117e:	4631      	mov	r1, r6
 8011180:	4620      	mov	r0, r4
 8011182:	f7fc fdad 	bl	800dce0 <tcp_input>
        break;
 8011186:	e79a      	b.n	80110be <ip4_input+0xde>
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011188:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801118c:	e756      	b.n	801103c <ip4_input+0x5c>
 801118e:	46b0      	mov	r8, r6
 8011190:	e756      	b.n	8011040 <ip4_input+0x60>
 8011192:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8011196:	46b0      	mov	r8, r6
 8011198:	e752      	b.n	8011040 <ip4_input+0x60>
 801119a:	bf00      	nop
 801119c:	2400b930 	.word	0x2400b930
 80111a0:	24004e78 	.word	0x24004e78

080111a4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80111a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111a8:	4604      	mov	r4, r0
 80111aa:	b083      	sub	sp, #12
 80111ac:	4699      	mov	r9, r3
 80111ae:	460f      	mov	r7, r1
 80111b0:	4616      	mov	r6, r2
 80111b2:	f89d a030 	ldrb.w	sl, [sp, #48]	@ 0x30
 80111b6:	f89d b034 	ldrb.w	fp, [sp, #52]	@ 0x34
 80111ba:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
 80111be:	f7f6 fd81 	bl	8007cc4 <sys_check_core_locking>
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80111c2:	7ba3      	ldrb	r3, [r4, #14]
 80111c4:	2b01      	cmp	r3, #1
 80111c6:	d13d      	bne.n	8011244 <ip4_output_if_src+0xa0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80111c8:	2e00      	cmp	r6, #0
 80111ca:	d044      	beq.n	8011256 <ip4_output_if_src+0xb2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80111cc:	2114      	movs	r1, #20
 80111ce:	4620      	mov	r0, r4
 80111d0:	f7fa f882 	bl	800b2d8 <pbuf_add_header>
 80111d4:	2800      	cmp	r0, #0
 80111d6:	d159      	bne.n	801128c <ip4_output_if_src+0xe8>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80111d8:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 80111da:	6865      	ldr	r5, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80111dc:	2b13      	cmp	r3, #19
 80111de:	d942      	bls.n	8011266 <ip4_output_if_src+0xc2>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80111e0:	f885 9008 	strb.w	r9, [r5, #8]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80111e4:	2245      	movs	r2, #69	@ 0x45
    IPH_PROTO_SET(iphdr, proto);
 80111e6:	f885 b009 	strb.w	fp, [r5, #9]
    ip4_addr_copy(iphdr->dest, *dest);
 80111ea:	6833      	ldr	r3, [r6, #0]
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80111ec:	702a      	strb	r2, [r5, #0]
    IPH_TOS_SET(iphdr, tos);
 80111ee:	f885 a001 	strb.w	sl, [r5, #1]
    ip4_addr_copy(iphdr->dest, *dest);
 80111f2:	612b      	str	r3, [r5, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80111f4:	8920      	ldrh	r0, [r4, #8]
 80111f6:	f7f9 fa2d 	bl	800a654 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80111fa:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 80112a8 <ip4_output_if_src+0x104>
    IPH_OFFSET_SET(iphdr, 0);
 80111fe:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011200:	8068      	strh	r0, [r5, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011202:	f8b9 0000 	ldrh.w	r0, [r9]
    IPH_OFFSET_SET(iphdr, 0);
 8011206:	71ab      	strb	r3, [r5, #6]
 8011208:	71eb      	strb	r3, [r5, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801120a:	f7f9 fa23 	bl	800a654 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801120e:	f8b9 3000 	ldrh.w	r3, [r9]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011212:	80a8      	strh	r0, [r5, #4]
    ++ip_id;
 8011214:	3301      	adds	r3, #1
 8011216:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 801121a:	b367      	cbz	r7, 8011276 <ip4_output_if_src+0xd2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	60eb      	str	r3, [r5, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011220:	2300      	movs	r3, #0
 8011222:	72ab      	strb	r3, [r5, #10]
 8011224:	72eb      	strb	r3, [r5, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8011226:	f8b8 3024 	ldrh.w	r3, [r8, #36]	@ 0x24
 801122a:	b113      	cbz	r3, 8011232 <ip4_output_if_src+0x8e>
 801122c:	8922      	ldrh	r2, [r4, #8]
 801122e:	429a      	cmp	r2, r3
 8011230:	d824      	bhi.n	801127c <ip4_output_if_src+0xd8>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011232:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8011236:	4632      	mov	r2, r6
 8011238:	4621      	mov	r1, r4
 801123a:	4640      	mov	r0, r8
 801123c:	4798      	blx	r3
}
 801123e:	b003      	add	sp, #12
 8011240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011244:	4b13      	ldr	r3, [pc, #76]	@ (8011294 <ip4_output_if_src+0xf0>)
 8011246:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801124a:	4913      	ldr	r1, [pc, #76]	@ (8011298 <ip4_output_if_src+0xf4>)
 801124c:	4813      	ldr	r0, [pc, #76]	@ (801129c <ip4_output_if_src+0xf8>)
 801124e:	f000 fec5 	bl	8011fdc <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 8011252:	2e00      	cmp	r6, #0
 8011254:	d1ba      	bne.n	80111cc <ip4_output_if_src+0x28>
    if (p->len < IP_HLEN) {
 8011256:	8963      	ldrh	r3, [r4, #10]
 8011258:	2b13      	cmp	r3, #19
 801125a:	d917      	bls.n	801128c <ip4_output_if_src+0xe8>
    ip4_addr_copy(dest_addr, iphdr->dest);
 801125c:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 801125e:	ae01      	add	r6, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011260:	691b      	ldr	r3, [r3, #16]
 8011262:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8011264:	e7df      	b.n	8011226 <ip4_output_if_src+0x82>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011266:	4b0b      	ldr	r3, [pc, #44]	@ (8011294 <ip4_output_if_src+0xf0>)
 8011268:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801126c:	490c      	ldr	r1, [pc, #48]	@ (80112a0 <ip4_output_if_src+0xfc>)
 801126e:	480b      	ldr	r0, [pc, #44]	@ (801129c <ip4_output_if_src+0xf8>)
 8011270:	f000 feb4 	bl	8011fdc <iprintf>
 8011274:	e7b4      	b.n	80111e0 <ip4_output_if_src+0x3c>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8011276:	4b0b      	ldr	r3, [pc, #44]	@ (80112a4 <ip4_output_if_src+0x100>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	e7d0      	b.n	801121e <ip4_output_if_src+0x7a>
    return ip4_frag(p, netif, dest);
 801127c:	4632      	mov	r2, r6
 801127e:	4641      	mov	r1, r8
 8011280:	4620      	mov	r0, r4
 8011282:	f000 fb8d 	bl	80119a0 <ip4_frag>
}
 8011286:	b003      	add	sp, #12
 8011288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return ERR_BUF;
 801128c:	f06f 0001 	mvn.w	r0, #1
 8011290:	e7d5      	b.n	801123e <ip4_output_if_src+0x9a>
 8011292:	bf00      	nop
 8011294:	08015744 	.word	0x08015744
 8011298:	08015778 	.word	0x08015778
 801129c:	08012edc 	.word	0x08012edc
 80112a0:	08015784 	.word	0x08015784
 80112a4:	080157b4 	.word	0x080157b4
 80112a8:	2400ba88 	.word	0x2400ba88

080112ac <ip4_output_if>:
{
 80112ac:	b4f0      	push	{r4, r5, r6, r7}
 80112ae:	9c06      	ldr	r4, [sp, #24]
 80112b0:	f89d 5010 	ldrb.w	r5, [sp, #16]
 80112b4:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80112b8:	b11a      	cbz	r2, 80112c2 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 80112ba:	b109      	cbz	r1, 80112c0 <ip4_output_if+0x14>
 80112bc:	680f      	ldr	r7, [r1, #0]
 80112be:	b907      	cbnz	r7, 80112c2 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 80112c0:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80112c2:	9504      	str	r5, [sp, #16]
 80112c4:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 80112c8:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80112ca:	f7ff bf6b 	b.w	80111a4 <ip4_output_if_src>
 80112ce:	bf00      	nop

080112d0 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80112d0:	1e42      	subs	r2, r0, #1
{
 80112d2:	4603      	mov	r3, r0
  if ((~addr == IPADDR_ANY) ||
 80112d4:	3203      	adds	r2, #3
 80112d6:	d815      	bhi.n	8011304 <ip4_addr_isbroadcast_u32+0x34>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80112d8:	f891 002d 	ldrb.w	r0, [r1, #45]	@ 0x2d
 80112dc:	f010 0002 	ands.w	r0, r0, #2
 80112e0:	d00f      	beq.n	8011302 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80112e2:	684a      	ldr	r2, [r1, #4]
 80112e4:	429a      	cmp	r2, r3
 80112e6:	d00b      	beq.n	8011300 <ip4_addr_isbroadcast_u32+0x30>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80112e8:	6889      	ldr	r1, [r1, #8]
 80112ea:	405a      	eors	r2, r3
 80112ec:	420a      	tst	r2, r1
 80112ee:	d107      	bne.n	8011300 <ip4_addr_isbroadcast_u32+0x30>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80112f0:	43c8      	mvns	r0, r1
 80112f2:	ea23 0301 	bic.w	r3, r3, r1
 80112f6:	1a18      	subs	r0, r3, r0
 80112f8:	fab0 f080 	clz	r0, r0
 80112fc:	0940      	lsrs	r0, r0, #5
 80112fe:	4770      	bx	lr
    return 0;
 8011300:	2000      	movs	r0, #0
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
  }
}
 8011302:	4770      	bx	lr
    return 1;
 8011304:	2001      	movs	r0, #1
 8011306:	4770      	bx	lr

08011308 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8011308:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801130a:	4604      	mov	r4, r0
 801130c:	b148      	cbz	r0, 8011322 <ipfrag_free_pbuf_custom+0x1a>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 801130e:	6960      	ldr	r0, [r4, #20]
 8011310:	b108      	cbz	r0, 8011316 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8011312:	f7fa f873 	bl	800b3fc <pbuf_free>
  memp_free(MEMP_FRAG_PBUF, p);
 8011316:	4621      	mov	r1, r4
 8011318:	2005      	movs	r0, #5
  }
  ip_frag_free_pbuf_custom_ref(pcr);
}
 801131a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801131e:	f7f9 bd61 	b.w	800ade4 <memp_free>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8011322:	4b04      	ldr	r3, [pc, #16]	@ (8011334 <ipfrag_free_pbuf_custom+0x2c>)
 8011324:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8011328:	4903      	ldr	r1, [pc, #12]	@ (8011338 <ipfrag_free_pbuf_custom+0x30>)
 801132a:	4804      	ldr	r0, [pc, #16]	@ (801133c <ipfrag_free_pbuf_custom+0x34>)
 801132c:	f000 fe56 	bl	8011fdc <iprintf>
 8011330:	e7ed      	b.n	801130e <ipfrag_free_pbuf_custom+0x6>
 8011332:	bf00      	nop
 8011334:	080157b8 	.word	0x080157b8
 8011338:	080157f4 	.word	0x080157f4
 801133c:	08012edc 	.word	0x08012edc

08011340 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8011340:	4281      	cmp	r1, r0
{
 8011342:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011346:	4606      	mov	r6, r0
 8011348:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801134a:	d076      	beq.n	801143a <ip_reass_free_complete_datagram+0xfa>
  if (prev != NULL) {
 801134c:	b147      	cbz	r7, 8011360 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801134e:	683b      	ldr	r3, [r7, #0]
 8011350:	42b3      	cmp	r3, r6
 8011352:	d005      	beq.n	8011360 <ip_reass_free_complete_datagram+0x20>
 8011354:	4b40      	ldr	r3, [pc, #256]	@ (8011458 <ip_reass_free_complete_datagram+0x118>)
 8011356:	22ad      	movs	r2, #173	@ 0xad
 8011358:	4940      	ldr	r1, [pc, #256]	@ (801145c <ip_reass_free_complete_datagram+0x11c>)
 801135a:	4841      	ldr	r0, [pc, #260]	@ (8011460 <ip_reass_free_complete_datagram+0x120>)
 801135c:	f000 fe3e 	bl	8011fdc <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8011360:	6874      	ldr	r4, [r6, #4]
 8011362:	6863      	ldr	r3, [r4, #4]
  if (iprh->start == 0) {
 8011364:	889a      	ldrh	r2, [r3, #4]
 8011366:	2a00      	cmp	r2, #0
 8011368:	d046      	beq.n	80113f8 <ip_reass_free_complete_datagram+0xb8>
  u16_t pbufs_freed = 0;
 801136a:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801136e:	f8df a0e8 	ldr.w	sl, [pc, #232]	@ 8011458 <ip_reass_free_complete_datagram+0x118>
 8011372:	f8df 9104 	ldr.w	r9, [pc, #260]	@ 8011478 <ip_reass_free_complete_datagram+0x138>
 8011376:	f8df 80e8 	ldr.w	r8, [pc, #232]	@ 8011460 <ip_reass_free_complete_datagram+0x120>
 801137a:	e003      	b.n	8011384 <ip_reass_free_complete_datagram+0x44>
    pbuf_free(pcur);
 801137c:	4628      	mov	r0, r5
 801137e:	f7fa f83d 	bl	800b3fc <pbuf_free>
  while (p != NULL) {
 8011382:	b1b4      	cbz	r4, 80113b2 <ip_reass_free_complete_datagram+0x72>
    iprh = (struct ip_reass_helper *)p->payload;
 8011384:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 8011386:	4620      	mov	r0, r4
 8011388:	4625      	mov	r5, r4
    p = iprh->next_pbuf;
 801138a:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 801138c:	f7fa f9a4 	bl	800b6d8 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011390:	4458      	add	r0, fp
 8011392:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8011396:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801139a:	dbef      	blt.n	801137c <ip_reass_free_complete_datagram+0x3c>
 801139c:	4653      	mov	r3, sl
 801139e:	22cc      	movs	r2, #204	@ 0xcc
 80113a0:	4649      	mov	r1, r9
 80113a2:	4640      	mov	r0, r8
 80113a4:	f000 fe1a 	bl	8011fdc <iprintf>
    pbuf_free(pcur);
 80113a8:	4628      	mov	r0, r5
 80113aa:	f7fa f827 	bl	800b3fc <pbuf_free>
  while (p != NULL) {
 80113ae:	2c00      	cmp	r4, #0
 80113b0:	d1e8      	bne.n	8011384 <ip_reass_free_complete_datagram+0x44>
  if (reassdatagrams == ipr) {
 80113b2:	4b2c      	ldr	r3, [pc, #176]	@ (8011464 <ip_reass_free_complete_datagram+0x124>)
 80113b4:	681a      	ldr	r2, [r3, #0]
 80113b6:	4296      	cmp	r6, r2
 80113b8:	d03c      	beq.n	8011434 <ip_reass_free_complete_datagram+0xf4>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80113ba:	2f00      	cmp	r7, #0
 80113bc:	d044      	beq.n	8011448 <ip_reass_free_complete_datagram+0x108>
    prev->next = ipr->next;
 80113be:	6833      	ldr	r3, [r6, #0]
 80113c0:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80113c2:	4c29      	ldr	r4, [pc, #164]	@ (8011468 <ip_reass_free_complete_datagram+0x128>)
  memp_free(MEMP_REASSDATA, ipr);
 80113c4:	4631      	mov	r1, r6
 80113c6:	2004      	movs	r0, #4
 80113c8:	f7f9 fd0c 	bl	800ade4 <memp_free>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80113cc:	8823      	ldrh	r3, [r4, #0]
 80113ce:	455b      	cmp	r3, fp
 80113d0:	d305      	bcc.n	80113de <ip_reass_free_complete_datagram+0x9e>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80113d2:	eba3 030b 	sub.w	r3, r3, fp
}
 80113d6:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80113d8:	8023      	strh	r3, [r4, #0]
}
 80113da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80113de:	4b1e      	ldr	r3, [pc, #120]	@ (8011458 <ip_reass_free_complete_datagram+0x118>)
 80113e0:	22d2      	movs	r2, #210	@ 0xd2
 80113e2:	4922      	ldr	r1, [pc, #136]	@ (801146c <ip_reass_free_complete_datagram+0x12c>)
 80113e4:	481e      	ldr	r0, [pc, #120]	@ (8011460 <ip_reass_free_complete_datagram+0x120>)
 80113e6:	f000 fdf9 	bl	8011fdc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80113ea:	8823      	ldrh	r3, [r4, #0]
}
 80113ec:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80113ee:	eba3 030b 	sub.w	r3, r3, fp
 80113f2:	8023      	strh	r3, [r4, #0]
}
 80113f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ipr->p = iprh->next_pbuf;
 80113f8:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80113fa:	6930      	ldr	r0, [r6, #16]
 80113fc:	6971      	ldr	r1, [r6, #20]
    ipr->p = iprh->next_pbuf;
 80113fe:	6072      	str	r2, [r6, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8011400:	68f5      	ldr	r5, [r6, #12]
 8011402:	68b2      	ldr	r2, [r6, #8]
 8011404:	6098      	str	r0, [r3, #8]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8011406:	4620      	mov	r0, r4
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8011408:	60d9      	str	r1, [r3, #12]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801140a:	2101      	movs	r1, #1
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801140c:	601a      	str	r2, [r3, #0]
 801140e:	605d      	str	r5, [r3, #4]
 8011410:	69b2      	ldr	r2, [r6, #24]
 8011412:	611a      	str	r2, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8011414:	f7ff fdac 	bl	8010f70 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8011418:	4620      	mov	r0, r4
 801141a:	f7fa f95d 	bl	800b6d8 <pbuf_clen>
 801141e:	4683      	mov	fp, r0
    pbuf_free(p);
 8011420:	4620      	mov	r0, r4
 8011422:	f7f9 ffeb 	bl	800b3fc <pbuf_free>
  p = ipr->p;
 8011426:	6874      	ldr	r4, [r6, #4]
  while (p != NULL) {
 8011428:	2c00      	cmp	r4, #0
 801142a:	d1a0      	bne.n	801136e <ip_reass_free_complete_datagram+0x2e>
  if (reassdatagrams == ipr) {
 801142c:	4b0d      	ldr	r3, [pc, #52]	@ (8011464 <ip_reass_free_complete_datagram+0x124>)
 801142e:	681a      	ldr	r2, [r3, #0]
 8011430:	4296      	cmp	r6, r2
 8011432:	d1c2      	bne.n	80113ba <ip_reass_free_complete_datagram+0x7a>
    reassdatagrams = ipr->next;
 8011434:	6832      	ldr	r2, [r6, #0]
 8011436:	601a      	str	r2, [r3, #0]
 8011438:	e7c3      	b.n	80113c2 <ip_reass_free_complete_datagram+0x82>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801143a:	4b07      	ldr	r3, [pc, #28]	@ (8011458 <ip_reass_free_complete_datagram+0x118>)
 801143c:	22ab      	movs	r2, #171	@ 0xab
 801143e:	490c      	ldr	r1, [pc, #48]	@ (8011470 <ip_reass_free_complete_datagram+0x130>)
 8011440:	4807      	ldr	r0, [pc, #28]	@ (8011460 <ip_reass_free_complete_datagram+0x120>)
 8011442:	f000 fdcb 	bl	8011fdc <iprintf>
 8011446:	e781      	b.n	801134c <ip_reass_free_complete_datagram+0xc>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011448:	4b03      	ldr	r3, [pc, #12]	@ (8011458 <ip_reass_free_complete_datagram+0x118>)
 801144a:	f240 1245 	movw	r2, #325	@ 0x145
 801144e:	4909      	ldr	r1, [pc, #36]	@ (8011474 <ip_reass_free_complete_datagram+0x134>)
 8011450:	4803      	ldr	r0, [pc, #12]	@ (8011460 <ip_reass_free_complete_datagram+0x120>)
 8011452:	f000 fdc3 	bl	8011fdc <iprintf>
 8011456:	e7b2      	b.n	80113be <ip_reass_free_complete_datagram+0x7e>
 8011458:	080157b8 	.word	0x080157b8
 801145c:	0801580c 	.word	0x0801580c
 8011460:	08012edc 	.word	0x08012edc
 8011464:	2400ba8c 	.word	0x2400ba8c
 8011468:	2400ba8a 	.word	0x2400ba8a
 801146c:	0801585c 	.word	0x0801585c
 8011470:	08015800 	.word	0x08015800
 8011474:	08015840 	.word	0x08015840
 8011478:	08015820 	.word	0x08015820

0801147c <ip_reass_remove_oldest_datagram>:
{
 801147c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 8011480:	2700      	movs	r7, #0
 8011482:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 80114f4 <ip_reass_remove_oldest_datagram+0x78>
{
 8011486:	4605      	mov	r5, r0
 8011488:	460e      	mov	r6, r1
    r = reassdatagrams;
 801148a:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 801148e:	b1f3      	cbz	r3, 80114ce <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 8011490:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8011492:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 8011496:	4621      	mov	r1, r4
    prev = NULL;
 8011498:	46a4      	mov	ip, r4
    oldest = NULL;
 801149a:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801149c:	695a      	ldr	r2, [r3, #20]
 801149e:	4572      	cmp	r2, lr
 80114a0:	d018      	beq.n	80114d4 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 80114a2:	3401      	adds	r4, #1
        if (oldest == NULL) {
 80114a4:	b318      	cbz	r0, 80114ee <ip_reass_remove_oldest_datagram+0x72>
        } else if (r->timer <= oldest->timer) {
 80114a6:	7fc2      	ldrb	r2, [r0, #31]
 80114a8:	f893 901f 	ldrb.w	r9, [r3, #31]
 80114ac:	4591      	cmp	r9, r2
 80114ae:	bf9c      	itt	ls
 80114b0:	4661      	movls	r1, ip
 80114b2:	4618      	movls	r0, r3
      if (r->next != NULL) {
 80114b4:	681a      	ldr	r2, [r3, #0]
 80114b6:	469c      	mov	ip, r3
 80114b8:	4613      	mov	r3, r2
 80114ba:	2a00      	cmp	r2, #0
 80114bc:	d1ee      	bne.n	801149c <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 80114be:	b110      	cbz	r0, 80114c6 <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80114c0:	f7ff ff3e 	bl	8011340 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 80114c4:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80114c6:	42b7      	cmp	r7, r6
 80114c8:	da01      	bge.n	80114ce <ip_reass_remove_oldest_datagram+0x52>
 80114ca:	2c01      	cmp	r4, #1
 80114cc:	dcdd      	bgt.n	801148a <ip_reass_remove_oldest_datagram+0xe>
}
 80114ce:	4638      	mov	r0, r7
 80114d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80114d4:	699a      	ldr	r2, [r3, #24]
 80114d6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80114da:	454a      	cmp	r2, r9
 80114dc:	d1e1      	bne.n	80114a2 <ip_reass_remove_oldest_datagram+0x26>
 80114de:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 80114e2:	88aa      	ldrh	r2, [r5, #4]
 80114e4:	4591      	cmp	r9, r2
 80114e6:	d0e5      	beq.n	80114b4 <ip_reass_remove_oldest_datagram+0x38>
        other_datagrams++;
 80114e8:	3401      	adds	r4, #1
        if (oldest == NULL) {
 80114ea:	2800      	cmp	r0, #0
 80114ec:	d1db      	bne.n	80114a6 <ip_reass_remove_oldest_datagram+0x2a>
 80114ee:	4661      	mov	r1, ip
 80114f0:	4618      	mov	r0, r3
 80114f2:	e7df      	b.n	80114b4 <ip_reass_remove_oldest_datagram+0x38>
 80114f4:	2400ba8c 	.word	0x2400ba8c

080114f8 <ip_reass_tmr>:
{
 80114f8:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 80114fa:	4b0a      	ldr	r3, [pc, #40]	@ (8011524 <ip_reass_tmr+0x2c>)
 80114fc:	681c      	ldr	r4, [r3, #0]
  while (r != NULL) {
 80114fe:	b14c      	cbz	r4, 8011514 <ip_reass_tmr+0x1c>
  struct ip_reassdata *r, *prev = NULL;
 8011500:	2500      	movs	r5, #0
    if (r->timer > 0) {
 8011502:	7fe3      	ldrb	r3, [r4, #31]
 8011504:	4620      	mov	r0, r4
      r = r->next;
 8011506:	6824      	ldr	r4, [r4, #0]
      r->timer--;
 8011508:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 801150a:	b123      	cbz	r3, 8011516 <ip_reass_tmr+0x1e>
 801150c:	4605      	mov	r5, r0
      r->timer--;
 801150e:	77c2      	strb	r2, [r0, #31]
  while (r != NULL) {
 8011510:	2c00      	cmp	r4, #0
 8011512:	d1f6      	bne.n	8011502 <ip_reass_tmr+0xa>
}
 8011514:	bd38      	pop	{r3, r4, r5, pc}
      ip_reass_free_complete_datagram(tmp, prev);
 8011516:	4629      	mov	r1, r5
 8011518:	f7ff ff12 	bl	8011340 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801151c:	2c00      	cmp	r4, #0
 801151e:	d1f0      	bne.n	8011502 <ip_reass_tmr+0xa>
 8011520:	e7f8      	b.n	8011514 <ip_reass_tmr+0x1c>
 8011522:	bf00      	nop
 8011524:	2400ba8c 	.word	0x2400ba8c

08011528 <ip4_reass>:
{
 8011528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr *)p->payload;
 801152c:	f8d0 9004 	ldr.w	r9, [r0, #4]
{
 8011530:	b085      	sub	sp, #20
 8011532:	4605      	mov	r5, r0
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8011534:	f899 3000 	ldrb.w	r3, [r9]
 8011538:	f003 030f 	and.w	r3, r3, #15
 801153c:	2b05      	cmp	r3, #5
 801153e:	f040 8089 	bne.w	8011654 <ip4_reass+0x12c>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011542:	f8b9 0006 	ldrh.w	r0, [r9, #6]
 8011546:	f7f9 f885 	bl	800a654 <lwip_htons>
 801154a:	4606      	mov	r6, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801154c:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 8011550:	f7f9 f880 	bl	800a654 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8011554:	f899 3000 	ldrb.w	r3, [r9]
 8011558:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801155c:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8011560:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8011564:	d376      	bcc.n	8011654 <ip4_reass+0x12c>
  len = (u16_t)(len - hlen);
 8011566:	1a83      	subs	r3, r0, r2
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011568:	f8df 8310 	ldr.w	r8, [pc, #784]	@ 801187c <ip4_reass+0x354>
  clen = pbuf_clen(p);
 801156c:	4628      	mov	r0, r5
  len = (u16_t)(len - hlen);
 801156e:	b29b      	uxth	r3, r3
 8011570:	9301      	str	r3, [sp, #4]
  clen = pbuf_clen(p);
 8011572:	f7fa f8b1 	bl	800b6d8 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011576:	f8b8 3000 	ldrh.w	r3, [r8]
  clen = pbuf_clen(p);
 801157a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801157c:	4403      	add	r3, r0
 801157e:	2b0a      	cmp	r3, #10
 8011580:	f300 80e7 	bgt.w	8011752 <ip4_reass+0x22a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011584:	f8df a2f8 	ldr.w	sl, [pc, #760]	@ 8011880 <ip4_reass+0x358>
 8011588:	f8da 4000 	ldr.w	r4, [sl]
 801158c:	2c00      	cmp	r4, #0
 801158e:	f000 80ee 	beq.w	801176e <ip4_reass+0x246>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011592:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011596:	e003      	b.n	80115a0 <ip4_reass+0x78>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011598:	6824      	ldr	r4, [r4, #0]
 801159a:	2c00      	cmp	r4, #0
 801159c:	f000 80e7 	beq.w	801176e <ip4_reass+0x246>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80115a0:	6963      	ldr	r3, [r4, #20]
 80115a2:	4293      	cmp	r3, r2
 80115a4:	d1f8      	bne.n	8011598 <ip4_reass+0x70>
 80115a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80115aa:	69a1      	ldr	r1, [r4, #24]
 80115ac:	4299      	cmp	r1, r3
 80115ae:	d1f3      	bne.n	8011598 <ip4_reass+0x70>
 80115b0:	89a1      	ldrh	r1, [r4, #12]
 80115b2:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80115b6:	4299      	cmp	r1, r3
 80115b8:	d1ee      	bne.n	8011598 <ip4_reass+0x70>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80115ba:	f8b9 0006 	ldrh.w	r0, [r9, #6]
 80115be:	f7f9 f849 	bl	800a654 <lwip_htons>
 80115c2:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80115c6:	2800      	cmp	r0, #0
 80115c8:	f000 80ab 	beq.w	8011722 <ip4_reass+0x1fa>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80115cc:	f8b9 3006 	ldrh.w	r3, [r9, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80115d0:	f3c6 060c 	ubfx	r6, r6, #0, #13
  if (is_last) {
 80115d4:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 80115d8:	ea4f 06c6 	mov.w	r6, r6, lsl #3
  if (is_last) {
 80115dc:	9302      	str	r3, [sp, #8]
 80115de:	d108      	bne.n	80115f2 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 80115e0:	9b01      	ldr	r3, [sp, #4]
 80115e2:	18f3      	adds	r3, r6, r3
 80115e4:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80115e6:	429e      	cmp	r6, r3
 80115e8:	d812      	bhi.n	8011610 <ip4_reass+0xe8>
 80115ea:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80115ee:	4293      	cmp	r3, r2
 80115f0:	d80e      	bhi.n	8011610 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 80115f2:	f8d5 9004 	ldr.w	r9, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80115f6:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 80115fa:	f7f9 f82b 	bl	800a654 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80115fe:	f899 3000 	ldrb.w	r3, [r9]
 8011602:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 8011606:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 801160a:	ea4f 0283 	mov.w	r2, r3, lsl #2
 801160e:	d229      	bcs.n	8011664 <ip4_reass+0x13c>
  if (ipr->p == NULL) {
 8011610:	6866      	ldr	r6, [r4, #4]
 8011612:	b9fe      	cbnz	r6, 8011654 <ip4_reass+0x12c>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8011614:	f8da 3000 	ldr.w	r3, [sl]
 8011618:	42a3      	cmp	r3, r4
 801161a:	d014      	beq.n	8011646 <ip4_reass+0x11e>
 801161c:	4b93      	ldr	r3, [pc, #588]	@ (801186c <ip4_reass+0x344>)
 801161e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8011622:	4993      	ldr	r1, [pc, #588]	@ (8011870 <ip4_reass+0x348>)
 8011624:	4893      	ldr	r0, [pc, #588]	@ (8011874 <ip4_reass+0x34c>)
 8011626:	f000 fcd9 	bl	8011fdc <iprintf>
  if (reassdatagrams == ipr) {
 801162a:	f8da 3000 	ldr.w	r3, [sl]
 801162e:	429c      	cmp	r4, r3
 8011630:	d009      	beq.n	8011646 <ip4_reass+0x11e>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011632:	4b8e      	ldr	r3, [pc, #568]	@ (801186c <ip4_reass+0x344>)
 8011634:	f240 1245 	movw	r2, #325	@ 0x145
 8011638:	498f      	ldr	r1, [pc, #572]	@ (8011878 <ip4_reass+0x350>)
 801163a:	488e      	ldr	r0, [pc, #568]	@ (8011874 <ip4_reass+0x34c>)
 801163c:	f000 fcce 	bl	8011fdc <iprintf>
    prev->next = ipr->next;
 8011640:	6823      	ldr	r3, [r4, #0]
 8011642:	6033      	str	r3, [r6, #0]
 8011644:	deff      	udf	#255	@ 0xff
    reassdatagrams = ipr->next;
 8011646:	6823      	ldr	r3, [r4, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8011648:	4621      	mov	r1, r4
 801164a:	2004      	movs	r0, #4
    reassdatagrams = ipr->next;
 801164c:	f8ca 3000 	str.w	r3, [sl]
  memp_free(MEMP_REASSDATA, ipr);
 8011650:	f7f9 fbc8 	bl	800ade4 <memp_free>
  pbuf_free(p);
 8011654:	4628      	mov	r0, r5
 8011656:	f7f9 fed1 	bl	800b3fc <pbuf_free>
  return NULL;
 801165a:	2600      	movs	r6, #0
}
 801165c:	4630      	mov	r0, r6
 801165e:	b005      	add	sp, #20
 8011660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  len = (u16_t)(len - hlen);
 8011664:	1a83      	subs	r3, r0, r2
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011666:	f8b9 0006 	ldrh.w	r0, [r9, #6]
  len = (u16_t)(len - hlen);
 801166a:	fa1f f983 	uxth.w	r9, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801166e:	f7f8 fff1 	bl	800a654 <lwip_htons>
 8011672:	f3c0 020c 	ubfx	r2, r0, #0, #13
 8011676:	00d2      	lsls	r2, r2, #3
  iprh->end = (u16_t)(offset + len);
 8011678:	eb09 0302 	add.w	r3, r9, r2
  iprh = (struct ip_reass_helper *)new_p->payload;
 801167c:	f8d5 9004 	ldr.w	r9, [r5, #4]
  iprh->end = (u16_t)(offset + len);
 8011680:	f8a9 3006 	strh.w	r3, [r9, #6]
 8011684:	b29b      	uxth	r3, r3
  iprh->start = offset;
 8011686:	f8a9 2004 	strh.w	r2, [r9, #4]
  iprh->end = (u16_t)(offset + len);
 801168a:	4619      	mov	r1, r3
 801168c:	9303      	str	r3, [sp, #12]
  iprh->next_pbuf = NULL;
 801168e:	2300      	movs	r3, #0
  if (iprh->end < offset) {
 8011690:	428a      	cmp	r2, r1
  iprh->next_pbuf = NULL;
 8011692:	f889 3000 	strb.w	r3, [r9]
 8011696:	f889 3001 	strb.w	r3, [r9, #1]
 801169a:	f889 3002 	strb.w	r3, [r9, #2]
 801169e:	f889 3003 	strb.w	r3, [r9, #3]
  if (iprh->end < offset) {
 80116a2:	d8b5      	bhi.n	8011610 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 80116a4:	6861      	ldr	r1, [r4, #4]
 80116a6:	2900      	cmp	r1, #0
 80116a8:	f000 80d4 	beq.w	8011854 <ip4_reass+0x32c>
  int valid = 1;
 80116ac:	f04f 0b01 	mov.w	fp, #1
 80116b0:	4694      	mov	ip, r2
 80116b2:	e00e      	b.n	80116d2 <ip4_reass+0x1aa>
    } else if (iprh->start == iprh_tmp->start) {
 80116b4:	d0ce      	beq.n	8011654 <ip4_reass+0x12c>
    } else if (iprh->start < iprh_tmp->end) {
 80116b6:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 80116ba:	45f4      	cmp	ip, lr
 80116bc:	d3ca      	bcc.n	8011654 <ip4_reass+0x12c>
      if (iprh_prev != NULL) {
 80116be:	b122      	cbz	r2, 80116ca <ip4_reass+0x1a2>
        if (iprh_prev->end != iprh_tmp->start) {
 80116c0:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 80116c2:	4282      	cmp	r2, r0
 80116c4:	bf18      	it	ne
 80116c6:	f04f 0b00 	movne.w	fp, #0
    q = iprh_tmp->next_pbuf;
 80116ca:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 80116cc:	2900      	cmp	r1, #0
 80116ce:	f000 80a6 	beq.w	801181e <ip4_reass+0x2f6>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80116d2:	461a      	mov	r2, r3
 80116d4:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 80116d6:	8898      	ldrh	r0, [r3, #4]
 80116d8:	4584      	cmp	ip, r0
 80116da:	d2eb      	bcs.n	80116b4 <ip4_reass+0x18c>
      iprh->next_pbuf = q;
 80116dc:	4613      	mov	r3, r2
 80116de:	f8c9 1000 	str.w	r1, [r9]
 80116e2:	4662      	mov	r2, ip
 80116e4:	469c      	mov	ip, r3
      if (iprh_prev != NULL) {
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d064      	beq.n	80117b4 <ip4_reass+0x28c>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80116ea:	88db      	ldrh	r3, [r3, #6]
 80116ec:	429a      	cmp	r2, r3
 80116ee:	d3b1      	bcc.n	8011654 <ip4_reass+0x12c>
 80116f0:	9903      	ldr	r1, [sp, #12]
 80116f2:	4281      	cmp	r1, r0
 80116f4:	d8ae      	bhi.n	8011654 <ip4_reass+0x12c>
        if (iprh_prev->end != iprh->start) {
 80116f6:	429a      	cmp	r2, r3
        iprh_prev->next_pbuf = new_p;
 80116f8:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 80116fc:	d05f      	beq.n	80117be <ip4_reass+0x296>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80116fe:	f8b8 2000 	ldrh.w	r2, [r8]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011702:	9902      	ldr	r1, [sp, #8]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011704:	443a      	add	r2, r7
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011706:	7fa3      	ldrb	r3, [r4, #30]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011708:	b292      	uxth	r2, r2
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801170a:	2900      	cmp	r1, #0
 801170c:	f000 80ab 	beq.w	8011866 <ip4_reass+0x33e>
 8011710:	07d9      	lsls	r1, r3, #31
 8011712:	f100 8122 	bmi.w	801195a <ip4_reass+0x432>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011716:	f8b8 3000 	ldrh.w	r3, [r8]
 801171a:	443b      	add	r3, r7
 801171c:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 8011720:	e79b      	b.n	801165a <ip4_reass+0x132>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8011722:	89e0      	ldrh	r0, [r4, #14]
 8011724:	f7f8 ff96 	bl	800a654 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011728:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801172c:	2800      	cmp	r0, #0
 801172e:	f43f af4d 	beq.w	80115cc <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8011732:	f8d9 3000 	ldr.w	r3, [r9]
 8011736:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801173a:	f8d9 1008 	ldr.w	r1, [r9, #8]
 801173e:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011742:	60a3      	str	r3, [r4, #8]
 8011744:	60e0      	str	r0, [r4, #12]
 8011746:	6121      	str	r1, [r4, #16]
 8011748:	6162      	str	r2, [r4, #20]
 801174a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801174e:	61a3      	str	r3, [r4, #24]
 8011750:	e73c      	b.n	80115cc <ip4_reass+0xa4>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011752:	4601      	mov	r1, r0
 8011754:	4648      	mov	r0, r9
 8011756:	f7ff fe91 	bl	801147c <ip_reass_remove_oldest_datagram>
 801175a:	2800      	cmp	r0, #0
 801175c:	f43f af7a 	beq.w	8011654 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8011760:	f8b8 3000 	ldrh.w	r3, [r8]
 8011764:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011766:	2b0a      	cmp	r3, #10
 8011768:	f77f af0c 	ble.w	8011584 <ip4_reass+0x5c>
 801176c:	e772      	b.n	8011654 <ip4_reass+0x12c>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801176e:	2004      	movs	r0, #4
 8011770:	f7f9 faf2 	bl	800ad58 <memp_malloc>
  if (ipr == NULL) {
 8011774:	4604      	mov	r4, r0
 8011776:	b178      	cbz	r0, 8011798 <ip4_reass+0x270>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011778:	2300      	movs	r3, #0
 801177a:	61e3      	str	r3, [r4, #28]
 801177c:	60a3      	str	r3, [r4, #8]
 801177e:	60e3      	str	r3, [r4, #12]
 8011780:	6123      	str	r3, [r4, #16]
 8011782:	6163      	str	r3, [r4, #20]
 8011784:	61a3      	str	r3, [r4, #24]
 8011786:	6063      	str	r3, [r4, #4]
  ipr->next = reassdatagrams;
 8011788:	f8da 3000 	ldr.w	r3, [sl]
  reassdatagrams = ipr;
 801178c:	f8ca 4000 	str.w	r4, [sl]
  ipr->next = reassdatagrams;
 8011790:	6023      	str	r3, [r4, #0]
  ipr->timer = IP_REASS_MAXAGE;
 8011792:	230f      	movs	r3, #15
 8011794:	77e3      	strb	r3, [r4, #31]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011796:	e7cc      	b.n	8011732 <ip4_reass+0x20a>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011798:	4639      	mov	r1, r7
 801179a:	4648      	mov	r0, r9
 801179c:	f7ff fe6e 	bl	801147c <ip_reass_remove_oldest_datagram>
 80117a0:	4287      	cmp	r7, r0
 80117a2:	f73f af57 	bgt.w	8011654 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80117a6:	2004      	movs	r0, #4
 80117a8:	f7f9 fad6 	bl	800ad58 <memp_malloc>
    if (ipr == NULL)
 80117ac:	4604      	mov	r4, r0
 80117ae:	2800      	cmp	r0, #0
 80117b0:	d1e2      	bne.n	8011778 <ip4_reass+0x250>
 80117b2:	e74f      	b.n	8011654 <ip4_reass+0x12c>
        if (iprh->end > iprh_tmp->start) {
 80117b4:	9b03      	ldr	r3, [sp, #12]
 80117b6:	4283      	cmp	r3, r0
 80117b8:	f63f af4c 	bhi.w	8011654 <ip4_reass+0x12c>
        ipr->p = new_p;
 80117bc:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80117be:	9b02      	ldr	r3, [sp, #8]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d03b      	beq.n	801183c <ip4_reass+0x314>
 80117c4:	7fa3      	ldrb	r3, [r4, #30]
 80117c6:	07db      	lsls	r3, r3, #31
 80117c8:	d5a5      	bpl.n	8011716 <ip4_reass+0x1ee>
    if (valid) {
 80117ca:	f1bb 0f00 	cmp.w	fp, #0
 80117ce:	d0a2      	beq.n	8011716 <ip4_reass+0x1ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80117d0:	6862      	ldr	r2, [r4, #4]
 80117d2:	2a00      	cmp	r2, #0
 80117d4:	d09f      	beq.n	8011716 <ip4_reass+0x1ee>
 80117d6:	6851      	ldr	r1, [r2, #4]
 80117d8:	888b      	ldrh	r3, [r1, #4]
 80117da:	b97b      	cbnz	r3, 80117fc <ip4_reass+0x2d4>
        q = iprh->next_pbuf;
 80117dc:	f8d9 3000 	ldr.w	r3, [r9]
        while (q != NULL) {
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	f000 80bd 	beq.w	8011960 <ip4_reass+0x438>
 80117e6:	464a      	mov	r2, r9
 80117e8:	e002      	b.n	80117f0 <ip4_reass+0x2c8>
          q = iprh->next_pbuf;
 80117ea:	6813      	ldr	r3, [r2, #0]
        while (q != NULL) {
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d049      	beq.n	8011884 <ip4_reass+0x35c>
          iprh = (struct ip_reass_helper *)q->payload;
 80117f0:	4610      	mov	r0, r2
 80117f2:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 80117f4:	88c0      	ldrh	r0, [r0, #6]
 80117f6:	8893      	ldrh	r3, [r2, #4]
 80117f8:	4298      	cmp	r0, r3
 80117fa:	d0f6      	beq.n	80117ea <ip4_reass+0x2c2>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80117fc:	f8b8 3000 	ldrh.w	r3, [r8]
 8011800:	443b      	add	r3, r7
 8011802:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 8011806:	9b02      	ldr	r3, [sp, #8]
 8011808:	2b00      	cmp	r3, #0
 801180a:	f47f af26 	bne.w	801165a <ip4_reass+0x132>
 801180e:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8011810:	9a01      	ldr	r2, [sp, #4]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8011812:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8011816:	4416      	add	r6, r2
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8011818:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 801181a:	83a6      	strh	r6, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801181c:	e71d      	b.n	801165a <ip4_reass+0x132>
      if (iprh_prev->end != iprh->start) {
 801181e:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 8011820:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8011822:	d0cc      	beq.n	80117be <ip4_reass+0x296>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011824:	f8b8 2000 	ldrh.w	r2, [r8]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011828:	9902      	ldr	r1, [sp, #8]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801182a:	443a      	add	r2, r7
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801182c:	7fa3      	ldrb	r3, [r4, #30]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801182e:	b292      	uxth	r2, r2
 8011830:	f8a8 2000 	strh.w	r2, [r8]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011834:	2900      	cmp	r1, #0
 8011836:	f47f af10 	bne.w	801165a <ip4_reass+0x132>
 801183a:	e7e9      	b.n	8011810 <ip4_reass+0x2e8>
    if (valid) {
 801183c:	f1bb 0f00 	cmp.w	fp, #0
 8011840:	d002      	beq.n	8011848 <ip4_reass+0x320>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011842:	6862      	ldr	r2, [r4, #4]
 8011844:	2a00      	cmp	r2, #0
 8011846:	d1c6      	bne.n	80117d6 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011848:	f8b8 3000 	ldrh.w	r3, [r8]
 801184c:	443b      	add	r3, r7
 801184e:	f8a8 3000 	strh.w	r3, [r8]
 8011852:	e7dc      	b.n	801180e <ip4_reass+0x2e6>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011854:	9b02      	ldr	r3, [sp, #8]
      ipr->p = new_p;
 8011856:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011858:	b11b      	cbz	r3, 8011862 <ip4_reass+0x33a>
 801185a:	7fa3      	ldrb	r3, [r4, #30]
 801185c:	07da      	lsls	r2, r3, #31
 801185e:	f57f af5a 	bpl.w	8011716 <ip4_reass+0x1ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011862:	6862      	ldr	r2, [r4, #4]
 8011864:	e7b7      	b.n	80117d6 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011866:	f8a8 2000 	strh.w	r2, [r8]
  if (is_last) {
 801186a:	e7d1      	b.n	8011810 <ip4_reass+0x2e8>
 801186c:	080157b8 	.word	0x080157b8
 8011870:	080158d0 	.word	0x080158d0
 8011874:	08012edc 	.word	0x08012edc
 8011878:	08015840 	.word	0x08015840
 801187c:	2400ba8a 	.word	0x2400ba8a
 8011880:	2400ba8c 	.word	0x2400ba8c
          LWIP_ASSERT("sanity check",
 8011884:	4291      	cmp	r1, r2
 8011886:	4691      	mov	r9, r2
 8011888:	d06c      	beq.n	8011964 <ip4_reass+0x43c>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801188a:	f8d9 3000 	ldr.w	r3, [r9]
 801188e:	b133      	cbz	r3, 801189e <ip4_reass+0x376>
 8011890:	4b3d      	ldr	r3, [pc, #244]	@ (8011988 <ip4_reass+0x460>)
 8011892:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8011896:	493d      	ldr	r1, [pc, #244]	@ (801198c <ip4_reass+0x464>)
 8011898:	483d      	ldr	r0, [pc, #244]	@ (8011990 <ip4_reass+0x468>)
 801189a:	f000 fb9f 	bl	8011fdc <iprintf>
 801189e:	6862      	ldr	r2, [r4, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80118a0:	f8b8 3000 	ldrh.w	r3, [r8]
 80118a4:	443b      	add	r3, r7
 80118a6:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 80118aa:	9b02      	ldr	r3, [sp, #8]
 80118ac:	b933      	cbnz	r3, 80118bc <ip4_reass+0x394>
    u16_t datagram_len = (u16_t)(offset + len);
 80118ae:	9b01      	ldr	r3, [sp, #4]
 80118b0:	441e      	add	r6, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80118b2:	7fa3      	ldrb	r3, [r4, #30]
 80118b4:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 80118b8:	83a6      	strh	r6, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80118ba:	77a3      	strb	r3, [r4, #30]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80118bc:	6856      	ldr	r6, [r2, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80118be:	8ba0      	ldrh	r0, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80118c0:	68a3      	ldr	r3, [r4, #8]
 80118c2:	68e5      	ldr	r5, [r4, #12]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80118c4:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80118c6:	6921      	ldr	r1, [r4, #16]
 80118c8:	6962      	ldr	r2, [r4, #20]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80118ca:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80118cc:	6075      	str	r5, [r6, #4]
 80118ce:	60b1      	str	r1, [r6, #8]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80118d0:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80118d2:	60f2      	str	r2, [r6, #12]
 80118d4:	6033      	str	r3, [r6, #0]
 80118d6:	69a3      	ldr	r3, [r4, #24]
 80118d8:	6133      	str	r3, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80118da:	f7f8 febb 	bl	800a654 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 80118de:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80118e0:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80118e2:	71b3      	strb	r3, [r6, #6]
 80118e4:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80118e6:	72b3      	strb	r3, [r6, #10]
 80118e8:	72f3      	strb	r3, [r6, #11]
    p = ipr->p;
 80118ea:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 80118ec:	b15d      	cbz	r5, 8011906 <ip4_reass+0x3de>
      iprh = (struct ip_reass_helper *)r->payload;
 80118ee:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 80118f0:	4628      	mov	r0, r5
 80118f2:	2114      	movs	r1, #20
 80118f4:	f7f9 fd20 	bl	800b338 <pbuf_remove_header>
      pbuf_cat(p, r);
 80118f8:	4629      	mov	r1, r5
 80118fa:	4630      	mov	r0, r6
 80118fc:	f7f9 ff14 	bl	800b728 <pbuf_cat>
      r = iprh->next_pbuf;
 8011900:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 8011902:	2d00      	cmp	r5, #0
 8011904:	d1f3      	bne.n	80118ee <ip4_reass+0x3c6>
    if (ipr == reassdatagrams) {
 8011906:	f8da 5000 	ldr.w	r5, [sl]
 801190a:	42a5      	cmp	r5, r4
 801190c:	d005      	beq.n	801191a <ip4_reass+0x3f2>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801190e:	b38d      	cbz	r5, 8011974 <ip4_reass+0x44c>
        if (ipr_prev->next == ipr) {
 8011910:	682b      	ldr	r3, [r5, #0]
 8011912:	42a3      	cmp	r3, r4
 8011914:	d014      	beq.n	8011940 <ip4_reass+0x418>
 8011916:	461d      	mov	r5, r3
 8011918:	e7f9      	b.n	801190e <ip4_reass+0x3e6>
    reassdatagrams = ipr->next;
 801191a:	6823      	ldr	r3, [r4, #0]
 801191c:	f8ca 3000 	str.w	r3, [sl]
  memp_free(MEMP_REASSDATA, ipr);
 8011920:	4621      	mov	r1, r4
 8011922:	2004      	movs	r0, #4
 8011924:	f7f9 fa5e 	bl	800ade4 <memp_free>
    clen = pbuf_clen(p);
 8011928:	4630      	mov	r0, r6
 801192a:	f7f9 fed5 	bl	800b6d8 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801192e:	f8b8 3000 	ldrh.w	r3, [r8]
    clen = pbuf_clen(p);
 8011932:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011934:	4283      	cmp	r3, r0
 8011936:	d306      	bcc.n	8011946 <ip4_reass+0x41e>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8011938:	1b1b      	subs	r3, r3, r4
 801193a:	f8a8 3000 	strh.w	r3, [r8]
    return p;
 801193e:	e68d      	b.n	801165c <ip4_reass+0x134>
    prev->next = ipr->next;
 8011940:	6823      	ldr	r3, [r4, #0]
 8011942:	602b      	str	r3, [r5, #0]
 8011944:	e7ec      	b.n	8011920 <ip4_reass+0x3f8>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011946:	4b10      	ldr	r3, [pc, #64]	@ (8011988 <ip4_reass+0x460>)
 8011948:	f240 229b 	movw	r2, #667	@ 0x29b
 801194c:	4911      	ldr	r1, [pc, #68]	@ (8011994 <ip4_reass+0x46c>)
 801194e:	4810      	ldr	r0, [pc, #64]	@ (8011990 <ip4_reass+0x468>)
 8011950:	f000 fb44 	bl	8011fdc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8011954:	f8b8 3000 	ldrh.w	r3, [r8]
 8011958:	e7ee      	b.n	8011938 <ip4_reass+0x410>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801195a:	f8a8 2000 	strh.w	r2, [r8]
  if (is_last) {
 801195e:	e67c      	b.n	801165a <ip4_reass+0x132>
          LWIP_ASSERT("sanity check",
 8011960:	4589      	cmp	r9, r1
 8011962:	d19d      	bne.n	80118a0 <ip4_reass+0x378>
 8011964:	4b08      	ldr	r3, [pc, #32]	@ (8011988 <ip4_reass+0x460>)
 8011966:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801196a:	490b      	ldr	r1, [pc, #44]	@ (8011998 <ip4_reass+0x470>)
 801196c:	4808      	ldr	r0, [pc, #32]	@ (8011990 <ip4_reass+0x468>)
 801196e:	f000 fb35 	bl	8011fdc <iprintf>
 8011972:	e78a      	b.n	801188a <ip4_reass+0x362>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011974:	4b04      	ldr	r3, [pc, #16]	@ (8011988 <ip4_reass+0x460>)
 8011976:	f240 1245 	movw	r2, #325	@ 0x145
 801197a:	4908      	ldr	r1, [pc, #32]	@ (801199c <ip4_reass+0x474>)
 801197c:	4804      	ldr	r0, [pc, #16]	@ (8011990 <ip4_reass+0x468>)
 801197e:	f000 fb2d 	bl	8011fdc <iprintf>
    prev->next = ipr->next;
 8011982:	6823      	ldr	r3, [r4, #0]
 8011984:	602b      	str	r3, [r5, #0]
 8011986:	deff      	udf	#255	@ 0xff
 8011988:	080157b8 	.word	0x080157b8
 801198c:	08015890 	.word	0x08015890
 8011990:	08012edc 	.word	0x08012edc
 8011994:	080158b4 	.word	0x080158b4
 8011998:	08015880 	.word	0x08015880
 801199c:	08015840 	.word	0x08015840

080119a0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80119a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80119a4:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
{
 80119a6:	b08d      	sub	sp, #52	@ 0x34
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80119a8:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
 80119ac:	4681      	mov	r9, r0
 80119ae:	9107      	str	r1, [sp, #28]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80119b0:	f1b3 0114 	subs.w	r1, r3, #20
{
 80119b4:	920a      	str	r2, [sp, #40]	@ 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80119b6:	bf48      	it	mi
 80119b8:	f1a3 010d 	submi.w	r1, r3, #13
 80119bc:	f3c1 03cf 	ubfx	r3, r1, #3, #16
 80119c0:	9306      	str	r3, [sp, #24]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80119c2:	f89a 3000 	ldrb.w	r3, [sl]
 80119c6:	f003 030f 	and.w	r3, r3, #15
 80119ca:	2b05      	cmp	r3, #5
 80119cc:	ea4f 0683 	mov.w	r6, r3, lsl #2
 80119d0:	f040 80dd 	bne.w	8011b8e <ip4_frag+0x1ee>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80119d4:	8943      	ldrh	r3, [r0, #10]
 80119d6:	2b13      	cmp	r3, #19
 80119d8:	f240 80d2 	bls.w	8011b80 <ip4_frag+0x1e0>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80119dc:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 80119e0:	f7f8 fe38 	bl	800a654 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 80119e4:	f8b9 c008 	ldrh.w	ip, [r9, #8]
  ofo = tmp & IP_OFFMASK;
 80119e8:	f3c0 030c 	ubfx	r3, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 80119ec:	f1ac 0c14 	sub.w	ip, ip, #20
  ofo = tmp & IP_OFFMASK;
 80119f0:	9305      	str	r3, [sp, #20]
  mf_set = tmp & IP_MF;
 80119f2:	f400 5300 	and.w	r3, r0, #8192	@ 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 80119f6:	fa1f fc8c 	uxth.w	ip, ip
 80119fa:	930b      	str	r3, [sp, #44]	@ 0x2c

  while (left) {
 80119fc:	f1bc 0f00 	cmp.w	ip, #0
 8011a00:	f000 80a1 	beq.w	8011b46 <ip4_frag+0x1a6>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011a04:	9b06      	ldr	r3, [sp, #24]
  u16_t newpbuflen = 0;
 8011a06:	2400      	movs	r4, #0

    left_to_copy = fragsize;
    while (left_to_copy) {
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011a08:	464d      	mov	r5, r9
 8011a0a:	f8cd c010 	str.w	ip, [sp, #16]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011a0e:	00db      	lsls	r3, r3, #3
 8011a10:	b29b      	uxth	r3, r3
 8011a12:	9308      	str	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8011a14:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011a18:	2114      	movs	r1, #20
 8011a1a:	200e      	movs	r0, #14
 8011a1c:	f7f9 fd5e 	bl	800b4dc <pbuf_alloc>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011a20:	9b08      	ldr	r3, [sp, #32]
 8011a22:	9a04      	ldr	r2, [sp, #16]
    if (rambuf == NULL) {
 8011a24:	4680      	mov	r8, r0
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011a26:	4293      	cmp	r3, r2
 8011a28:	bf28      	it	cs
 8011a2a:	4613      	movcs	r3, r2
 8011a2c:	4699      	mov	r9, r3
    if (rambuf == NULL) {
 8011a2e:	2800      	cmp	r0, #0
 8011a30:	f000 8098 	beq.w	8011b64 <ip4_frag+0x1c4>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8011a34:	8943      	ldrh	r3, [r0, #10]
 8011a36:	2b13      	cmp	r3, #19
 8011a38:	f240 8097 	bls.w	8011b6a <ip4_frag+0x1ca>
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8011a3c:	f8da 2000 	ldr.w	r2, [sl]
 8011a40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011a44:	f8da 7004 	ldr.w	r7, [sl, #4]
 8011a48:	f8da 0008 	ldr.w	r0, [sl, #8]
 8011a4c:	f8da 100c 	ldr.w	r1, [sl, #12]
 8011a50:	601a      	str	r2, [r3, #0]
 8011a52:	605f      	str	r7, [r3, #4]
 8011a54:	6098      	str	r0, [r3, #8]
 8011a56:	60d9      	str	r1, [r3, #12]
 8011a58:	f8da 2010 	ldr.w	r2, [sl, #16]
 8011a5c:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8011a5e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011a62:	9309      	str	r3, [sp, #36]	@ 0x24
    while (left_to_copy) {
 8011a64:	f1b9 0f00 	cmp.w	r9, #0
 8011a68:	d03c      	beq.n	8011ae4 <ip4_frag+0x144>
      u16_t plen = (u16_t)(p->len - poff);
 8011a6a:	896b      	ldrh	r3, [r5, #10]
 8011a6c:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011a6e:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8011a70:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011a72:	d206      	bcs.n	8011a82 <ip4_frag+0xe2>
 8011a74:	4b47      	ldr	r3, [pc, #284]	@ (8011b94 <ip4_frag+0x1f4>)
 8011a76:	f240 322d 	movw	r2, #813	@ 0x32d
 8011a7a:	4947      	ldr	r1, [pc, #284]	@ (8011b98 <ip4_frag+0x1f8>)
 8011a7c:	4847      	ldr	r0, [pc, #284]	@ (8011b9c <ip4_frag+0x1fc>)
 8011a7e:	f000 faad 	bl	8011fdc <iprintf>
  u16_t newpbuflen = 0;
 8011a82:	f8cd 9008 	str.w	r9, [sp, #8]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8011a86:	9b02      	ldr	r3, [sp, #8]
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8011a88:	2005      	movs	r0, #5
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8011a8a:	429c      	cmp	r4, r3
 8011a8c:	bf28      	it	cs
 8011a8e:	461c      	movcs	r4, r3
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8011a90:	2c00      	cmp	r4, #0
 8011a92:	d05c      	beq.n	8011b4e <ip4_frag+0x1ae>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8011a94:	f7f9 f960 	bl	800ad58 <memp_malloc>
 8011a98:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8011a9a:	2241      	movs	r2, #65	@ 0x41
 8011a9c:	4621      	mov	r1, r4
 8011a9e:	2000      	movs	r0, #0
      if (pcr == NULL) {
 8011aa0:	f1bb 0f00 	cmp.w	fp, #0
 8011aa4:	d05b      	beq.n	8011b5e <ip4_frag+0x1be>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8011aa6:	9401      	str	r4, [sp, #4]
 8011aa8:	465b      	mov	r3, fp
 8011aaa:	686f      	ldr	r7, [r5, #4]
 8011aac:	eb07 0c06 	add.w	ip, r7, r6
 8011ab0:	f8cd c000 	str.w	ip, [sp]
 8011ab4:	f7f9 fbf0 	bl	800b298 <pbuf_alloced_custom>
 8011ab8:	4601      	mov	r1, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8011aba:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 8011abc:	2900      	cmp	r1, #0
 8011abe:	d04a      	beq.n	8011b56 <ip4_frag+0x1b6>
 8011ac0:	9103      	str	r1, [sp, #12]
      pbuf_ref(p);
 8011ac2:	f7f9 fe13 	bl	800b6ec <pbuf_ref>
      pcr->original = p;
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8011ac6:	4b36      	ldr	r3, [pc, #216]	@ (8011ba0 <ip4_frag+0x200>)

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8011ac8:	4640      	mov	r0, r8
 8011aca:	9903      	ldr	r1, [sp, #12]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8011acc:	f8cb 3010 	str.w	r3, [fp, #16]
      pcr->original = p;
 8011ad0:	f8cb 5014 	str.w	r5, [fp, #20]
      pbuf_cat(rambuf, newpbuf);
 8011ad4:	f7f9 fe28 	bl	800b728 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8011ad8:	9b02      	ldr	r3, [sp, #8]
 8011ada:	1b1f      	subs	r7, r3, r4
 8011adc:	b2bb      	uxth	r3, r7
 8011ade:	9302      	str	r3, [sp, #8]
      if (left_to_copy) {
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d134      	bne.n	8011b4e <ip4_frag+0x1ae>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8011ae4:	9b07      	ldr	r3, [sp, #28]
    poff = (u16_t)(poff + newpbuflen);
 8011ae6:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8011ae8:	9a05      	ldr	r2, [sp, #20]
    last = (left <= netif->mtu - IP_HLEN);
 8011aea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    poff = (u16_t)(poff + newpbuflen);
 8011aec:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 8011aee:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 8011af2:	9a04      	ldr	r2, [sp, #16]
    last = (left <= netif->mtu - IP_HLEN);
 8011af4:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8011af6:	4293      	cmp	r3, r2
 8011af8:	dd3f      	ble.n	8011b7a <ip4_frag+0x1da>
 8011afa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d13c      	bne.n	8011b7a <ip4_frag+0x1da>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8011b00:	f7f8 fda8 	bl	800a654 <lwip_htons>
 8011b04:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8011b06:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8011b08:	f109 0014 	add.w	r0, r9, #20
 8011b0c:	b280      	uxth	r0, r0
 8011b0e:	f7f8 fda1 	bl	800a654 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 8011b12:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8011b14:	8078      	strh	r0, [r7, #2]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8011b16:	4641      	mov	r1, r8
 8011b18:	9807      	ldr	r0, [sp, #28]
 8011b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    IPH_CHKSUM_SET(iphdr, 0);
 8011b1c:	72bb      	strb	r3, [r7, #10]
 8011b1e:	72fb      	strb	r3, [r7, #11]
    netif->output(netif, rambuf, dest);
 8011b20:	6943      	ldr	r3, [r0, #20]
 8011b22:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8011b24:	4640      	mov	r0, r8
 8011b26:	f7f9 fc69 	bl	800b3fc <pbuf_free>
    left = (u16_t)(left - fragsize);
 8011b2a:	9b04      	ldr	r3, [sp, #16]
 8011b2c:	eba3 0909 	sub.w	r9, r3, r9
    ofo = (u16_t)(ofo + nfb);
 8011b30:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8011b34:	4413      	add	r3, r2
    left = (u16_t)(left - fragsize);
 8011b36:	fa1f f289 	uxth.w	r2, r9
    ofo = (u16_t)(ofo + nfb);
 8011b3a:	b29b      	uxth	r3, r3
    left = (u16_t)(left - fragsize);
 8011b3c:	9204      	str	r2, [sp, #16]
    ofo = (u16_t)(ofo + nfb);
 8011b3e:	9305      	str	r3, [sp, #20]
  while (left) {
 8011b40:	2a00      	cmp	r2, #0
 8011b42:	f47f af67 	bne.w	8011a14 <ip4_frag+0x74>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8011b46:	2000      	movs	r0, #0
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
}
 8011b48:	b00d      	add	sp, #52	@ 0x34
 8011b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        p = p->next;
 8011b4e:	682d      	ldr	r5, [r5, #0]
      u16_t plen = (u16_t)(p->len - poff);
 8011b50:	2600      	movs	r6, #0
 8011b52:	896c      	ldrh	r4, [r5, #10]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011b54:	e797      	b.n	8011a86 <ip4_frag+0xe6>
  memp_free(MEMP_FRAG_PBUF, p);
 8011b56:	4659      	mov	r1, fp
 8011b58:	2005      	movs	r0, #5
 8011b5a:	f7f9 f943 	bl	800ade4 <memp_free>
        pbuf_free(rambuf);
 8011b5e:	4640      	mov	r0, r8
 8011b60:	f7f9 fc4c 	bl	800b3fc <pbuf_free>
  return ERR_MEM;
 8011b64:	f04f 30ff 	mov.w	r0, #4294967295
 8011b68:	e7ee      	b.n	8011b48 <ip4_frag+0x1a8>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8011b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8011b94 <ip4_frag+0x1f4>)
 8011b6c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8011b70:	490c      	ldr	r1, [pc, #48]	@ (8011ba4 <ip4_frag+0x204>)
 8011b72:	480a      	ldr	r0, [pc, #40]	@ (8011b9c <ip4_frag+0x1fc>)
 8011b74:	f000 fa32 	bl	8011fdc <iprintf>
 8011b78:	e760      	b.n	8011a3c <ip4_frag+0x9c>
      tmp = tmp | IP_MF;
 8011b7a:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 8011b7e:	e7bf      	b.n	8011b00 <ip4_frag+0x160>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8011b80:	4b04      	ldr	r3, [pc, #16]	@ (8011b94 <ip4_frag+0x1f4>)
 8011b82:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8011b86:	4908      	ldr	r1, [pc, #32]	@ (8011ba8 <ip4_frag+0x208>)
 8011b88:	4804      	ldr	r0, [pc, #16]	@ (8011b9c <ip4_frag+0x1fc>)
 8011b8a:	f000 fa27 	bl	8011fdc <iprintf>
    return ERR_VAL;
 8011b8e:	f06f 0005 	mvn.w	r0, #5
 8011b92:	e7d9      	b.n	8011b48 <ip4_frag+0x1a8>
 8011b94:	080157b8 	.word	0x080157b8
 8011b98:	0801592c 	.word	0x0801592c
 8011b9c:	08012edc 	.word	0x08012edc
 8011ba0:	08011309 	.word	0x08011309
 8011ba4:	0801590c 	.word	0x0801590c
 8011ba8:	080158f0 	.word	0x080158f0

08011bac <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8011bac:	b570      	push	{r4, r5, r6, lr}
 8011bae:	4604      	mov	r4, r0
 8011bb0:	460d      	mov	r5, r1
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();
 8011bb2:	f7f6 f887 	bl	8007cc4 <sys_check_core_locking>

  if (p->len <= SIZEOF_ETH_HDR) {
 8011bb6:	8963      	ldrh	r3, [r4, #10]
 8011bb8:	2b0e      	cmp	r3, #14
 8011bba:	d91a      	bls.n	8011bf2 <ethernet_input+0x46>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8011bbc:	7be3      	ldrb	r3, [r4, #15]
 8011bbe:	b91b      	cbnz	r3, 8011bc8 <ethernet_input+0x1c>
    p->if_idx = netif_get_index(netif);
 8011bc0:	f895 3030 	ldrb.w	r3, [r5, #48]	@ 0x30
 8011bc4:	3301      	adds	r3, #1
 8011bc6:	73e3      	strb	r3, [r4, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8011bc8:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8011bca:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8011bcc:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 8011bce:	07d9      	lsls	r1, r3, #31
 8011bd0:	d50a      	bpl.n	8011be8 <ethernet_input+0x3c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8011bd2:	2b01      	cmp	r3, #1
 8011bd4:	d030      	beq.n	8011c38 <ethernet_input+0x8c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8011bd6:	2206      	movs	r2, #6
 8011bd8:	491d      	ldr	r1, [pc, #116]	@ (8011c50 <ethernet_input+0xa4>)
 8011bda:	f000 fa54 	bl	8012086 <memcmp>
 8011bde:	b918      	cbnz	r0, 8011be8 <ethernet_input+0x3c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8011be0:	7b63      	ldrb	r3, [r4, #13]
 8011be2:	f043 0308 	orr.w	r3, r3, #8
 8011be6:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8011be8:	2e08      	cmp	r6, #8
 8011bea:	d016      	beq.n	8011c1a <ethernet_input+0x6e>
 8011bec:	f5b6 6fc1 	cmp.w	r6, #1544	@ 0x608
 8011bf0:	d004      	beq.n	8011bfc <ethernet_input+0x50>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 8011bf2:	4620      	mov	r0, r4
 8011bf4:	f7f9 fc02 	bl	800b3fc <pbuf_free>
  return ERR_OK;
}
 8011bf8:	2000      	movs	r0, #0
 8011bfa:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8011bfc:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 8011c00:	071b      	lsls	r3, r3, #28
 8011c02:	d5f6      	bpl.n	8011bf2 <ethernet_input+0x46>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8011c04:	210e      	movs	r1, #14
 8011c06:	4620      	mov	r0, r4
 8011c08:	f7f9 fb96 	bl	800b338 <pbuf_remove_header>
 8011c0c:	2800      	cmp	r0, #0
 8011c0e:	d1f0      	bne.n	8011bf2 <ethernet_input+0x46>
        etharp_input(p, netif);
 8011c10:	4629      	mov	r1, r5
 8011c12:	4620      	mov	r0, r4
 8011c14:	f7fe fe7c 	bl	8010910 <etharp_input>
      break;
 8011c18:	e7ee      	b.n	8011bf8 <ethernet_input+0x4c>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8011c1a:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 8011c1e:	071a      	lsls	r2, r3, #28
 8011c20:	d5e7      	bpl.n	8011bf2 <ethernet_input+0x46>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8011c22:	210e      	movs	r1, #14
 8011c24:	4620      	mov	r0, r4
 8011c26:	f7f9 fb87 	bl	800b338 <pbuf_remove_header>
 8011c2a:	2800      	cmp	r0, #0
 8011c2c:	d1e1      	bne.n	8011bf2 <ethernet_input+0x46>
        ip4_input(p, netif);
 8011c2e:	4629      	mov	r1, r5
 8011c30:	4620      	mov	r0, r4
 8011c32:	f7ff f9d5 	bl	8010fe0 <ip4_input>
      break;
 8011c36:	e7df      	b.n	8011bf8 <ethernet_input+0x4c>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8011c38:	7843      	ldrb	r3, [r0, #1]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d1d4      	bne.n	8011be8 <ethernet_input+0x3c>
 8011c3e:	7883      	ldrb	r3, [r0, #2]
 8011c40:	2b5e      	cmp	r3, #94	@ 0x5e
 8011c42:	d1d1      	bne.n	8011be8 <ethernet_input+0x3c>
        p->flags |= PBUF_FLAG_LLMCAST;
 8011c44:	7b63      	ldrb	r3, [r4, #13]
 8011c46:	f043 0310 	orr.w	r3, r3, #16
 8011c4a:	7363      	strb	r3, [r4, #13]
 8011c4c:	e7cc      	b.n	8011be8 <ethernet_input+0x3c>
 8011c4e:	bf00      	nop
 8011c50:	080159b0 	.word	0x080159b0

08011c54 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8011c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c58:	460c      	mov	r4, r1
 8011c5a:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8011c5c:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 8011c60:	4616      	mov	r6, r2
 8011c62:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8011c64:	f7f8 fcf6 	bl	800a654 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8011c68:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8011c6a:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8011c6c:	4620      	mov	r0, r4
 8011c6e:	f7f9 fb33 	bl	800b2d8 <pbuf_add_header>
 8011c72:	b9f0      	cbnz	r0, 8011cb2 <ethernet_output+0x5e>
      goto pbuf_header_failed;
    }
  }

  LWIP_ASSERT_CORE_LOCKED();
 8011c74:	f7f6 f826 	bl	8007cc4 <sys_check_core_locking>

  ethhdr = (struct eth_hdr *)p->payload;
 8011c78:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8011c7a:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8011c7e:	683b      	ldr	r3, [r7, #0]
 8011c80:	600b      	str	r3, [r1, #0]
 8011c82:	88bb      	ldrh	r3, [r7, #4]
 8011c84:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8011c86:	6833      	ldr	r3, [r6, #0]
 8011c88:	f8c1 3006 	str.w	r3, [r1, #6]
 8011c8c:	88b3      	ldrh	r3, [r6, #4]
 8011c8e:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8011c90:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8011c94:	2b06      	cmp	r3, #6
 8011c96:	d006      	beq.n	8011ca6 <ethernet_output+0x52>
 8011c98:	4b08      	ldr	r3, [pc, #32]	@ (8011cbc <ethernet_output+0x68>)
 8011c9a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8011c9e:	4908      	ldr	r1, [pc, #32]	@ (8011cc0 <ethernet_output+0x6c>)
 8011ca0:	4808      	ldr	r0, [pc, #32]	@ (8011cc4 <ethernet_output+0x70>)
 8011ca2:	f000 f99b 	bl	8011fdc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8011ca6:	69ab      	ldr	r3, [r5, #24]
 8011ca8:	4621      	mov	r1, r4
 8011caa:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8011cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8011cb0:	4718      	bx	r3
}
 8011cb2:	f06f 0001 	mvn.w	r0, #1
 8011cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cba:	bf00      	nop
 8011cbc:	0801593c 	.word	0x0801593c
 8011cc0:	08015974 	.word	0x08015974
 8011cc4:	08012edc 	.word	0x08012edc

08011cc8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8011cc8:	460b      	mov	r3, r1
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8011cca:	2200      	movs	r2, #0
 8011ccc:	2104      	movs	r1, #4
{
 8011cce:	b510      	push	{r4, lr}
 8011cd0:	4604      	mov	r4, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	f7f6 f9f2 	bl	80080bc <osMessageQueueNew>
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8011cd8:	fab0 f380 	clz	r3, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8011cdc:	6020      	str	r0, [r4, #0]
  if(*mbox == NULL)
 8011cde:	095b      	lsrs	r3, r3, #5
    return ERR_MEM;

  return ERR_OK;
}
 8011ce0:	4258      	negs	r0, r3
 8011ce2:	bd10      	pop	{r4, pc}

08011ce4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8011ce4:	b500      	push	{lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8011ce6:	2300      	movs	r3, #0
{
 8011ce8:	b083      	sub	sp, #12
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8011cea:	6800      	ldr	r0, [r0, #0]
{
 8011cec:	9101      	str	r1, [sp, #4]
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8011cee:	461a      	mov	r2, r3
 8011cf0:	a901      	add	r1, sp, #4
 8011cf2:	f7f6 fa1f 	bl	8008134 <osMessageQueuePut>
 8011cf6:	3800      	subs	r0, #0
 8011cf8:	bf18      	it	ne
 8011cfa:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8011cfc:	4240      	negs	r0, r0
 8011cfe:	b003      	add	sp, #12
 8011d00:	f85d fb04 	ldr.w	pc, [sp], #4

08011d04 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8011d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d06:	4615      	mov	r5, r2
 8011d08:	4606      	mov	r6, r0
 8011d0a:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8011d0c:	f7f6 f84c 	bl	8007da8 <osKernelGetTickCount>
 8011d10:	4604      	mov	r4, r0
#endif
  if(timeout != 0)
 8011d12:	b14d      	cbz	r5, 8011d28 <sys_arch_mbox_fetch+0x24>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8011d14:	462b      	mov	r3, r5
 8011d16:	2200      	movs	r2, #0
 8011d18:	4639      	mov	r1, r7
 8011d1a:	6830      	ldr	r0, [r6, #0]
 8011d1c:	f7f6 fa46 	bl	80081ac <osMessageQueueGet>
    if (status == osOK)
 8011d20:	b148      	cbz	r0, 8011d36 <sys_arch_mbox_fetch+0x32>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8011d22:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8011d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8011d28:	f04f 33ff 	mov.w	r3, #4294967295
 8011d2c:	462a      	mov	r2, r5
 8011d2e:	4639      	mov	r1, r7
 8011d30:	6830      	ldr	r0, [r6, #0]
 8011d32:	f7f6 fa3b 	bl	80081ac <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8011d36:	f7f6 f837 	bl	8007da8 <osKernelGetTickCount>
 8011d3a:	1b00      	subs	r0, r0, r4
}
 8011d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d3e:	bf00      	nop

08011d40 <sys_mbox_valid>:
  {
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
 8011d40:	6800      	ldr	r0, [r0, #0]
 8011d42:	3800      	subs	r0, #0
 8011d44:	bf18      	it	ne
 8011d46:	2001      	movne	r0, #1
 8011d48:	4770      	bx	lr
 8011d4a:	bf00      	nop

08011d4c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8011d4c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8011d4e:	2000      	movs	r0, #0
 8011d50:	f7f6 f884 	bl	8007e5c <osMutexNew>
 8011d54:	4b01      	ldr	r3, [pc, #4]	@ (8011d5c <sys_init+0x10>)
 8011d56:	6018      	str	r0, [r3, #0]
#endif
}
 8011d58:	bd08      	pop	{r3, pc}
 8011d5a:	bf00      	nop
 8011d5c:	2400ba90 	.word	0x2400ba90

08011d60 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8011d60:	b510      	push	{r4, lr}
 8011d62:	4604      	mov	r4, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8011d64:	2000      	movs	r0, #0
 8011d66:	f7f6 f879 	bl	8007e5c <osMutexNew>
#endif

  if(*mutex == NULL)
 8011d6a:	fab0 f380 	clz	r3, r0
  *mutex = osMutexNew(NULL);
 8011d6e:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 8011d70:	095b      	lsrs	r3, r3, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 8011d72:	4258      	negs	r0, r3
 8011d74:	bd10      	pop	{r4, pc}
 8011d76:	bf00      	nop

08011d78 <sys_mutex_lock>:
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8011d78:	f04f 31ff 	mov.w	r1, #4294967295
 8011d7c:	6800      	ldr	r0, [r0, #0]
 8011d7e:	f7f6 b8af 	b.w	8007ee0 <osMutexAcquire>
 8011d82:	bf00      	nop

08011d84 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8011d84:	6800      	ldr	r0, [r0, #0]
 8011d86:	f7f6 b8cf 	b.w	8007f28 <osMutexRelease>
 8011d8a:	bf00      	nop

08011d8c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8011d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d8e:	b08b      	sub	sp, #44	@ 0x2c
 8011d90:	4617      	mov	r7, r2
 8011d92:	460e      	mov	r6, r1
 8011d94:	4605      	mov	r5, r0
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8011d96:	2220      	movs	r2, #32
 8011d98:	2100      	movs	r1, #0
 8011d9a:	a802      	add	r0, sp, #8
{
 8011d9c:	461c      	mov	r4, r3
  const osThreadAttr_t attributes = {
 8011d9e:	f000 f982 	bl	80120a6 <memset>
 8011da2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8011da4:	4639      	mov	r1, r7
 8011da6:	aa01      	add	r2, sp, #4
 8011da8:	4630      	mov	r0, r6
  const osThreadAttr_t attributes = {
 8011daa:	9501      	str	r5, [sp, #4]
 8011dac:	9406      	str	r4, [sp, #24]
 8011dae:	9307      	str	r3, [sp, #28]
  return osThreadNew(thread, arg, &attributes);
 8011db0:	f7f6 f802 	bl	8007db8 <osThreadNew>
#endif
}
 8011db4:	b00b      	add	sp, #44	@ 0x2c
 8011db6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011db8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8011db8:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8011dba:	4b04      	ldr	r3, [pc, #16]	@ (8011dcc <sys_arch_protect+0x14>)
 8011dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8011dc0:	6818      	ldr	r0, [r3, #0]
 8011dc2:	f7f6 f88d 	bl	8007ee0 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
}
 8011dc6:	2001      	movs	r0, #1
 8011dc8:	bd08      	pop	{r3, pc}
 8011dca:	bf00      	nop
 8011dcc:	2400ba90 	.word	0x2400ba90

08011dd0 <sys_arch_unprotect>:
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8011dd0:	4b01      	ldr	r3, [pc, #4]	@ (8011dd8 <sys_arch_unprotect+0x8>)
 8011dd2:	6818      	ldr	r0, [r3, #0]
 8011dd4:	f7f6 b8a8 	b.w	8007f28 <osMutexRelease>
 8011dd8:	2400ba90 	.word	0x2400ba90

08011ddc <rand>:
 8011ddc:	4b16      	ldr	r3, [pc, #88]	@ (8011e38 <rand+0x5c>)
 8011dde:	b510      	push	{r4, lr}
 8011de0:	681c      	ldr	r4, [r3, #0]
 8011de2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8011de4:	b9b3      	cbnz	r3, 8011e14 <rand+0x38>
 8011de6:	2018      	movs	r0, #24
 8011de8:	f000 faa0 	bl	801232c <malloc>
 8011dec:	4602      	mov	r2, r0
 8011dee:	6320      	str	r0, [r4, #48]	@ 0x30
 8011df0:	b920      	cbnz	r0, 8011dfc <rand+0x20>
 8011df2:	4b12      	ldr	r3, [pc, #72]	@ (8011e3c <rand+0x60>)
 8011df4:	4812      	ldr	r0, [pc, #72]	@ (8011e40 <rand+0x64>)
 8011df6:	2152      	movs	r1, #82	@ 0x52
 8011df8:	f000 fa30 	bl	801225c <__assert_func>
 8011dfc:	4911      	ldr	r1, [pc, #68]	@ (8011e44 <rand+0x68>)
 8011dfe:	4b12      	ldr	r3, [pc, #72]	@ (8011e48 <rand+0x6c>)
 8011e00:	e9c0 1300 	strd	r1, r3, [r0]
 8011e04:	4b11      	ldr	r3, [pc, #68]	@ (8011e4c <rand+0x70>)
 8011e06:	6083      	str	r3, [r0, #8]
 8011e08:	230b      	movs	r3, #11
 8011e0a:	8183      	strh	r3, [r0, #12]
 8011e0c:	2100      	movs	r1, #0
 8011e0e:	2001      	movs	r0, #1
 8011e10:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011e14:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011e16:	480e      	ldr	r0, [pc, #56]	@ (8011e50 <rand+0x74>)
 8011e18:	690b      	ldr	r3, [r1, #16]
 8011e1a:	694c      	ldr	r4, [r1, #20]
 8011e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8011e54 <rand+0x78>)
 8011e1e:	4358      	muls	r0, r3
 8011e20:	fb02 0004 	mla	r0, r2, r4, r0
 8011e24:	fba3 3202 	umull	r3, r2, r3, r2
 8011e28:	3301      	adds	r3, #1
 8011e2a:	eb40 0002 	adc.w	r0, r0, r2
 8011e2e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8011e32:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8011e36:	bd10      	pop	{r4, pc}
 8011e38:	24000040 	.word	0x24000040
 8011e3c:	080159b6 	.word	0x080159b6
 8011e40:	080159cd 	.word	0x080159cd
 8011e44:	abcd330e 	.word	0xabcd330e
 8011e48:	e66d1234 	.word	0xe66d1234
 8011e4c:	0005deec 	.word	0x0005deec
 8011e50:	5851f42d 	.word	0x5851f42d
 8011e54:	4c957f2d 	.word	0x4c957f2d

08011e58 <std>:
 8011e58:	2300      	movs	r3, #0
 8011e5a:	b510      	push	{r4, lr}
 8011e5c:	4604      	mov	r4, r0
 8011e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8011e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e66:	6083      	str	r3, [r0, #8]
 8011e68:	8181      	strh	r1, [r0, #12]
 8011e6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8011e6c:	81c2      	strh	r2, [r0, #14]
 8011e6e:	6183      	str	r3, [r0, #24]
 8011e70:	4619      	mov	r1, r3
 8011e72:	2208      	movs	r2, #8
 8011e74:	305c      	adds	r0, #92	@ 0x5c
 8011e76:	f000 f916 	bl	80120a6 <memset>
 8011e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8011eb0 <std+0x58>)
 8011e7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8011e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8011eb4 <std+0x5c>)
 8011e80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011e82:	4b0d      	ldr	r3, [pc, #52]	@ (8011eb8 <std+0x60>)
 8011e84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011e86:	4b0d      	ldr	r3, [pc, #52]	@ (8011ebc <std+0x64>)
 8011e88:	6323      	str	r3, [r4, #48]	@ 0x30
 8011e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8011ec0 <std+0x68>)
 8011e8c:	6224      	str	r4, [r4, #32]
 8011e8e:	429c      	cmp	r4, r3
 8011e90:	d006      	beq.n	8011ea0 <std+0x48>
 8011e92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011e96:	4294      	cmp	r4, r2
 8011e98:	d002      	beq.n	8011ea0 <std+0x48>
 8011e9a:	33d0      	adds	r3, #208	@ 0xd0
 8011e9c:	429c      	cmp	r4, r3
 8011e9e:	d105      	bne.n	8011eac <std+0x54>
 8011ea0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ea8:	f000 b9c6 	b.w	8012238 <__retarget_lock_init_recursive>
 8011eac:	bd10      	pop	{r4, pc}
 8011eae:	bf00      	nop
 8011eb0:	08012001 	.word	0x08012001
 8011eb4:	08012023 	.word	0x08012023
 8011eb8:	0801205b 	.word	0x0801205b
 8011ebc:	0801207f 	.word	0x0801207f
 8011ec0:	2400ba94 	.word	0x2400ba94

08011ec4 <stdio_exit_handler>:
 8011ec4:	4a02      	ldr	r2, [pc, #8]	@ (8011ed0 <stdio_exit_handler+0xc>)
 8011ec6:	4903      	ldr	r1, [pc, #12]	@ (8011ed4 <stdio_exit_handler+0x10>)
 8011ec8:	4803      	ldr	r0, [pc, #12]	@ (8011ed8 <stdio_exit_handler+0x14>)
 8011eca:	f000 b869 	b.w	8011fa0 <_fwalk_sglue>
 8011ece:	bf00      	nop
 8011ed0:	24000034 	.word	0x24000034
 8011ed4:	08012b41 	.word	0x08012b41
 8011ed8:	24000044 	.word	0x24000044

08011edc <cleanup_stdio>:
 8011edc:	6841      	ldr	r1, [r0, #4]
 8011ede:	4b0c      	ldr	r3, [pc, #48]	@ (8011f10 <cleanup_stdio+0x34>)
 8011ee0:	4299      	cmp	r1, r3
 8011ee2:	b510      	push	{r4, lr}
 8011ee4:	4604      	mov	r4, r0
 8011ee6:	d001      	beq.n	8011eec <cleanup_stdio+0x10>
 8011ee8:	f000 fe2a 	bl	8012b40 <_fflush_r>
 8011eec:	68a1      	ldr	r1, [r4, #8]
 8011eee:	4b09      	ldr	r3, [pc, #36]	@ (8011f14 <cleanup_stdio+0x38>)
 8011ef0:	4299      	cmp	r1, r3
 8011ef2:	d002      	beq.n	8011efa <cleanup_stdio+0x1e>
 8011ef4:	4620      	mov	r0, r4
 8011ef6:	f000 fe23 	bl	8012b40 <_fflush_r>
 8011efa:	68e1      	ldr	r1, [r4, #12]
 8011efc:	4b06      	ldr	r3, [pc, #24]	@ (8011f18 <cleanup_stdio+0x3c>)
 8011efe:	4299      	cmp	r1, r3
 8011f00:	d004      	beq.n	8011f0c <cleanup_stdio+0x30>
 8011f02:	4620      	mov	r0, r4
 8011f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f08:	f000 be1a 	b.w	8012b40 <_fflush_r>
 8011f0c:	bd10      	pop	{r4, pc}
 8011f0e:	bf00      	nop
 8011f10:	2400ba94 	.word	0x2400ba94
 8011f14:	2400bafc 	.word	0x2400bafc
 8011f18:	2400bb64 	.word	0x2400bb64

08011f1c <global_stdio_init.part.0>:
 8011f1c:	b510      	push	{r4, lr}
 8011f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8011f4c <global_stdio_init.part.0+0x30>)
 8011f20:	4c0b      	ldr	r4, [pc, #44]	@ (8011f50 <global_stdio_init.part.0+0x34>)
 8011f22:	4a0c      	ldr	r2, [pc, #48]	@ (8011f54 <global_stdio_init.part.0+0x38>)
 8011f24:	601a      	str	r2, [r3, #0]
 8011f26:	4620      	mov	r0, r4
 8011f28:	2200      	movs	r2, #0
 8011f2a:	2104      	movs	r1, #4
 8011f2c:	f7ff ff94 	bl	8011e58 <std>
 8011f30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011f34:	2201      	movs	r2, #1
 8011f36:	2109      	movs	r1, #9
 8011f38:	f7ff ff8e 	bl	8011e58 <std>
 8011f3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011f40:	2202      	movs	r2, #2
 8011f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f46:	2112      	movs	r1, #18
 8011f48:	f7ff bf86 	b.w	8011e58 <std>
 8011f4c:	2400bbcc 	.word	0x2400bbcc
 8011f50:	2400ba94 	.word	0x2400ba94
 8011f54:	08011ec5 	.word	0x08011ec5

08011f58 <__sfp_lock_acquire>:
 8011f58:	4801      	ldr	r0, [pc, #4]	@ (8011f60 <__sfp_lock_acquire+0x8>)
 8011f5a:	f000 b96e 	b.w	801223a <__retarget_lock_acquire_recursive>
 8011f5e:	bf00      	nop
 8011f60:	2400bbd5 	.word	0x2400bbd5

08011f64 <__sfp_lock_release>:
 8011f64:	4801      	ldr	r0, [pc, #4]	@ (8011f6c <__sfp_lock_release+0x8>)
 8011f66:	f000 b969 	b.w	801223c <__retarget_lock_release_recursive>
 8011f6a:	bf00      	nop
 8011f6c:	2400bbd5 	.word	0x2400bbd5

08011f70 <__sinit>:
 8011f70:	b510      	push	{r4, lr}
 8011f72:	4604      	mov	r4, r0
 8011f74:	f7ff fff0 	bl	8011f58 <__sfp_lock_acquire>
 8011f78:	6a23      	ldr	r3, [r4, #32]
 8011f7a:	b11b      	cbz	r3, 8011f84 <__sinit+0x14>
 8011f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f80:	f7ff bff0 	b.w	8011f64 <__sfp_lock_release>
 8011f84:	4b04      	ldr	r3, [pc, #16]	@ (8011f98 <__sinit+0x28>)
 8011f86:	6223      	str	r3, [r4, #32]
 8011f88:	4b04      	ldr	r3, [pc, #16]	@ (8011f9c <__sinit+0x2c>)
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d1f5      	bne.n	8011f7c <__sinit+0xc>
 8011f90:	f7ff ffc4 	bl	8011f1c <global_stdio_init.part.0>
 8011f94:	e7f2      	b.n	8011f7c <__sinit+0xc>
 8011f96:	bf00      	nop
 8011f98:	08011edd 	.word	0x08011edd
 8011f9c:	2400bbcc 	.word	0x2400bbcc

08011fa0 <_fwalk_sglue>:
 8011fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fa4:	4607      	mov	r7, r0
 8011fa6:	4688      	mov	r8, r1
 8011fa8:	4614      	mov	r4, r2
 8011faa:	2600      	movs	r6, #0
 8011fac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011fb0:	f1b9 0901 	subs.w	r9, r9, #1
 8011fb4:	d505      	bpl.n	8011fc2 <_fwalk_sglue+0x22>
 8011fb6:	6824      	ldr	r4, [r4, #0]
 8011fb8:	2c00      	cmp	r4, #0
 8011fba:	d1f7      	bne.n	8011fac <_fwalk_sglue+0xc>
 8011fbc:	4630      	mov	r0, r6
 8011fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fc2:	89ab      	ldrh	r3, [r5, #12]
 8011fc4:	2b01      	cmp	r3, #1
 8011fc6:	d907      	bls.n	8011fd8 <_fwalk_sglue+0x38>
 8011fc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011fcc:	3301      	adds	r3, #1
 8011fce:	d003      	beq.n	8011fd8 <_fwalk_sglue+0x38>
 8011fd0:	4629      	mov	r1, r5
 8011fd2:	4638      	mov	r0, r7
 8011fd4:	47c0      	blx	r8
 8011fd6:	4306      	orrs	r6, r0
 8011fd8:	3568      	adds	r5, #104	@ 0x68
 8011fda:	e7e9      	b.n	8011fb0 <_fwalk_sglue+0x10>

08011fdc <iprintf>:
 8011fdc:	b40f      	push	{r0, r1, r2, r3}
 8011fde:	b507      	push	{r0, r1, r2, lr}
 8011fe0:	4906      	ldr	r1, [pc, #24]	@ (8011ffc <iprintf+0x20>)
 8011fe2:	ab04      	add	r3, sp, #16
 8011fe4:	6808      	ldr	r0, [r1, #0]
 8011fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fea:	6881      	ldr	r1, [r0, #8]
 8011fec:	9301      	str	r3, [sp, #4]
 8011fee:	f000 fa7d 	bl	80124ec <_vfiprintf_r>
 8011ff2:	b003      	add	sp, #12
 8011ff4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ff8:	b004      	add	sp, #16
 8011ffa:	4770      	bx	lr
 8011ffc:	24000040 	.word	0x24000040

08012000 <__sread>:
 8012000:	b510      	push	{r4, lr}
 8012002:	460c      	mov	r4, r1
 8012004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012008:	f000 f8ce 	bl	80121a8 <_read_r>
 801200c:	2800      	cmp	r0, #0
 801200e:	bfab      	itete	ge
 8012010:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012012:	89a3      	ldrhlt	r3, [r4, #12]
 8012014:	181b      	addge	r3, r3, r0
 8012016:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801201a:	bfac      	ite	ge
 801201c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801201e:	81a3      	strhlt	r3, [r4, #12]
 8012020:	bd10      	pop	{r4, pc}

08012022 <__swrite>:
 8012022:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012026:	461f      	mov	r7, r3
 8012028:	898b      	ldrh	r3, [r1, #12]
 801202a:	05db      	lsls	r3, r3, #23
 801202c:	4605      	mov	r5, r0
 801202e:	460c      	mov	r4, r1
 8012030:	4616      	mov	r6, r2
 8012032:	d505      	bpl.n	8012040 <__swrite+0x1e>
 8012034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012038:	2302      	movs	r3, #2
 801203a:	2200      	movs	r2, #0
 801203c:	f000 f8a2 	bl	8012184 <_lseek_r>
 8012040:	89a3      	ldrh	r3, [r4, #12]
 8012042:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012046:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801204a:	81a3      	strh	r3, [r4, #12]
 801204c:	4632      	mov	r2, r6
 801204e:	463b      	mov	r3, r7
 8012050:	4628      	mov	r0, r5
 8012052:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012056:	f000 b8b9 	b.w	80121cc <_write_r>

0801205a <__sseek>:
 801205a:	b510      	push	{r4, lr}
 801205c:	460c      	mov	r4, r1
 801205e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012062:	f000 f88f 	bl	8012184 <_lseek_r>
 8012066:	1c43      	adds	r3, r0, #1
 8012068:	89a3      	ldrh	r3, [r4, #12]
 801206a:	bf15      	itete	ne
 801206c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801206e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012072:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012076:	81a3      	strheq	r3, [r4, #12]
 8012078:	bf18      	it	ne
 801207a:	81a3      	strhne	r3, [r4, #12]
 801207c:	bd10      	pop	{r4, pc}

0801207e <__sclose>:
 801207e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012082:	f000 b819 	b.w	80120b8 <_close_r>

08012086 <memcmp>:
 8012086:	b510      	push	{r4, lr}
 8012088:	3901      	subs	r1, #1
 801208a:	4402      	add	r2, r0
 801208c:	4290      	cmp	r0, r2
 801208e:	d101      	bne.n	8012094 <memcmp+0xe>
 8012090:	2000      	movs	r0, #0
 8012092:	e005      	b.n	80120a0 <memcmp+0x1a>
 8012094:	7803      	ldrb	r3, [r0, #0]
 8012096:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801209a:	42a3      	cmp	r3, r4
 801209c:	d001      	beq.n	80120a2 <memcmp+0x1c>
 801209e:	1b18      	subs	r0, r3, r4
 80120a0:	bd10      	pop	{r4, pc}
 80120a2:	3001      	adds	r0, #1
 80120a4:	e7f2      	b.n	801208c <memcmp+0x6>

080120a6 <memset>:
 80120a6:	4402      	add	r2, r0
 80120a8:	4603      	mov	r3, r0
 80120aa:	4293      	cmp	r3, r2
 80120ac:	d100      	bne.n	80120b0 <memset+0xa>
 80120ae:	4770      	bx	lr
 80120b0:	f803 1b01 	strb.w	r1, [r3], #1
 80120b4:	e7f9      	b.n	80120aa <memset+0x4>
	...

080120b8 <_close_r>:
 80120b8:	b538      	push	{r3, r4, r5, lr}
 80120ba:	4d06      	ldr	r5, [pc, #24]	@ (80120d4 <_close_r+0x1c>)
 80120bc:	2300      	movs	r3, #0
 80120be:	4604      	mov	r4, r0
 80120c0:	4608      	mov	r0, r1
 80120c2:	602b      	str	r3, [r5, #0]
 80120c4:	f7ef fb8c 	bl	80017e0 <_close>
 80120c8:	1c43      	adds	r3, r0, #1
 80120ca:	d102      	bne.n	80120d2 <_close_r+0x1a>
 80120cc:	682b      	ldr	r3, [r5, #0]
 80120ce:	b103      	cbz	r3, 80120d2 <_close_r+0x1a>
 80120d0:	6023      	str	r3, [r4, #0]
 80120d2:	bd38      	pop	{r3, r4, r5, pc}
 80120d4:	2400bbd0 	.word	0x2400bbd0

080120d8 <_reclaim_reent>:
 80120d8:	4b29      	ldr	r3, [pc, #164]	@ (8012180 <_reclaim_reent+0xa8>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	4283      	cmp	r3, r0
 80120de:	b570      	push	{r4, r5, r6, lr}
 80120e0:	4604      	mov	r4, r0
 80120e2:	d04b      	beq.n	801217c <_reclaim_reent+0xa4>
 80120e4:	69c3      	ldr	r3, [r0, #28]
 80120e6:	b1ab      	cbz	r3, 8012114 <_reclaim_reent+0x3c>
 80120e8:	68db      	ldr	r3, [r3, #12]
 80120ea:	b16b      	cbz	r3, 8012108 <_reclaim_reent+0x30>
 80120ec:	2500      	movs	r5, #0
 80120ee:	69e3      	ldr	r3, [r4, #28]
 80120f0:	68db      	ldr	r3, [r3, #12]
 80120f2:	5959      	ldr	r1, [r3, r5]
 80120f4:	2900      	cmp	r1, #0
 80120f6:	d13b      	bne.n	8012170 <_reclaim_reent+0x98>
 80120f8:	3504      	adds	r5, #4
 80120fa:	2d80      	cmp	r5, #128	@ 0x80
 80120fc:	d1f7      	bne.n	80120ee <_reclaim_reent+0x16>
 80120fe:	69e3      	ldr	r3, [r4, #28]
 8012100:	4620      	mov	r0, r4
 8012102:	68d9      	ldr	r1, [r3, #12]
 8012104:	f000 f8c8 	bl	8012298 <_free_r>
 8012108:	69e3      	ldr	r3, [r4, #28]
 801210a:	6819      	ldr	r1, [r3, #0]
 801210c:	b111      	cbz	r1, 8012114 <_reclaim_reent+0x3c>
 801210e:	4620      	mov	r0, r4
 8012110:	f000 f8c2 	bl	8012298 <_free_r>
 8012114:	6961      	ldr	r1, [r4, #20]
 8012116:	b111      	cbz	r1, 801211e <_reclaim_reent+0x46>
 8012118:	4620      	mov	r0, r4
 801211a:	f000 f8bd 	bl	8012298 <_free_r>
 801211e:	69e1      	ldr	r1, [r4, #28]
 8012120:	b111      	cbz	r1, 8012128 <_reclaim_reent+0x50>
 8012122:	4620      	mov	r0, r4
 8012124:	f000 f8b8 	bl	8012298 <_free_r>
 8012128:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801212a:	b111      	cbz	r1, 8012132 <_reclaim_reent+0x5a>
 801212c:	4620      	mov	r0, r4
 801212e:	f000 f8b3 	bl	8012298 <_free_r>
 8012132:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012134:	b111      	cbz	r1, 801213c <_reclaim_reent+0x64>
 8012136:	4620      	mov	r0, r4
 8012138:	f000 f8ae 	bl	8012298 <_free_r>
 801213c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801213e:	b111      	cbz	r1, 8012146 <_reclaim_reent+0x6e>
 8012140:	4620      	mov	r0, r4
 8012142:	f000 f8a9 	bl	8012298 <_free_r>
 8012146:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012148:	b111      	cbz	r1, 8012150 <_reclaim_reent+0x78>
 801214a:	4620      	mov	r0, r4
 801214c:	f000 f8a4 	bl	8012298 <_free_r>
 8012150:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012152:	b111      	cbz	r1, 801215a <_reclaim_reent+0x82>
 8012154:	4620      	mov	r0, r4
 8012156:	f000 f89f 	bl	8012298 <_free_r>
 801215a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801215c:	b111      	cbz	r1, 8012164 <_reclaim_reent+0x8c>
 801215e:	4620      	mov	r0, r4
 8012160:	f000 f89a 	bl	8012298 <_free_r>
 8012164:	6a23      	ldr	r3, [r4, #32]
 8012166:	b14b      	cbz	r3, 801217c <_reclaim_reent+0xa4>
 8012168:	4620      	mov	r0, r4
 801216a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801216e:	4718      	bx	r3
 8012170:	680e      	ldr	r6, [r1, #0]
 8012172:	4620      	mov	r0, r4
 8012174:	f000 f890 	bl	8012298 <_free_r>
 8012178:	4631      	mov	r1, r6
 801217a:	e7bb      	b.n	80120f4 <_reclaim_reent+0x1c>
 801217c:	bd70      	pop	{r4, r5, r6, pc}
 801217e:	bf00      	nop
 8012180:	24000040 	.word	0x24000040

08012184 <_lseek_r>:
 8012184:	b538      	push	{r3, r4, r5, lr}
 8012186:	4d07      	ldr	r5, [pc, #28]	@ (80121a4 <_lseek_r+0x20>)
 8012188:	4604      	mov	r4, r0
 801218a:	4608      	mov	r0, r1
 801218c:	4611      	mov	r1, r2
 801218e:	2200      	movs	r2, #0
 8012190:	602a      	str	r2, [r5, #0]
 8012192:	461a      	mov	r2, r3
 8012194:	f7ef fb30 	bl	80017f8 <_lseek>
 8012198:	1c43      	adds	r3, r0, #1
 801219a:	d102      	bne.n	80121a2 <_lseek_r+0x1e>
 801219c:	682b      	ldr	r3, [r5, #0]
 801219e:	b103      	cbz	r3, 80121a2 <_lseek_r+0x1e>
 80121a0:	6023      	str	r3, [r4, #0]
 80121a2:	bd38      	pop	{r3, r4, r5, pc}
 80121a4:	2400bbd0 	.word	0x2400bbd0

080121a8 <_read_r>:
 80121a8:	b538      	push	{r3, r4, r5, lr}
 80121aa:	4d07      	ldr	r5, [pc, #28]	@ (80121c8 <_read_r+0x20>)
 80121ac:	4604      	mov	r4, r0
 80121ae:	4608      	mov	r0, r1
 80121b0:	4611      	mov	r1, r2
 80121b2:	2200      	movs	r2, #0
 80121b4:	602a      	str	r2, [r5, #0]
 80121b6:	461a      	mov	r2, r3
 80121b8:	f7ef faf6 	bl	80017a8 <_read>
 80121bc:	1c43      	adds	r3, r0, #1
 80121be:	d102      	bne.n	80121c6 <_read_r+0x1e>
 80121c0:	682b      	ldr	r3, [r5, #0]
 80121c2:	b103      	cbz	r3, 80121c6 <_read_r+0x1e>
 80121c4:	6023      	str	r3, [r4, #0]
 80121c6:	bd38      	pop	{r3, r4, r5, pc}
 80121c8:	2400bbd0 	.word	0x2400bbd0

080121cc <_write_r>:
 80121cc:	b538      	push	{r3, r4, r5, lr}
 80121ce:	4d07      	ldr	r5, [pc, #28]	@ (80121ec <_write_r+0x20>)
 80121d0:	4604      	mov	r4, r0
 80121d2:	4608      	mov	r0, r1
 80121d4:	4611      	mov	r1, r2
 80121d6:	2200      	movs	r2, #0
 80121d8:	602a      	str	r2, [r5, #0]
 80121da:	461a      	mov	r2, r3
 80121dc:	f7ef faf2 	bl	80017c4 <_write>
 80121e0:	1c43      	adds	r3, r0, #1
 80121e2:	d102      	bne.n	80121ea <_write_r+0x1e>
 80121e4:	682b      	ldr	r3, [r5, #0]
 80121e6:	b103      	cbz	r3, 80121ea <_write_r+0x1e>
 80121e8:	6023      	str	r3, [r4, #0]
 80121ea:	bd38      	pop	{r3, r4, r5, pc}
 80121ec:	2400bbd0 	.word	0x2400bbd0

080121f0 <__libc_init_array>:
 80121f0:	b570      	push	{r4, r5, r6, lr}
 80121f2:	4d0d      	ldr	r5, [pc, #52]	@ (8012228 <__libc_init_array+0x38>)
 80121f4:	4c0d      	ldr	r4, [pc, #52]	@ (801222c <__libc_init_array+0x3c>)
 80121f6:	1b64      	subs	r4, r4, r5
 80121f8:	10a4      	asrs	r4, r4, #2
 80121fa:	2600      	movs	r6, #0
 80121fc:	42a6      	cmp	r6, r4
 80121fe:	d109      	bne.n	8012214 <__libc_init_array+0x24>
 8012200:	4d0b      	ldr	r5, [pc, #44]	@ (8012230 <__libc_init_array+0x40>)
 8012202:	4c0c      	ldr	r4, [pc, #48]	@ (8012234 <__libc_init_array+0x44>)
 8012204:	f000 fe4a 	bl	8012e9c <_init>
 8012208:	1b64      	subs	r4, r4, r5
 801220a:	10a4      	asrs	r4, r4, #2
 801220c:	2600      	movs	r6, #0
 801220e:	42a6      	cmp	r6, r4
 8012210:	d105      	bne.n	801221e <__libc_init_array+0x2e>
 8012212:	bd70      	pop	{r4, r5, r6, pc}
 8012214:	f855 3b04 	ldr.w	r3, [r5], #4
 8012218:	4798      	blx	r3
 801221a:	3601      	adds	r6, #1
 801221c:	e7ee      	b.n	80121fc <__libc_init_array+0xc>
 801221e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012222:	4798      	blx	r3
 8012224:	3601      	adds	r6, #1
 8012226:	e7f2      	b.n	801220e <__libc_init_array+0x1e>
 8012228:	08015a9c 	.word	0x08015a9c
 801222c:	08015a9c 	.word	0x08015a9c
 8012230:	08015a9c 	.word	0x08015a9c
 8012234:	08015aa0 	.word	0x08015aa0

08012238 <__retarget_lock_init_recursive>:
 8012238:	4770      	bx	lr

0801223a <__retarget_lock_acquire_recursive>:
 801223a:	4770      	bx	lr

0801223c <__retarget_lock_release_recursive>:
 801223c:	4770      	bx	lr

0801223e <memcpy>:
 801223e:	440a      	add	r2, r1
 8012240:	4291      	cmp	r1, r2
 8012242:	f100 33ff 	add.w	r3, r0, #4294967295
 8012246:	d100      	bne.n	801224a <memcpy+0xc>
 8012248:	4770      	bx	lr
 801224a:	b510      	push	{r4, lr}
 801224c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012250:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012254:	4291      	cmp	r1, r2
 8012256:	d1f9      	bne.n	801224c <memcpy+0xe>
 8012258:	bd10      	pop	{r4, pc}
	...

0801225c <__assert_func>:
 801225c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801225e:	4614      	mov	r4, r2
 8012260:	461a      	mov	r2, r3
 8012262:	4b09      	ldr	r3, [pc, #36]	@ (8012288 <__assert_func+0x2c>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	4605      	mov	r5, r0
 8012268:	68d8      	ldr	r0, [r3, #12]
 801226a:	b954      	cbnz	r4, 8012282 <__assert_func+0x26>
 801226c:	4b07      	ldr	r3, [pc, #28]	@ (801228c <__assert_func+0x30>)
 801226e:	461c      	mov	r4, r3
 8012270:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012274:	9100      	str	r1, [sp, #0]
 8012276:	462b      	mov	r3, r5
 8012278:	4905      	ldr	r1, [pc, #20]	@ (8012290 <__assert_func+0x34>)
 801227a:	f000 fc89 	bl	8012b90 <fiprintf>
 801227e:	f000 fd3d 	bl	8012cfc <abort>
 8012282:	4b04      	ldr	r3, [pc, #16]	@ (8012294 <__assert_func+0x38>)
 8012284:	e7f4      	b.n	8012270 <__assert_func+0x14>
 8012286:	bf00      	nop
 8012288:	24000040 	.word	0x24000040
 801228c:	08015a60 	.word	0x08015a60
 8012290:	08015a32 	.word	0x08015a32
 8012294:	08015a25 	.word	0x08015a25

08012298 <_free_r>:
 8012298:	b538      	push	{r3, r4, r5, lr}
 801229a:	4605      	mov	r5, r0
 801229c:	2900      	cmp	r1, #0
 801229e:	d041      	beq.n	8012324 <_free_r+0x8c>
 80122a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122a4:	1f0c      	subs	r4, r1, #4
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	bfb8      	it	lt
 80122aa:	18e4      	addlt	r4, r4, r3
 80122ac:	f000 f8e8 	bl	8012480 <__malloc_lock>
 80122b0:	4a1d      	ldr	r2, [pc, #116]	@ (8012328 <_free_r+0x90>)
 80122b2:	6813      	ldr	r3, [r2, #0]
 80122b4:	b933      	cbnz	r3, 80122c4 <_free_r+0x2c>
 80122b6:	6063      	str	r3, [r4, #4]
 80122b8:	6014      	str	r4, [r2, #0]
 80122ba:	4628      	mov	r0, r5
 80122bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122c0:	f000 b8e4 	b.w	801248c <__malloc_unlock>
 80122c4:	42a3      	cmp	r3, r4
 80122c6:	d908      	bls.n	80122da <_free_r+0x42>
 80122c8:	6820      	ldr	r0, [r4, #0]
 80122ca:	1821      	adds	r1, r4, r0
 80122cc:	428b      	cmp	r3, r1
 80122ce:	bf01      	itttt	eq
 80122d0:	6819      	ldreq	r1, [r3, #0]
 80122d2:	685b      	ldreq	r3, [r3, #4]
 80122d4:	1809      	addeq	r1, r1, r0
 80122d6:	6021      	streq	r1, [r4, #0]
 80122d8:	e7ed      	b.n	80122b6 <_free_r+0x1e>
 80122da:	461a      	mov	r2, r3
 80122dc:	685b      	ldr	r3, [r3, #4]
 80122de:	b10b      	cbz	r3, 80122e4 <_free_r+0x4c>
 80122e0:	42a3      	cmp	r3, r4
 80122e2:	d9fa      	bls.n	80122da <_free_r+0x42>
 80122e4:	6811      	ldr	r1, [r2, #0]
 80122e6:	1850      	adds	r0, r2, r1
 80122e8:	42a0      	cmp	r0, r4
 80122ea:	d10b      	bne.n	8012304 <_free_r+0x6c>
 80122ec:	6820      	ldr	r0, [r4, #0]
 80122ee:	4401      	add	r1, r0
 80122f0:	1850      	adds	r0, r2, r1
 80122f2:	4283      	cmp	r3, r0
 80122f4:	6011      	str	r1, [r2, #0]
 80122f6:	d1e0      	bne.n	80122ba <_free_r+0x22>
 80122f8:	6818      	ldr	r0, [r3, #0]
 80122fa:	685b      	ldr	r3, [r3, #4]
 80122fc:	6053      	str	r3, [r2, #4]
 80122fe:	4408      	add	r0, r1
 8012300:	6010      	str	r0, [r2, #0]
 8012302:	e7da      	b.n	80122ba <_free_r+0x22>
 8012304:	d902      	bls.n	801230c <_free_r+0x74>
 8012306:	230c      	movs	r3, #12
 8012308:	602b      	str	r3, [r5, #0]
 801230a:	e7d6      	b.n	80122ba <_free_r+0x22>
 801230c:	6820      	ldr	r0, [r4, #0]
 801230e:	1821      	adds	r1, r4, r0
 8012310:	428b      	cmp	r3, r1
 8012312:	bf04      	itt	eq
 8012314:	6819      	ldreq	r1, [r3, #0]
 8012316:	685b      	ldreq	r3, [r3, #4]
 8012318:	6063      	str	r3, [r4, #4]
 801231a:	bf04      	itt	eq
 801231c:	1809      	addeq	r1, r1, r0
 801231e:	6021      	streq	r1, [r4, #0]
 8012320:	6054      	str	r4, [r2, #4]
 8012322:	e7ca      	b.n	80122ba <_free_r+0x22>
 8012324:	bd38      	pop	{r3, r4, r5, pc}
 8012326:	bf00      	nop
 8012328:	2400bbdc 	.word	0x2400bbdc

0801232c <malloc>:
 801232c:	4b02      	ldr	r3, [pc, #8]	@ (8012338 <malloc+0xc>)
 801232e:	4601      	mov	r1, r0
 8012330:	6818      	ldr	r0, [r3, #0]
 8012332:	f000 b825 	b.w	8012380 <_malloc_r>
 8012336:	bf00      	nop
 8012338:	24000040 	.word	0x24000040

0801233c <sbrk_aligned>:
 801233c:	b570      	push	{r4, r5, r6, lr}
 801233e:	4e0f      	ldr	r6, [pc, #60]	@ (801237c <sbrk_aligned+0x40>)
 8012340:	460c      	mov	r4, r1
 8012342:	6831      	ldr	r1, [r6, #0]
 8012344:	4605      	mov	r5, r0
 8012346:	b911      	cbnz	r1, 801234e <sbrk_aligned+0x12>
 8012348:	f000 fcc8 	bl	8012cdc <_sbrk_r>
 801234c:	6030      	str	r0, [r6, #0]
 801234e:	4621      	mov	r1, r4
 8012350:	4628      	mov	r0, r5
 8012352:	f000 fcc3 	bl	8012cdc <_sbrk_r>
 8012356:	1c43      	adds	r3, r0, #1
 8012358:	d103      	bne.n	8012362 <sbrk_aligned+0x26>
 801235a:	f04f 34ff 	mov.w	r4, #4294967295
 801235e:	4620      	mov	r0, r4
 8012360:	bd70      	pop	{r4, r5, r6, pc}
 8012362:	1cc4      	adds	r4, r0, #3
 8012364:	f024 0403 	bic.w	r4, r4, #3
 8012368:	42a0      	cmp	r0, r4
 801236a:	d0f8      	beq.n	801235e <sbrk_aligned+0x22>
 801236c:	1a21      	subs	r1, r4, r0
 801236e:	4628      	mov	r0, r5
 8012370:	f000 fcb4 	bl	8012cdc <_sbrk_r>
 8012374:	3001      	adds	r0, #1
 8012376:	d1f2      	bne.n	801235e <sbrk_aligned+0x22>
 8012378:	e7ef      	b.n	801235a <sbrk_aligned+0x1e>
 801237a:	bf00      	nop
 801237c:	2400bbd8 	.word	0x2400bbd8

08012380 <_malloc_r>:
 8012380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012384:	1ccd      	adds	r5, r1, #3
 8012386:	f025 0503 	bic.w	r5, r5, #3
 801238a:	3508      	adds	r5, #8
 801238c:	2d0c      	cmp	r5, #12
 801238e:	bf38      	it	cc
 8012390:	250c      	movcc	r5, #12
 8012392:	2d00      	cmp	r5, #0
 8012394:	4606      	mov	r6, r0
 8012396:	db01      	blt.n	801239c <_malloc_r+0x1c>
 8012398:	42a9      	cmp	r1, r5
 801239a:	d904      	bls.n	80123a6 <_malloc_r+0x26>
 801239c:	230c      	movs	r3, #12
 801239e:	6033      	str	r3, [r6, #0]
 80123a0:	2000      	movs	r0, #0
 80123a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801247c <_malloc_r+0xfc>
 80123aa:	f000 f869 	bl	8012480 <__malloc_lock>
 80123ae:	f8d8 3000 	ldr.w	r3, [r8]
 80123b2:	461c      	mov	r4, r3
 80123b4:	bb44      	cbnz	r4, 8012408 <_malloc_r+0x88>
 80123b6:	4629      	mov	r1, r5
 80123b8:	4630      	mov	r0, r6
 80123ba:	f7ff ffbf 	bl	801233c <sbrk_aligned>
 80123be:	1c43      	adds	r3, r0, #1
 80123c0:	4604      	mov	r4, r0
 80123c2:	d158      	bne.n	8012476 <_malloc_r+0xf6>
 80123c4:	f8d8 4000 	ldr.w	r4, [r8]
 80123c8:	4627      	mov	r7, r4
 80123ca:	2f00      	cmp	r7, #0
 80123cc:	d143      	bne.n	8012456 <_malloc_r+0xd6>
 80123ce:	2c00      	cmp	r4, #0
 80123d0:	d04b      	beq.n	801246a <_malloc_r+0xea>
 80123d2:	6823      	ldr	r3, [r4, #0]
 80123d4:	4639      	mov	r1, r7
 80123d6:	4630      	mov	r0, r6
 80123d8:	eb04 0903 	add.w	r9, r4, r3
 80123dc:	f000 fc7e 	bl	8012cdc <_sbrk_r>
 80123e0:	4581      	cmp	r9, r0
 80123e2:	d142      	bne.n	801246a <_malloc_r+0xea>
 80123e4:	6821      	ldr	r1, [r4, #0]
 80123e6:	1a6d      	subs	r5, r5, r1
 80123e8:	4629      	mov	r1, r5
 80123ea:	4630      	mov	r0, r6
 80123ec:	f7ff ffa6 	bl	801233c <sbrk_aligned>
 80123f0:	3001      	adds	r0, #1
 80123f2:	d03a      	beq.n	801246a <_malloc_r+0xea>
 80123f4:	6823      	ldr	r3, [r4, #0]
 80123f6:	442b      	add	r3, r5
 80123f8:	6023      	str	r3, [r4, #0]
 80123fa:	f8d8 3000 	ldr.w	r3, [r8]
 80123fe:	685a      	ldr	r2, [r3, #4]
 8012400:	bb62      	cbnz	r2, 801245c <_malloc_r+0xdc>
 8012402:	f8c8 7000 	str.w	r7, [r8]
 8012406:	e00f      	b.n	8012428 <_malloc_r+0xa8>
 8012408:	6822      	ldr	r2, [r4, #0]
 801240a:	1b52      	subs	r2, r2, r5
 801240c:	d420      	bmi.n	8012450 <_malloc_r+0xd0>
 801240e:	2a0b      	cmp	r2, #11
 8012410:	d917      	bls.n	8012442 <_malloc_r+0xc2>
 8012412:	1961      	adds	r1, r4, r5
 8012414:	42a3      	cmp	r3, r4
 8012416:	6025      	str	r5, [r4, #0]
 8012418:	bf18      	it	ne
 801241a:	6059      	strne	r1, [r3, #4]
 801241c:	6863      	ldr	r3, [r4, #4]
 801241e:	bf08      	it	eq
 8012420:	f8c8 1000 	streq.w	r1, [r8]
 8012424:	5162      	str	r2, [r4, r5]
 8012426:	604b      	str	r3, [r1, #4]
 8012428:	4630      	mov	r0, r6
 801242a:	f000 f82f 	bl	801248c <__malloc_unlock>
 801242e:	f104 000b 	add.w	r0, r4, #11
 8012432:	1d23      	adds	r3, r4, #4
 8012434:	f020 0007 	bic.w	r0, r0, #7
 8012438:	1ac2      	subs	r2, r0, r3
 801243a:	bf1c      	itt	ne
 801243c:	1a1b      	subne	r3, r3, r0
 801243e:	50a3      	strne	r3, [r4, r2]
 8012440:	e7af      	b.n	80123a2 <_malloc_r+0x22>
 8012442:	6862      	ldr	r2, [r4, #4]
 8012444:	42a3      	cmp	r3, r4
 8012446:	bf0c      	ite	eq
 8012448:	f8c8 2000 	streq.w	r2, [r8]
 801244c:	605a      	strne	r2, [r3, #4]
 801244e:	e7eb      	b.n	8012428 <_malloc_r+0xa8>
 8012450:	4623      	mov	r3, r4
 8012452:	6864      	ldr	r4, [r4, #4]
 8012454:	e7ae      	b.n	80123b4 <_malloc_r+0x34>
 8012456:	463c      	mov	r4, r7
 8012458:	687f      	ldr	r7, [r7, #4]
 801245a:	e7b6      	b.n	80123ca <_malloc_r+0x4a>
 801245c:	461a      	mov	r2, r3
 801245e:	685b      	ldr	r3, [r3, #4]
 8012460:	42a3      	cmp	r3, r4
 8012462:	d1fb      	bne.n	801245c <_malloc_r+0xdc>
 8012464:	2300      	movs	r3, #0
 8012466:	6053      	str	r3, [r2, #4]
 8012468:	e7de      	b.n	8012428 <_malloc_r+0xa8>
 801246a:	230c      	movs	r3, #12
 801246c:	6033      	str	r3, [r6, #0]
 801246e:	4630      	mov	r0, r6
 8012470:	f000 f80c 	bl	801248c <__malloc_unlock>
 8012474:	e794      	b.n	80123a0 <_malloc_r+0x20>
 8012476:	6005      	str	r5, [r0, #0]
 8012478:	e7d6      	b.n	8012428 <_malloc_r+0xa8>
 801247a:	bf00      	nop
 801247c:	2400bbdc 	.word	0x2400bbdc

08012480 <__malloc_lock>:
 8012480:	4801      	ldr	r0, [pc, #4]	@ (8012488 <__malloc_lock+0x8>)
 8012482:	f7ff beda 	b.w	801223a <__retarget_lock_acquire_recursive>
 8012486:	bf00      	nop
 8012488:	2400bbd4 	.word	0x2400bbd4

0801248c <__malloc_unlock>:
 801248c:	4801      	ldr	r0, [pc, #4]	@ (8012494 <__malloc_unlock+0x8>)
 801248e:	f7ff bed5 	b.w	801223c <__retarget_lock_release_recursive>
 8012492:	bf00      	nop
 8012494:	2400bbd4 	.word	0x2400bbd4

08012498 <__sfputc_r>:
 8012498:	6893      	ldr	r3, [r2, #8]
 801249a:	3b01      	subs	r3, #1
 801249c:	2b00      	cmp	r3, #0
 801249e:	b410      	push	{r4}
 80124a0:	6093      	str	r3, [r2, #8]
 80124a2:	da08      	bge.n	80124b6 <__sfputc_r+0x1e>
 80124a4:	6994      	ldr	r4, [r2, #24]
 80124a6:	42a3      	cmp	r3, r4
 80124a8:	db01      	blt.n	80124ae <__sfputc_r+0x16>
 80124aa:	290a      	cmp	r1, #10
 80124ac:	d103      	bne.n	80124b6 <__sfputc_r+0x1e>
 80124ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80124b2:	f000 bb7f 	b.w	8012bb4 <__swbuf_r>
 80124b6:	6813      	ldr	r3, [r2, #0]
 80124b8:	1c58      	adds	r0, r3, #1
 80124ba:	6010      	str	r0, [r2, #0]
 80124bc:	7019      	strb	r1, [r3, #0]
 80124be:	4608      	mov	r0, r1
 80124c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80124c4:	4770      	bx	lr

080124c6 <__sfputs_r>:
 80124c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124c8:	4606      	mov	r6, r0
 80124ca:	460f      	mov	r7, r1
 80124cc:	4614      	mov	r4, r2
 80124ce:	18d5      	adds	r5, r2, r3
 80124d0:	42ac      	cmp	r4, r5
 80124d2:	d101      	bne.n	80124d8 <__sfputs_r+0x12>
 80124d4:	2000      	movs	r0, #0
 80124d6:	e007      	b.n	80124e8 <__sfputs_r+0x22>
 80124d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124dc:	463a      	mov	r2, r7
 80124de:	4630      	mov	r0, r6
 80124e0:	f7ff ffda 	bl	8012498 <__sfputc_r>
 80124e4:	1c43      	adds	r3, r0, #1
 80124e6:	d1f3      	bne.n	80124d0 <__sfputs_r+0xa>
 80124e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080124ec <_vfiprintf_r>:
 80124ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124f0:	460d      	mov	r5, r1
 80124f2:	b09d      	sub	sp, #116	@ 0x74
 80124f4:	4614      	mov	r4, r2
 80124f6:	4698      	mov	r8, r3
 80124f8:	4606      	mov	r6, r0
 80124fa:	b118      	cbz	r0, 8012504 <_vfiprintf_r+0x18>
 80124fc:	6a03      	ldr	r3, [r0, #32]
 80124fe:	b90b      	cbnz	r3, 8012504 <_vfiprintf_r+0x18>
 8012500:	f7ff fd36 	bl	8011f70 <__sinit>
 8012504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012506:	07d9      	lsls	r1, r3, #31
 8012508:	d405      	bmi.n	8012516 <_vfiprintf_r+0x2a>
 801250a:	89ab      	ldrh	r3, [r5, #12]
 801250c:	059a      	lsls	r2, r3, #22
 801250e:	d402      	bmi.n	8012516 <_vfiprintf_r+0x2a>
 8012510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012512:	f7ff fe92 	bl	801223a <__retarget_lock_acquire_recursive>
 8012516:	89ab      	ldrh	r3, [r5, #12]
 8012518:	071b      	lsls	r3, r3, #28
 801251a:	d501      	bpl.n	8012520 <_vfiprintf_r+0x34>
 801251c:	692b      	ldr	r3, [r5, #16]
 801251e:	b99b      	cbnz	r3, 8012548 <_vfiprintf_r+0x5c>
 8012520:	4629      	mov	r1, r5
 8012522:	4630      	mov	r0, r6
 8012524:	f000 fb84 	bl	8012c30 <__swsetup_r>
 8012528:	b170      	cbz	r0, 8012548 <_vfiprintf_r+0x5c>
 801252a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801252c:	07dc      	lsls	r4, r3, #31
 801252e:	d504      	bpl.n	801253a <_vfiprintf_r+0x4e>
 8012530:	f04f 30ff 	mov.w	r0, #4294967295
 8012534:	b01d      	add	sp, #116	@ 0x74
 8012536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801253a:	89ab      	ldrh	r3, [r5, #12]
 801253c:	0598      	lsls	r0, r3, #22
 801253e:	d4f7      	bmi.n	8012530 <_vfiprintf_r+0x44>
 8012540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012542:	f7ff fe7b 	bl	801223c <__retarget_lock_release_recursive>
 8012546:	e7f3      	b.n	8012530 <_vfiprintf_r+0x44>
 8012548:	2300      	movs	r3, #0
 801254a:	9309      	str	r3, [sp, #36]	@ 0x24
 801254c:	2320      	movs	r3, #32
 801254e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012552:	f8cd 800c 	str.w	r8, [sp, #12]
 8012556:	2330      	movs	r3, #48	@ 0x30
 8012558:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012708 <_vfiprintf_r+0x21c>
 801255c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012560:	f04f 0901 	mov.w	r9, #1
 8012564:	4623      	mov	r3, r4
 8012566:	469a      	mov	sl, r3
 8012568:	f813 2b01 	ldrb.w	r2, [r3], #1
 801256c:	b10a      	cbz	r2, 8012572 <_vfiprintf_r+0x86>
 801256e:	2a25      	cmp	r2, #37	@ 0x25
 8012570:	d1f9      	bne.n	8012566 <_vfiprintf_r+0x7a>
 8012572:	ebba 0b04 	subs.w	fp, sl, r4
 8012576:	d00b      	beq.n	8012590 <_vfiprintf_r+0xa4>
 8012578:	465b      	mov	r3, fp
 801257a:	4622      	mov	r2, r4
 801257c:	4629      	mov	r1, r5
 801257e:	4630      	mov	r0, r6
 8012580:	f7ff ffa1 	bl	80124c6 <__sfputs_r>
 8012584:	3001      	adds	r0, #1
 8012586:	f000 80a7 	beq.w	80126d8 <_vfiprintf_r+0x1ec>
 801258a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801258c:	445a      	add	r2, fp
 801258e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012590:	f89a 3000 	ldrb.w	r3, [sl]
 8012594:	2b00      	cmp	r3, #0
 8012596:	f000 809f 	beq.w	80126d8 <_vfiprintf_r+0x1ec>
 801259a:	2300      	movs	r3, #0
 801259c:	f04f 32ff 	mov.w	r2, #4294967295
 80125a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80125a4:	f10a 0a01 	add.w	sl, sl, #1
 80125a8:	9304      	str	r3, [sp, #16]
 80125aa:	9307      	str	r3, [sp, #28]
 80125ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80125b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80125b2:	4654      	mov	r4, sl
 80125b4:	2205      	movs	r2, #5
 80125b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125ba:	4853      	ldr	r0, [pc, #332]	@ (8012708 <_vfiprintf_r+0x21c>)
 80125bc:	f7ed fe90 	bl	80002e0 <memchr>
 80125c0:	9a04      	ldr	r2, [sp, #16]
 80125c2:	b9d8      	cbnz	r0, 80125fc <_vfiprintf_r+0x110>
 80125c4:	06d1      	lsls	r1, r2, #27
 80125c6:	bf44      	itt	mi
 80125c8:	2320      	movmi	r3, #32
 80125ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80125ce:	0713      	lsls	r3, r2, #28
 80125d0:	bf44      	itt	mi
 80125d2:	232b      	movmi	r3, #43	@ 0x2b
 80125d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80125d8:	f89a 3000 	ldrb.w	r3, [sl]
 80125dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80125de:	d015      	beq.n	801260c <_vfiprintf_r+0x120>
 80125e0:	9a07      	ldr	r2, [sp, #28]
 80125e2:	4654      	mov	r4, sl
 80125e4:	2000      	movs	r0, #0
 80125e6:	f04f 0c0a 	mov.w	ip, #10
 80125ea:	4621      	mov	r1, r4
 80125ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80125f0:	3b30      	subs	r3, #48	@ 0x30
 80125f2:	2b09      	cmp	r3, #9
 80125f4:	d94b      	bls.n	801268e <_vfiprintf_r+0x1a2>
 80125f6:	b1b0      	cbz	r0, 8012626 <_vfiprintf_r+0x13a>
 80125f8:	9207      	str	r2, [sp, #28]
 80125fa:	e014      	b.n	8012626 <_vfiprintf_r+0x13a>
 80125fc:	eba0 0308 	sub.w	r3, r0, r8
 8012600:	fa09 f303 	lsl.w	r3, r9, r3
 8012604:	4313      	orrs	r3, r2
 8012606:	9304      	str	r3, [sp, #16]
 8012608:	46a2      	mov	sl, r4
 801260a:	e7d2      	b.n	80125b2 <_vfiprintf_r+0xc6>
 801260c:	9b03      	ldr	r3, [sp, #12]
 801260e:	1d19      	adds	r1, r3, #4
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	9103      	str	r1, [sp, #12]
 8012614:	2b00      	cmp	r3, #0
 8012616:	bfbb      	ittet	lt
 8012618:	425b      	neglt	r3, r3
 801261a:	f042 0202 	orrlt.w	r2, r2, #2
 801261e:	9307      	strge	r3, [sp, #28]
 8012620:	9307      	strlt	r3, [sp, #28]
 8012622:	bfb8      	it	lt
 8012624:	9204      	strlt	r2, [sp, #16]
 8012626:	7823      	ldrb	r3, [r4, #0]
 8012628:	2b2e      	cmp	r3, #46	@ 0x2e
 801262a:	d10a      	bne.n	8012642 <_vfiprintf_r+0x156>
 801262c:	7863      	ldrb	r3, [r4, #1]
 801262e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012630:	d132      	bne.n	8012698 <_vfiprintf_r+0x1ac>
 8012632:	9b03      	ldr	r3, [sp, #12]
 8012634:	1d1a      	adds	r2, r3, #4
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	9203      	str	r2, [sp, #12]
 801263a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801263e:	3402      	adds	r4, #2
 8012640:	9305      	str	r3, [sp, #20]
 8012642:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012718 <_vfiprintf_r+0x22c>
 8012646:	7821      	ldrb	r1, [r4, #0]
 8012648:	2203      	movs	r2, #3
 801264a:	4650      	mov	r0, sl
 801264c:	f7ed fe48 	bl	80002e0 <memchr>
 8012650:	b138      	cbz	r0, 8012662 <_vfiprintf_r+0x176>
 8012652:	9b04      	ldr	r3, [sp, #16]
 8012654:	eba0 000a 	sub.w	r0, r0, sl
 8012658:	2240      	movs	r2, #64	@ 0x40
 801265a:	4082      	lsls	r2, r0
 801265c:	4313      	orrs	r3, r2
 801265e:	3401      	adds	r4, #1
 8012660:	9304      	str	r3, [sp, #16]
 8012662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012666:	4829      	ldr	r0, [pc, #164]	@ (801270c <_vfiprintf_r+0x220>)
 8012668:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801266c:	2206      	movs	r2, #6
 801266e:	f7ed fe37 	bl	80002e0 <memchr>
 8012672:	2800      	cmp	r0, #0
 8012674:	d03f      	beq.n	80126f6 <_vfiprintf_r+0x20a>
 8012676:	4b26      	ldr	r3, [pc, #152]	@ (8012710 <_vfiprintf_r+0x224>)
 8012678:	bb1b      	cbnz	r3, 80126c2 <_vfiprintf_r+0x1d6>
 801267a:	9b03      	ldr	r3, [sp, #12]
 801267c:	3307      	adds	r3, #7
 801267e:	f023 0307 	bic.w	r3, r3, #7
 8012682:	3308      	adds	r3, #8
 8012684:	9303      	str	r3, [sp, #12]
 8012686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012688:	443b      	add	r3, r7
 801268a:	9309      	str	r3, [sp, #36]	@ 0x24
 801268c:	e76a      	b.n	8012564 <_vfiprintf_r+0x78>
 801268e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012692:	460c      	mov	r4, r1
 8012694:	2001      	movs	r0, #1
 8012696:	e7a8      	b.n	80125ea <_vfiprintf_r+0xfe>
 8012698:	2300      	movs	r3, #0
 801269a:	3401      	adds	r4, #1
 801269c:	9305      	str	r3, [sp, #20]
 801269e:	4619      	mov	r1, r3
 80126a0:	f04f 0c0a 	mov.w	ip, #10
 80126a4:	4620      	mov	r0, r4
 80126a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80126aa:	3a30      	subs	r2, #48	@ 0x30
 80126ac:	2a09      	cmp	r2, #9
 80126ae:	d903      	bls.n	80126b8 <_vfiprintf_r+0x1cc>
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d0c6      	beq.n	8012642 <_vfiprintf_r+0x156>
 80126b4:	9105      	str	r1, [sp, #20]
 80126b6:	e7c4      	b.n	8012642 <_vfiprintf_r+0x156>
 80126b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80126bc:	4604      	mov	r4, r0
 80126be:	2301      	movs	r3, #1
 80126c0:	e7f0      	b.n	80126a4 <_vfiprintf_r+0x1b8>
 80126c2:	ab03      	add	r3, sp, #12
 80126c4:	9300      	str	r3, [sp, #0]
 80126c6:	462a      	mov	r2, r5
 80126c8:	4b12      	ldr	r3, [pc, #72]	@ (8012714 <_vfiprintf_r+0x228>)
 80126ca:	a904      	add	r1, sp, #16
 80126cc:	4630      	mov	r0, r6
 80126ce:	f3af 8000 	nop.w
 80126d2:	4607      	mov	r7, r0
 80126d4:	1c78      	adds	r0, r7, #1
 80126d6:	d1d6      	bne.n	8012686 <_vfiprintf_r+0x19a>
 80126d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80126da:	07d9      	lsls	r1, r3, #31
 80126dc:	d405      	bmi.n	80126ea <_vfiprintf_r+0x1fe>
 80126de:	89ab      	ldrh	r3, [r5, #12]
 80126e0:	059a      	lsls	r2, r3, #22
 80126e2:	d402      	bmi.n	80126ea <_vfiprintf_r+0x1fe>
 80126e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80126e6:	f7ff fda9 	bl	801223c <__retarget_lock_release_recursive>
 80126ea:	89ab      	ldrh	r3, [r5, #12]
 80126ec:	065b      	lsls	r3, r3, #25
 80126ee:	f53f af1f 	bmi.w	8012530 <_vfiprintf_r+0x44>
 80126f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80126f4:	e71e      	b.n	8012534 <_vfiprintf_r+0x48>
 80126f6:	ab03      	add	r3, sp, #12
 80126f8:	9300      	str	r3, [sp, #0]
 80126fa:	462a      	mov	r2, r5
 80126fc:	4b05      	ldr	r3, [pc, #20]	@ (8012714 <_vfiprintf_r+0x228>)
 80126fe:	a904      	add	r1, sp, #16
 8012700:	4630      	mov	r0, r6
 8012702:	f000 f879 	bl	80127f8 <_printf_i>
 8012706:	e7e4      	b.n	80126d2 <_vfiprintf_r+0x1e6>
 8012708:	08015a61 	.word	0x08015a61
 801270c:	08015a6b 	.word	0x08015a6b
 8012710:	00000000 	.word	0x00000000
 8012714:	080124c7 	.word	0x080124c7
 8012718:	08015a67 	.word	0x08015a67

0801271c <_printf_common>:
 801271c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012720:	4616      	mov	r6, r2
 8012722:	4698      	mov	r8, r3
 8012724:	688a      	ldr	r2, [r1, #8]
 8012726:	690b      	ldr	r3, [r1, #16]
 8012728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801272c:	4293      	cmp	r3, r2
 801272e:	bfb8      	it	lt
 8012730:	4613      	movlt	r3, r2
 8012732:	6033      	str	r3, [r6, #0]
 8012734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012738:	4607      	mov	r7, r0
 801273a:	460c      	mov	r4, r1
 801273c:	b10a      	cbz	r2, 8012742 <_printf_common+0x26>
 801273e:	3301      	adds	r3, #1
 8012740:	6033      	str	r3, [r6, #0]
 8012742:	6823      	ldr	r3, [r4, #0]
 8012744:	0699      	lsls	r1, r3, #26
 8012746:	bf42      	ittt	mi
 8012748:	6833      	ldrmi	r3, [r6, #0]
 801274a:	3302      	addmi	r3, #2
 801274c:	6033      	strmi	r3, [r6, #0]
 801274e:	6825      	ldr	r5, [r4, #0]
 8012750:	f015 0506 	ands.w	r5, r5, #6
 8012754:	d106      	bne.n	8012764 <_printf_common+0x48>
 8012756:	f104 0a19 	add.w	sl, r4, #25
 801275a:	68e3      	ldr	r3, [r4, #12]
 801275c:	6832      	ldr	r2, [r6, #0]
 801275e:	1a9b      	subs	r3, r3, r2
 8012760:	42ab      	cmp	r3, r5
 8012762:	dc26      	bgt.n	80127b2 <_printf_common+0x96>
 8012764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012768:	6822      	ldr	r2, [r4, #0]
 801276a:	3b00      	subs	r3, #0
 801276c:	bf18      	it	ne
 801276e:	2301      	movne	r3, #1
 8012770:	0692      	lsls	r2, r2, #26
 8012772:	d42b      	bmi.n	80127cc <_printf_common+0xb0>
 8012774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012778:	4641      	mov	r1, r8
 801277a:	4638      	mov	r0, r7
 801277c:	47c8      	blx	r9
 801277e:	3001      	adds	r0, #1
 8012780:	d01e      	beq.n	80127c0 <_printf_common+0xa4>
 8012782:	6823      	ldr	r3, [r4, #0]
 8012784:	6922      	ldr	r2, [r4, #16]
 8012786:	f003 0306 	and.w	r3, r3, #6
 801278a:	2b04      	cmp	r3, #4
 801278c:	bf02      	ittt	eq
 801278e:	68e5      	ldreq	r5, [r4, #12]
 8012790:	6833      	ldreq	r3, [r6, #0]
 8012792:	1aed      	subeq	r5, r5, r3
 8012794:	68a3      	ldr	r3, [r4, #8]
 8012796:	bf0c      	ite	eq
 8012798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801279c:	2500      	movne	r5, #0
 801279e:	4293      	cmp	r3, r2
 80127a0:	bfc4      	itt	gt
 80127a2:	1a9b      	subgt	r3, r3, r2
 80127a4:	18ed      	addgt	r5, r5, r3
 80127a6:	2600      	movs	r6, #0
 80127a8:	341a      	adds	r4, #26
 80127aa:	42b5      	cmp	r5, r6
 80127ac:	d11a      	bne.n	80127e4 <_printf_common+0xc8>
 80127ae:	2000      	movs	r0, #0
 80127b0:	e008      	b.n	80127c4 <_printf_common+0xa8>
 80127b2:	2301      	movs	r3, #1
 80127b4:	4652      	mov	r2, sl
 80127b6:	4641      	mov	r1, r8
 80127b8:	4638      	mov	r0, r7
 80127ba:	47c8      	blx	r9
 80127bc:	3001      	adds	r0, #1
 80127be:	d103      	bne.n	80127c8 <_printf_common+0xac>
 80127c0:	f04f 30ff 	mov.w	r0, #4294967295
 80127c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127c8:	3501      	adds	r5, #1
 80127ca:	e7c6      	b.n	801275a <_printf_common+0x3e>
 80127cc:	18e1      	adds	r1, r4, r3
 80127ce:	1c5a      	adds	r2, r3, #1
 80127d0:	2030      	movs	r0, #48	@ 0x30
 80127d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80127d6:	4422      	add	r2, r4
 80127d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80127dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80127e0:	3302      	adds	r3, #2
 80127e2:	e7c7      	b.n	8012774 <_printf_common+0x58>
 80127e4:	2301      	movs	r3, #1
 80127e6:	4622      	mov	r2, r4
 80127e8:	4641      	mov	r1, r8
 80127ea:	4638      	mov	r0, r7
 80127ec:	47c8      	blx	r9
 80127ee:	3001      	adds	r0, #1
 80127f0:	d0e6      	beq.n	80127c0 <_printf_common+0xa4>
 80127f2:	3601      	adds	r6, #1
 80127f4:	e7d9      	b.n	80127aa <_printf_common+0x8e>
	...

080127f8 <_printf_i>:
 80127f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80127fc:	7e0f      	ldrb	r7, [r1, #24]
 80127fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012800:	2f78      	cmp	r7, #120	@ 0x78
 8012802:	4691      	mov	r9, r2
 8012804:	4680      	mov	r8, r0
 8012806:	460c      	mov	r4, r1
 8012808:	469a      	mov	sl, r3
 801280a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801280e:	d807      	bhi.n	8012820 <_printf_i+0x28>
 8012810:	2f62      	cmp	r7, #98	@ 0x62
 8012812:	d80a      	bhi.n	801282a <_printf_i+0x32>
 8012814:	2f00      	cmp	r7, #0
 8012816:	f000 80d2 	beq.w	80129be <_printf_i+0x1c6>
 801281a:	2f58      	cmp	r7, #88	@ 0x58
 801281c:	f000 80b9 	beq.w	8012992 <_printf_i+0x19a>
 8012820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012828:	e03a      	b.n	80128a0 <_printf_i+0xa8>
 801282a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801282e:	2b15      	cmp	r3, #21
 8012830:	d8f6      	bhi.n	8012820 <_printf_i+0x28>
 8012832:	a101      	add	r1, pc, #4	@ (adr r1, 8012838 <_printf_i+0x40>)
 8012834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012838:	08012891 	.word	0x08012891
 801283c:	080128a5 	.word	0x080128a5
 8012840:	08012821 	.word	0x08012821
 8012844:	08012821 	.word	0x08012821
 8012848:	08012821 	.word	0x08012821
 801284c:	08012821 	.word	0x08012821
 8012850:	080128a5 	.word	0x080128a5
 8012854:	08012821 	.word	0x08012821
 8012858:	08012821 	.word	0x08012821
 801285c:	08012821 	.word	0x08012821
 8012860:	08012821 	.word	0x08012821
 8012864:	080129a5 	.word	0x080129a5
 8012868:	080128cf 	.word	0x080128cf
 801286c:	0801295f 	.word	0x0801295f
 8012870:	08012821 	.word	0x08012821
 8012874:	08012821 	.word	0x08012821
 8012878:	080129c7 	.word	0x080129c7
 801287c:	08012821 	.word	0x08012821
 8012880:	080128cf 	.word	0x080128cf
 8012884:	08012821 	.word	0x08012821
 8012888:	08012821 	.word	0x08012821
 801288c:	08012967 	.word	0x08012967
 8012890:	6833      	ldr	r3, [r6, #0]
 8012892:	1d1a      	adds	r2, r3, #4
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	6032      	str	r2, [r6, #0]
 8012898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801289c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80128a0:	2301      	movs	r3, #1
 80128a2:	e09d      	b.n	80129e0 <_printf_i+0x1e8>
 80128a4:	6833      	ldr	r3, [r6, #0]
 80128a6:	6820      	ldr	r0, [r4, #0]
 80128a8:	1d19      	adds	r1, r3, #4
 80128aa:	6031      	str	r1, [r6, #0]
 80128ac:	0606      	lsls	r6, r0, #24
 80128ae:	d501      	bpl.n	80128b4 <_printf_i+0xbc>
 80128b0:	681d      	ldr	r5, [r3, #0]
 80128b2:	e003      	b.n	80128bc <_printf_i+0xc4>
 80128b4:	0645      	lsls	r5, r0, #25
 80128b6:	d5fb      	bpl.n	80128b0 <_printf_i+0xb8>
 80128b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80128bc:	2d00      	cmp	r5, #0
 80128be:	da03      	bge.n	80128c8 <_printf_i+0xd0>
 80128c0:	232d      	movs	r3, #45	@ 0x2d
 80128c2:	426d      	negs	r5, r5
 80128c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80128c8:	4859      	ldr	r0, [pc, #356]	@ (8012a30 <_printf_i+0x238>)
 80128ca:	230a      	movs	r3, #10
 80128cc:	e011      	b.n	80128f2 <_printf_i+0xfa>
 80128ce:	6821      	ldr	r1, [r4, #0]
 80128d0:	6833      	ldr	r3, [r6, #0]
 80128d2:	0608      	lsls	r0, r1, #24
 80128d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80128d8:	d402      	bmi.n	80128e0 <_printf_i+0xe8>
 80128da:	0649      	lsls	r1, r1, #25
 80128dc:	bf48      	it	mi
 80128de:	b2ad      	uxthmi	r5, r5
 80128e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80128e2:	4853      	ldr	r0, [pc, #332]	@ (8012a30 <_printf_i+0x238>)
 80128e4:	6033      	str	r3, [r6, #0]
 80128e6:	bf14      	ite	ne
 80128e8:	230a      	movne	r3, #10
 80128ea:	2308      	moveq	r3, #8
 80128ec:	2100      	movs	r1, #0
 80128ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80128f2:	6866      	ldr	r6, [r4, #4]
 80128f4:	60a6      	str	r6, [r4, #8]
 80128f6:	2e00      	cmp	r6, #0
 80128f8:	bfa2      	ittt	ge
 80128fa:	6821      	ldrge	r1, [r4, #0]
 80128fc:	f021 0104 	bicge.w	r1, r1, #4
 8012900:	6021      	strge	r1, [r4, #0]
 8012902:	b90d      	cbnz	r5, 8012908 <_printf_i+0x110>
 8012904:	2e00      	cmp	r6, #0
 8012906:	d04b      	beq.n	80129a0 <_printf_i+0x1a8>
 8012908:	4616      	mov	r6, r2
 801290a:	fbb5 f1f3 	udiv	r1, r5, r3
 801290e:	fb03 5711 	mls	r7, r3, r1, r5
 8012912:	5dc7      	ldrb	r7, [r0, r7]
 8012914:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012918:	462f      	mov	r7, r5
 801291a:	42bb      	cmp	r3, r7
 801291c:	460d      	mov	r5, r1
 801291e:	d9f4      	bls.n	801290a <_printf_i+0x112>
 8012920:	2b08      	cmp	r3, #8
 8012922:	d10b      	bne.n	801293c <_printf_i+0x144>
 8012924:	6823      	ldr	r3, [r4, #0]
 8012926:	07df      	lsls	r7, r3, #31
 8012928:	d508      	bpl.n	801293c <_printf_i+0x144>
 801292a:	6923      	ldr	r3, [r4, #16]
 801292c:	6861      	ldr	r1, [r4, #4]
 801292e:	4299      	cmp	r1, r3
 8012930:	bfde      	ittt	le
 8012932:	2330      	movle	r3, #48	@ 0x30
 8012934:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012938:	f106 36ff 	addle.w	r6, r6, #4294967295
 801293c:	1b92      	subs	r2, r2, r6
 801293e:	6122      	str	r2, [r4, #16]
 8012940:	f8cd a000 	str.w	sl, [sp]
 8012944:	464b      	mov	r3, r9
 8012946:	aa03      	add	r2, sp, #12
 8012948:	4621      	mov	r1, r4
 801294a:	4640      	mov	r0, r8
 801294c:	f7ff fee6 	bl	801271c <_printf_common>
 8012950:	3001      	adds	r0, #1
 8012952:	d14a      	bne.n	80129ea <_printf_i+0x1f2>
 8012954:	f04f 30ff 	mov.w	r0, #4294967295
 8012958:	b004      	add	sp, #16
 801295a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801295e:	6823      	ldr	r3, [r4, #0]
 8012960:	f043 0320 	orr.w	r3, r3, #32
 8012964:	6023      	str	r3, [r4, #0]
 8012966:	4833      	ldr	r0, [pc, #204]	@ (8012a34 <_printf_i+0x23c>)
 8012968:	2778      	movs	r7, #120	@ 0x78
 801296a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801296e:	6823      	ldr	r3, [r4, #0]
 8012970:	6831      	ldr	r1, [r6, #0]
 8012972:	061f      	lsls	r7, r3, #24
 8012974:	f851 5b04 	ldr.w	r5, [r1], #4
 8012978:	d402      	bmi.n	8012980 <_printf_i+0x188>
 801297a:	065f      	lsls	r7, r3, #25
 801297c:	bf48      	it	mi
 801297e:	b2ad      	uxthmi	r5, r5
 8012980:	6031      	str	r1, [r6, #0]
 8012982:	07d9      	lsls	r1, r3, #31
 8012984:	bf44      	itt	mi
 8012986:	f043 0320 	orrmi.w	r3, r3, #32
 801298a:	6023      	strmi	r3, [r4, #0]
 801298c:	b11d      	cbz	r5, 8012996 <_printf_i+0x19e>
 801298e:	2310      	movs	r3, #16
 8012990:	e7ac      	b.n	80128ec <_printf_i+0xf4>
 8012992:	4827      	ldr	r0, [pc, #156]	@ (8012a30 <_printf_i+0x238>)
 8012994:	e7e9      	b.n	801296a <_printf_i+0x172>
 8012996:	6823      	ldr	r3, [r4, #0]
 8012998:	f023 0320 	bic.w	r3, r3, #32
 801299c:	6023      	str	r3, [r4, #0]
 801299e:	e7f6      	b.n	801298e <_printf_i+0x196>
 80129a0:	4616      	mov	r6, r2
 80129a2:	e7bd      	b.n	8012920 <_printf_i+0x128>
 80129a4:	6833      	ldr	r3, [r6, #0]
 80129a6:	6825      	ldr	r5, [r4, #0]
 80129a8:	6961      	ldr	r1, [r4, #20]
 80129aa:	1d18      	adds	r0, r3, #4
 80129ac:	6030      	str	r0, [r6, #0]
 80129ae:	062e      	lsls	r6, r5, #24
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	d501      	bpl.n	80129b8 <_printf_i+0x1c0>
 80129b4:	6019      	str	r1, [r3, #0]
 80129b6:	e002      	b.n	80129be <_printf_i+0x1c6>
 80129b8:	0668      	lsls	r0, r5, #25
 80129ba:	d5fb      	bpl.n	80129b4 <_printf_i+0x1bc>
 80129bc:	8019      	strh	r1, [r3, #0]
 80129be:	2300      	movs	r3, #0
 80129c0:	6123      	str	r3, [r4, #16]
 80129c2:	4616      	mov	r6, r2
 80129c4:	e7bc      	b.n	8012940 <_printf_i+0x148>
 80129c6:	6833      	ldr	r3, [r6, #0]
 80129c8:	1d1a      	adds	r2, r3, #4
 80129ca:	6032      	str	r2, [r6, #0]
 80129cc:	681e      	ldr	r6, [r3, #0]
 80129ce:	6862      	ldr	r2, [r4, #4]
 80129d0:	2100      	movs	r1, #0
 80129d2:	4630      	mov	r0, r6
 80129d4:	f7ed fc84 	bl	80002e0 <memchr>
 80129d8:	b108      	cbz	r0, 80129de <_printf_i+0x1e6>
 80129da:	1b80      	subs	r0, r0, r6
 80129dc:	6060      	str	r0, [r4, #4]
 80129de:	6863      	ldr	r3, [r4, #4]
 80129e0:	6123      	str	r3, [r4, #16]
 80129e2:	2300      	movs	r3, #0
 80129e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80129e8:	e7aa      	b.n	8012940 <_printf_i+0x148>
 80129ea:	6923      	ldr	r3, [r4, #16]
 80129ec:	4632      	mov	r2, r6
 80129ee:	4649      	mov	r1, r9
 80129f0:	4640      	mov	r0, r8
 80129f2:	47d0      	blx	sl
 80129f4:	3001      	adds	r0, #1
 80129f6:	d0ad      	beq.n	8012954 <_printf_i+0x15c>
 80129f8:	6823      	ldr	r3, [r4, #0]
 80129fa:	079b      	lsls	r3, r3, #30
 80129fc:	d413      	bmi.n	8012a26 <_printf_i+0x22e>
 80129fe:	68e0      	ldr	r0, [r4, #12]
 8012a00:	9b03      	ldr	r3, [sp, #12]
 8012a02:	4298      	cmp	r0, r3
 8012a04:	bfb8      	it	lt
 8012a06:	4618      	movlt	r0, r3
 8012a08:	e7a6      	b.n	8012958 <_printf_i+0x160>
 8012a0a:	2301      	movs	r3, #1
 8012a0c:	4632      	mov	r2, r6
 8012a0e:	4649      	mov	r1, r9
 8012a10:	4640      	mov	r0, r8
 8012a12:	47d0      	blx	sl
 8012a14:	3001      	adds	r0, #1
 8012a16:	d09d      	beq.n	8012954 <_printf_i+0x15c>
 8012a18:	3501      	adds	r5, #1
 8012a1a:	68e3      	ldr	r3, [r4, #12]
 8012a1c:	9903      	ldr	r1, [sp, #12]
 8012a1e:	1a5b      	subs	r3, r3, r1
 8012a20:	42ab      	cmp	r3, r5
 8012a22:	dcf2      	bgt.n	8012a0a <_printf_i+0x212>
 8012a24:	e7eb      	b.n	80129fe <_printf_i+0x206>
 8012a26:	2500      	movs	r5, #0
 8012a28:	f104 0619 	add.w	r6, r4, #25
 8012a2c:	e7f5      	b.n	8012a1a <_printf_i+0x222>
 8012a2e:	bf00      	nop
 8012a30:	08015a72 	.word	0x08015a72
 8012a34:	08015a83 	.word	0x08015a83

08012a38 <__sflush_r>:
 8012a38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a40:	0716      	lsls	r6, r2, #28
 8012a42:	4605      	mov	r5, r0
 8012a44:	460c      	mov	r4, r1
 8012a46:	d454      	bmi.n	8012af2 <__sflush_r+0xba>
 8012a48:	684b      	ldr	r3, [r1, #4]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	dc02      	bgt.n	8012a54 <__sflush_r+0x1c>
 8012a4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	dd48      	ble.n	8012ae6 <__sflush_r+0xae>
 8012a54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a56:	2e00      	cmp	r6, #0
 8012a58:	d045      	beq.n	8012ae6 <__sflush_r+0xae>
 8012a5a:	2300      	movs	r3, #0
 8012a5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012a60:	682f      	ldr	r7, [r5, #0]
 8012a62:	6a21      	ldr	r1, [r4, #32]
 8012a64:	602b      	str	r3, [r5, #0]
 8012a66:	d030      	beq.n	8012aca <__sflush_r+0x92>
 8012a68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012a6a:	89a3      	ldrh	r3, [r4, #12]
 8012a6c:	0759      	lsls	r1, r3, #29
 8012a6e:	d505      	bpl.n	8012a7c <__sflush_r+0x44>
 8012a70:	6863      	ldr	r3, [r4, #4]
 8012a72:	1ad2      	subs	r2, r2, r3
 8012a74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012a76:	b10b      	cbz	r3, 8012a7c <__sflush_r+0x44>
 8012a78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012a7a:	1ad2      	subs	r2, r2, r3
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a80:	6a21      	ldr	r1, [r4, #32]
 8012a82:	4628      	mov	r0, r5
 8012a84:	47b0      	blx	r6
 8012a86:	1c43      	adds	r3, r0, #1
 8012a88:	89a3      	ldrh	r3, [r4, #12]
 8012a8a:	d106      	bne.n	8012a9a <__sflush_r+0x62>
 8012a8c:	6829      	ldr	r1, [r5, #0]
 8012a8e:	291d      	cmp	r1, #29
 8012a90:	d82b      	bhi.n	8012aea <__sflush_r+0xb2>
 8012a92:	4a2a      	ldr	r2, [pc, #168]	@ (8012b3c <__sflush_r+0x104>)
 8012a94:	410a      	asrs	r2, r1
 8012a96:	07d6      	lsls	r6, r2, #31
 8012a98:	d427      	bmi.n	8012aea <__sflush_r+0xb2>
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	6062      	str	r2, [r4, #4]
 8012a9e:	04d9      	lsls	r1, r3, #19
 8012aa0:	6922      	ldr	r2, [r4, #16]
 8012aa2:	6022      	str	r2, [r4, #0]
 8012aa4:	d504      	bpl.n	8012ab0 <__sflush_r+0x78>
 8012aa6:	1c42      	adds	r2, r0, #1
 8012aa8:	d101      	bne.n	8012aae <__sflush_r+0x76>
 8012aaa:	682b      	ldr	r3, [r5, #0]
 8012aac:	b903      	cbnz	r3, 8012ab0 <__sflush_r+0x78>
 8012aae:	6560      	str	r0, [r4, #84]	@ 0x54
 8012ab0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ab2:	602f      	str	r7, [r5, #0]
 8012ab4:	b1b9      	cbz	r1, 8012ae6 <__sflush_r+0xae>
 8012ab6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012aba:	4299      	cmp	r1, r3
 8012abc:	d002      	beq.n	8012ac4 <__sflush_r+0x8c>
 8012abe:	4628      	mov	r0, r5
 8012ac0:	f7ff fbea 	bl	8012298 <_free_r>
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	6363      	str	r3, [r4, #52]	@ 0x34
 8012ac8:	e00d      	b.n	8012ae6 <__sflush_r+0xae>
 8012aca:	2301      	movs	r3, #1
 8012acc:	4628      	mov	r0, r5
 8012ace:	47b0      	blx	r6
 8012ad0:	4602      	mov	r2, r0
 8012ad2:	1c50      	adds	r0, r2, #1
 8012ad4:	d1c9      	bne.n	8012a6a <__sflush_r+0x32>
 8012ad6:	682b      	ldr	r3, [r5, #0]
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d0c6      	beq.n	8012a6a <__sflush_r+0x32>
 8012adc:	2b1d      	cmp	r3, #29
 8012ade:	d001      	beq.n	8012ae4 <__sflush_r+0xac>
 8012ae0:	2b16      	cmp	r3, #22
 8012ae2:	d11e      	bne.n	8012b22 <__sflush_r+0xea>
 8012ae4:	602f      	str	r7, [r5, #0]
 8012ae6:	2000      	movs	r0, #0
 8012ae8:	e022      	b.n	8012b30 <__sflush_r+0xf8>
 8012aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012aee:	b21b      	sxth	r3, r3
 8012af0:	e01b      	b.n	8012b2a <__sflush_r+0xf2>
 8012af2:	690f      	ldr	r7, [r1, #16]
 8012af4:	2f00      	cmp	r7, #0
 8012af6:	d0f6      	beq.n	8012ae6 <__sflush_r+0xae>
 8012af8:	0793      	lsls	r3, r2, #30
 8012afa:	680e      	ldr	r6, [r1, #0]
 8012afc:	bf08      	it	eq
 8012afe:	694b      	ldreq	r3, [r1, #20]
 8012b00:	600f      	str	r7, [r1, #0]
 8012b02:	bf18      	it	ne
 8012b04:	2300      	movne	r3, #0
 8012b06:	eba6 0807 	sub.w	r8, r6, r7
 8012b0a:	608b      	str	r3, [r1, #8]
 8012b0c:	f1b8 0f00 	cmp.w	r8, #0
 8012b10:	dde9      	ble.n	8012ae6 <__sflush_r+0xae>
 8012b12:	6a21      	ldr	r1, [r4, #32]
 8012b14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012b16:	4643      	mov	r3, r8
 8012b18:	463a      	mov	r2, r7
 8012b1a:	4628      	mov	r0, r5
 8012b1c:	47b0      	blx	r6
 8012b1e:	2800      	cmp	r0, #0
 8012b20:	dc08      	bgt.n	8012b34 <__sflush_r+0xfc>
 8012b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b2a:	81a3      	strh	r3, [r4, #12]
 8012b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8012b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b34:	4407      	add	r7, r0
 8012b36:	eba8 0800 	sub.w	r8, r8, r0
 8012b3a:	e7e7      	b.n	8012b0c <__sflush_r+0xd4>
 8012b3c:	dfbffffe 	.word	0xdfbffffe

08012b40 <_fflush_r>:
 8012b40:	b538      	push	{r3, r4, r5, lr}
 8012b42:	690b      	ldr	r3, [r1, #16]
 8012b44:	4605      	mov	r5, r0
 8012b46:	460c      	mov	r4, r1
 8012b48:	b913      	cbnz	r3, 8012b50 <_fflush_r+0x10>
 8012b4a:	2500      	movs	r5, #0
 8012b4c:	4628      	mov	r0, r5
 8012b4e:	bd38      	pop	{r3, r4, r5, pc}
 8012b50:	b118      	cbz	r0, 8012b5a <_fflush_r+0x1a>
 8012b52:	6a03      	ldr	r3, [r0, #32]
 8012b54:	b90b      	cbnz	r3, 8012b5a <_fflush_r+0x1a>
 8012b56:	f7ff fa0b 	bl	8011f70 <__sinit>
 8012b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d0f3      	beq.n	8012b4a <_fflush_r+0xa>
 8012b62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012b64:	07d0      	lsls	r0, r2, #31
 8012b66:	d404      	bmi.n	8012b72 <_fflush_r+0x32>
 8012b68:	0599      	lsls	r1, r3, #22
 8012b6a:	d402      	bmi.n	8012b72 <_fflush_r+0x32>
 8012b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b6e:	f7ff fb64 	bl	801223a <__retarget_lock_acquire_recursive>
 8012b72:	4628      	mov	r0, r5
 8012b74:	4621      	mov	r1, r4
 8012b76:	f7ff ff5f 	bl	8012a38 <__sflush_r>
 8012b7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012b7c:	07da      	lsls	r2, r3, #31
 8012b7e:	4605      	mov	r5, r0
 8012b80:	d4e4      	bmi.n	8012b4c <_fflush_r+0xc>
 8012b82:	89a3      	ldrh	r3, [r4, #12]
 8012b84:	059b      	lsls	r3, r3, #22
 8012b86:	d4e1      	bmi.n	8012b4c <_fflush_r+0xc>
 8012b88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b8a:	f7ff fb57 	bl	801223c <__retarget_lock_release_recursive>
 8012b8e:	e7dd      	b.n	8012b4c <_fflush_r+0xc>

08012b90 <fiprintf>:
 8012b90:	b40e      	push	{r1, r2, r3}
 8012b92:	b503      	push	{r0, r1, lr}
 8012b94:	4601      	mov	r1, r0
 8012b96:	ab03      	add	r3, sp, #12
 8012b98:	4805      	ldr	r0, [pc, #20]	@ (8012bb0 <fiprintf+0x20>)
 8012b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b9e:	6800      	ldr	r0, [r0, #0]
 8012ba0:	9301      	str	r3, [sp, #4]
 8012ba2:	f7ff fca3 	bl	80124ec <_vfiprintf_r>
 8012ba6:	b002      	add	sp, #8
 8012ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012bac:	b003      	add	sp, #12
 8012bae:	4770      	bx	lr
 8012bb0:	24000040 	.word	0x24000040

08012bb4 <__swbuf_r>:
 8012bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bb6:	460e      	mov	r6, r1
 8012bb8:	4614      	mov	r4, r2
 8012bba:	4605      	mov	r5, r0
 8012bbc:	b118      	cbz	r0, 8012bc6 <__swbuf_r+0x12>
 8012bbe:	6a03      	ldr	r3, [r0, #32]
 8012bc0:	b90b      	cbnz	r3, 8012bc6 <__swbuf_r+0x12>
 8012bc2:	f7ff f9d5 	bl	8011f70 <__sinit>
 8012bc6:	69a3      	ldr	r3, [r4, #24]
 8012bc8:	60a3      	str	r3, [r4, #8]
 8012bca:	89a3      	ldrh	r3, [r4, #12]
 8012bcc:	071a      	lsls	r2, r3, #28
 8012bce:	d501      	bpl.n	8012bd4 <__swbuf_r+0x20>
 8012bd0:	6923      	ldr	r3, [r4, #16]
 8012bd2:	b943      	cbnz	r3, 8012be6 <__swbuf_r+0x32>
 8012bd4:	4621      	mov	r1, r4
 8012bd6:	4628      	mov	r0, r5
 8012bd8:	f000 f82a 	bl	8012c30 <__swsetup_r>
 8012bdc:	b118      	cbz	r0, 8012be6 <__swbuf_r+0x32>
 8012bde:	f04f 37ff 	mov.w	r7, #4294967295
 8012be2:	4638      	mov	r0, r7
 8012be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012be6:	6823      	ldr	r3, [r4, #0]
 8012be8:	6922      	ldr	r2, [r4, #16]
 8012bea:	1a98      	subs	r0, r3, r2
 8012bec:	6963      	ldr	r3, [r4, #20]
 8012bee:	b2f6      	uxtb	r6, r6
 8012bf0:	4283      	cmp	r3, r0
 8012bf2:	4637      	mov	r7, r6
 8012bf4:	dc05      	bgt.n	8012c02 <__swbuf_r+0x4e>
 8012bf6:	4621      	mov	r1, r4
 8012bf8:	4628      	mov	r0, r5
 8012bfa:	f7ff ffa1 	bl	8012b40 <_fflush_r>
 8012bfe:	2800      	cmp	r0, #0
 8012c00:	d1ed      	bne.n	8012bde <__swbuf_r+0x2a>
 8012c02:	68a3      	ldr	r3, [r4, #8]
 8012c04:	3b01      	subs	r3, #1
 8012c06:	60a3      	str	r3, [r4, #8]
 8012c08:	6823      	ldr	r3, [r4, #0]
 8012c0a:	1c5a      	adds	r2, r3, #1
 8012c0c:	6022      	str	r2, [r4, #0]
 8012c0e:	701e      	strb	r6, [r3, #0]
 8012c10:	6962      	ldr	r2, [r4, #20]
 8012c12:	1c43      	adds	r3, r0, #1
 8012c14:	429a      	cmp	r2, r3
 8012c16:	d004      	beq.n	8012c22 <__swbuf_r+0x6e>
 8012c18:	89a3      	ldrh	r3, [r4, #12]
 8012c1a:	07db      	lsls	r3, r3, #31
 8012c1c:	d5e1      	bpl.n	8012be2 <__swbuf_r+0x2e>
 8012c1e:	2e0a      	cmp	r6, #10
 8012c20:	d1df      	bne.n	8012be2 <__swbuf_r+0x2e>
 8012c22:	4621      	mov	r1, r4
 8012c24:	4628      	mov	r0, r5
 8012c26:	f7ff ff8b 	bl	8012b40 <_fflush_r>
 8012c2a:	2800      	cmp	r0, #0
 8012c2c:	d0d9      	beq.n	8012be2 <__swbuf_r+0x2e>
 8012c2e:	e7d6      	b.n	8012bde <__swbuf_r+0x2a>

08012c30 <__swsetup_r>:
 8012c30:	b538      	push	{r3, r4, r5, lr}
 8012c32:	4b29      	ldr	r3, [pc, #164]	@ (8012cd8 <__swsetup_r+0xa8>)
 8012c34:	4605      	mov	r5, r0
 8012c36:	6818      	ldr	r0, [r3, #0]
 8012c38:	460c      	mov	r4, r1
 8012c3a:	b118      	cbz	r0, 8012c44 <__swsetup_r+0x14>
 8012c3c:	6a03      	ldr	r3, [r0, #32]
 8012c3e:	b90b      	cbnz	r3, 8012c44 <__swsetup_r+0x14>
 8012c40:	f7ff f996 	bl	8011f70 <__sinit>
 8012c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c48:	0719      	lsls	r1, r3, #28
 8012c4a:	d422      	bmi.n	8012c92 <__swsetup_r+0x62>
 8012c4c:	06da      	lsls	r2, r3, #27
 8012c4e:	d407      	bmi.n	8012c60 <__swsetup_r+0x30>
 8012c50:	2209      	movs	r2, #9
 8012c52:	602a      	str	r2, [r5, #0]
 8012c54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c58:	81a3      	strh	r3, [r4, #12]
 8012c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c5e:	e033      	b.n	8012cc8 <__swsetup_r+0x98>
 8012c60:	0758      	lsls	r0, r3, #29
 8012c62:	d512      	bpl.n	8012c8a <__swsetup_r+0x5a>
 8012c64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012c66:	b141      	cbz	r1, 8012c7a <__swsetup_r+0x4a>
 8012c68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012c6c:	4299      	cmp	r1, r3
 8012c6e:	d002      	beq.n	8012c76 <__swsetup_r+0x46>
 8012c70:	4628      	mov	r0, r5
 8012c72:	f7ff fb11 	bl	8012298 <_free_r>
 8012c76:	2300      	movs	r3, #0
 8012c78:	6363      	str	r3, [r4, #52]	@ 0x34
 8012c7a:	89a3      	ldrh	r3, [r4, #12]
 8012c7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012c80:	81a3      	strh	r3, [r4, #12]
 8012c82:	2300      	movs	r3, #0
 8012c84:	6063      	str	r3, [r4, #4]
 8012c86:	6923      	ldr	r3, [r4, #16]
 8012c88:	6023      	str	r3, [r4, #0]
 8012c8a:	89a3      	ldrh	r3, [r4, #12]
 8012c8c:	f043 0308 	orr.w	r3, r3, #8
 8012c90:	81a3      	strh	r3, [r4, #12]
 8012c92:	6923      	ldr	r3, [r4, #16]
 8012c94:	b94b      	cbnz	r3, 8012caa <__swsetup_r+0x7a>
 8012c96:	89a3      	ldrh	r3, [r4, #12]
 8012c98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012c9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012ca0:	d003      	beq.n	8012caa <__swsetup_r+0x7a>
 8012ca2:	4621      	mov	r1, r4
 8012ca4:	4628      	mov	r0, r5
 8012ca6:	f000 f856 	bl	8012d56 <__smakebuf_r>
 8012caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cae:	f013 0201 	ands.w	r2, r3, #1
 8012cb2:	d00a      	beq.n	8012cca <__swsetup_r+0x9a>
 8012cb4:	2200      	movs	r2, #0
 8012cb6:	60a2      	str	r2, [r4, #8]
 8012cb8:	6962      	ldr	r2, [r4, #20]
 8012cba:	4252      	negs	r2, r2
 8012cbc:	61a2      	str	r2, [r4, #24]
 8012cbe:	6922      	ldr	r2, [r4, #16]
 8012cc0:	b942      	cbnz	r2, 8012cd4 <__swsetup_r+0xa4>
 8012cc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012cc6:	d1c5      	bne.n	8012c54 <__swsetup_r+0x24>
 8012cc8:	bd38      	pop	{r3, r4, r5, pc}
 8012cca:	0799      	lsls	r1, r3, #30
 8012ccc:	bf58      	it	pl
 8012cce:	6962      	ldrpl	r2, [r4, #20]
 8012cd0:	60a2      	str	r2, [r4, #8]
 8012cd2:	e7f4      	b.n	8012cbe <__swsetup_r+0x8e>
 8012cd4:	2000      	movs	r0, #0
 8012cd6:	e7f7      	b.n	8012cc8 <__swsetup_r+0x98>
 8012cd8:	24000040 	.word	0x24000040

08012cdc <_sbrk_r>:
 8012cdc:	b538      	push	{r3, r4, r5, lr}
 8012cde:	4d06      	ldr	r5, [pc, #24]	@ (8012cf8 <_sbrk_r+0x1c>)
 8012ce0:	2300      	movs	r3, #0
 8012ce2:	4604      	mov	r4, r0
 8012ce4:	4608      	mov	r0, r1
 8012ce6:	602b      	str	r3, [r5, #0]
 8012ce8:	f7ee fd88 	bl	80017fc <_sbrk>
 8012cec:	1c43      	adds	r3, r0, #1
 8012cee:	d102      	bne.n	8012cf6 <_sbrk_r+0x1a>
 8012cf0:	682b      	ldr	r3, [r5, #0]
 8012cf2:	b103      	cbz	r3, 8012cf6 <_sbrk_r+0x1a>
 8012cf4:	6023      	str	r3, [r4, #0]
 8012cf6:	bd38      	pop	{r3, r4, r5, pc}
 8012cf8:	2400bbd0 	.word	0x2400bbd0

08012cfc <abort>:
 8012cfc:	b508      	push	{r3, lr}
 8012cfe:	2006      	movs	r0, #6
 8012d00:	f000 f88e 	bl	8012e20 <raise>
 8012d04:	2001      	movs	r0, #1
 8012d06:	f7ee fd49 	bl	800179c <_exit>

08012d0a <__swhatbuf_r>:
 8012d0a:	b570      	push	{r4, r5, r6, lr}
 8012d0c:	460c      	mov	r4, r1
 8012d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d12:	2900      	cmp	r1, #0
 8012d14:	b096      	sub	sp, #88	@ 0x58
 8012d16:	4615      	mov	r5, r2
 8012d18:	461e      	mov	r6, r3
 8012d1a:	da0d      	bge.n	8012d38 <__swhatbuf_r+0x2e>
 8012d1c:	89a3      	ldrh	r3, [r4, #12]
 8012d1e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012d22:	f04f 0100 	mov.w	r1, #0
 8012d26:	bf14      	ite	ne
 8012d28:	2340      	movne	r3, #64	@ 0x40
 8012d2a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012d2e:	2000      	movs	r0, #0
 8012d30:	6031      	str	r1, [r6, #0]
 8012d32:	602b      	str	r3, [r5, #0]
 8012d34:	b016      	add	sp, #88	@ 0x58
 8012d36:	bd70      	pop	{r4, r5, r6, pc}
 8012d38:	466a      	mov	r2, sp
 8012d3a:	f000 f879 	bl	8012e30 <_fstat_r>
 8012d3e:	2800      	cmp	r0, #0
 8012d40:	dbec      	blt.n	8012d1c <__swhatbuf_r+0x12>
 8012d42:	9901      	ldr	r1, [sp, #4]
 8012d44:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012d48:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012d4c:	4259      	negs	r1, r3
 8012d4e:	4159      	adcs	r1, r3
 8012d50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012d54:	e7eb      	b.n	8012d2e <__swhatbuf_r+0x24>

08012d56 <__smakebuf_r>:
 8012d56:	898b      	ldrh	r3, [r1, #12]
 8012d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012d5a:	079d      	lsls	r5, r3, #30
 8012d5c:	4606      	mov	r6, r0
 8012d5e:	460c      	mov	r4, r1
 8012d60:	d507      	bpl.n	8012d72 <__smakebuf_r+0x1c>
 8012d62:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012d66:	6023      	str	r3, [r4, #0]
 8012d68:	6123      	str	r3, [r4, #16]
 8012d6a:	2301      	movs	r3, #1
 8012d6c:	6163      	str	r3, [r4, #20]
 8012d6e:	b003      	add	sp, #12
 8012d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d72:	ab01      	add	r3, sp, #4
 8012d74:	466a      	mov	r2, sp
 8012d76:	f7ff ffc8 	bl	8012d0a <__swhatbuf_r>
 8012d7a:	9f00      	ldr	r7, [sp, #0]
 8012d7c:	4605      	mov	r5, r0
 8012d7e:	4639      	mov	r1, r7
 8012d80:	4630      	mov	r0, r6
 8012d82:	f7ff fafd 	bl	8012380 <_malloc_r>
 8012d86:	b948      	cbnz	r0, 8012d9c <__smakebuf_r+0x46>
 8012d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d8c:	059a      	lsls	r2, r3, #22
 8012d8e:	d4ee      	bmi.n	8012d6e <__smakebuf_r+0x18>
 8012d90:	f023 0303 	bic.w	r3, r3, #3
 8012d94:	f043 0302 	orr.w	r3, r3, #2
 8012d98:	81a3      	strh	r3, [r4, #12]
 8012d9a:	e7e2      	b.n	8012d62 <__smakebuf_r+0xc>
 8012d9c:	89a3      	ldrh	r3, [r4, #12]
 8012d9e:	6020      	str	r0, [r4, #0]
 8012da0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012da4:	81a3      	strh	r3, [r4, #12]
 8012da6:	9b01      	ldr	r3, [sp, #4]
 8012da8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012dac:	b15b      	cbz	r3, 8012dc6 <__smakebuf_r+0x70>
 8012dae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012db2:	4630      	mov	r0, r6
 8012db4:	f000 f84e 	bl	8012e54 <_isatty_r>
 8012db8:	b128      	cbz	r0, 8012dc6 <__smakebuf_r+0x70>
 8012dba:	89a3      	ldrh	r3, [r4, #12]
 8012dbc:	f023 0303 	bic.w	r3, r3, #3
 8012dc0:	f043 0301 	orr.w	r3, r3, #1
 8012dc4:	81a3      	strh	r3, [r4, #12]
 8012dc6:	89a3      	ldrh	r3, [r4, #12]
 8012dc8:	431d      	orrs	r5, r3
 8012dca:	81a5      	strh	r5, [r4, #12]
 8012dcc:	e7cf      	b.n	8012d6e <__smakebuf_r+0x18>

08012dce <_raise_r>:
 8012dce:	291f      	cmp	r1, #31
 8012dd0:	b538      	push	{r3, r4, r5, lr}
 8012dd2:	4605      	mov	r5, r0
 8012dd4:	460c      	mov	r4, r1
 8012dd6:	d904      	bls.n	8012de2 <_raise_r+0x14>
 8012dd8:	2316      	movs	r3, #22
 8012dda:	6003      	str	r3, [r0, #0]
 8012ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8012de0:	bd38      	pop	{r3, r4, r5, pc}
 8012de2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012de4:	b112      	cbz	r2, 8012dec <_raise_r+0x1e>
 8012de6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012dea:	b94b      	cbnz	r3, 8012e00 <_raise_r+0x32>
 8012dec:	4628      	mov	r0, r5
 8012dee:	f000 f853 	bl	8012e98 <_getpid_r>
 8012df2:	4622      	mov	r2, r4
 8012df4:	4601      	mov	r1, r0
 8012df6:	4628      	mov	r0, r5
 8012df8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012dfc:	f000 b83a 	b.w	8012e74 <_kill_r>
 8012e00:	2b01      	cmp	r3, #1
 8012e02:	d00a      	beq.n	8012e1a <_raise_r+0x4c>
 8012e04:	1c59      	adds	r1, r3, #1
 8012e06:	d103      	bne.n	8012e10 <_raise_r+0x42>
 8012e08:	2316      	movs	r3, #22
 8012e0a:	6003      	str	r3, [r0, #0]
 8012e0c:	2001      	movs	r0, #1
 8012e0e:	e7e7      	b.n	8012de0 <_raise_r+0x12>
 8012e10:	2100      	movs	r1, #0
 8012e12:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012e16:	4620      	mov	r0, r4
 8012e18:	4798      	blx	r3
 8012e1a:	2000      	movs	r0, #0
 8012e1c:	e7e0      	b.n	8012de0 <_raise_r+0x12>
	...

08012e20 <raise>:
 8012e20:	4b02      	ldr	r3, [pc, #8]	@ (8012e2c <raise+0xc>)
 8012e22:	4601      	mov	r1, r0
 8012e24:	6818      	ldr	r0, [r3, #0]
 8012e26:	f7ff bfd2 	b.w	8012dce <_raise_r>
 8012e2a:	bf00      	nop
 8012e2c:	24000040 	.word	0x24000040

08012e30 <_fstat_r>:
 8012e30:	b538      	push	{r3, r4, r5, lr}
 8012e32:	4d07      	ldr	r5, [pc, #28]	@ (8012e50 <_fstat_r+0x20>)
 8012e34:	2300      	movs	r3, #0
 8012e36:	4604      	mov	r4, r0
 8012e38:	4608      	mov	r0, r1
 8012e3a:	4611      	mov	r1, r2
 8012e3c:	602b      	str	r3, [r5, #0]
 8012e3e:	f7ee fcd3 	bl	80017e8 <_fstat>
 8012e42:	1c43      	adds	r3, r0, #1
 8012e44:	d102      	bne.n	8012e4c <_fstat_r+0x1c>
 8012e46:	682b      	ldr	r3, [r5, #0]
 8012e48:	b103      	cbz	r3, 8012e4c <_fstat_r+0x1c>
 8012e4a:	6023      	str	r3, [r4, #0]
 8012e4c:	bd38      	pop	{r3, r4, r5, pc}
 8012e4e:	bf00      	nop
 8012e50:	2400bbd0 	.word	0x2400bbd0

08012e54 <_isatty_r>:
 8012e54:	b538      	push	{r3, r4, r5, lr}
 8012e56:	4d06      	ldr	r5, [pc, #24]	@ (8012e70 <_isatty_r+0x1c>)
 8012e58:	2300      	movs	r3, #0
 8012e5a:	4604      	mov	r4, r0
 8012e5c:	4608      	mov	r0, r1
 8012e5e:	602b      	str	r3, [r5, #0]
 8012e60:	f7ee fcc8 	bl	80017f4 <_isatty>
 8012e64:	1c43      	adds	r3, r0, #1
 8012e66:	d102      	bne.n	8012e6e <_isatty_r+0x1a>
 8012e68:	682b      	ldr	r3, [r5, #0]
 8012e6a:	b103      	cbz	r3, 8012e6e <_isatty_r+0x1a>
 8012e6c:	6023      	str	r3, [r4, #0]
 8012e6e:	bd38      	pop	{r3, r4, r5, pc}
 8012e70:	2400bbd0 	.word	0x2400bbd0

08012e74 <_kill_r>:
 8012e74:	b538      	push	{r3, r4, r5, lr}
 8012e76:	4d07      	ldr	r5, [pc, #28]	@ (8012e94 <_kill_r+0x20>)
 8012e78:	2300      	movs	r3, #0
 8012e7a:	4604      	mov	r4, r0
 8012e7c:	4608      	mov	r0, r1
 8012e7e:	4611      	mov	r1, r2
 8012e80:	602b      	str	r3, [r5, #0]
 8012e82:	f7ee fc83 	bl	800178c <_kill>
 8012e86:	1c43      	adds	r3, r0, #1
 8012e88:	d102      	bne.n	8012e90 <_kill_r+0x1c>
 8012e8a:	682b      	ldr	r3, [r5, #0]
 8012e8c:	b103      	cbz	r3, 8012e90 <_kill_r+0x1c>
 8012e8e:	6023      	str	r3, [r4, #0]
 8012e90:	bd38      	pop	{r3, r4, r5, pc}
 8012e92:	bf00      	nop
 8012e94:	2400bbd0 	.word	0x2400bbd0

08012e98 <_getpid_r>:
 8012e98:	f7ee bc76 	b.w	8001788 <_getpid>

08012e9c <_init>:
 8012e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e9e:	bf00      	nop
 8012ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ea2:	bc08      	pop	{r3}
 8012ea4:	469e      	mov	lr, r3
 8012ea6:	4770      	bx	lr

08012ea8 <_fini>:
 8012ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012eaa:	bf00      	nop
 8012eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012eae:	bc08      	pop	{r3}
 8012eb0:	469e      	mov	lr, r3
 8012eb2:	4770      	bx	lr
