Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2133: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2134: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2135: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2136: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2137: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2138: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2139: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2140: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2141: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2142: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2143: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2144: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2145: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2146: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2147: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3015: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3016: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3017: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3018: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3019: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3020: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3021: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3022: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3023: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3024: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3025: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3026: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3027: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3028: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3029: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3801: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3826: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3851: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4010: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4011: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4012: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4013: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4014: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4015: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4016: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4017: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4018: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4019: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4528: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4553: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4578: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4737: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4738: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4739: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4740: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4741: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4742: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4743: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4744: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4745: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4746: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14780: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14781: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14782: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14783: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14784: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14785: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14786: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14787: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14788: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14789: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14790: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14791: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14792: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14793: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14794: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15818: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15819: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15820: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15821: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15822: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15823: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15824: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15825: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15826: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15827: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15828: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15829: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15830: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15831: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15832: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 21979: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22094: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22103: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22159: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22200: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22306: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22337: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22365: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22396: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22424: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22455: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22483: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22514: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22542: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22573: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22601: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22632: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22660: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22691: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22719: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22750: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22778: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22809: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22837: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22868: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22896: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22927: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22955: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22986: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23014: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23045: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23073: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23104: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23132: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23163: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23191: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23222: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23250: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23276: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23477: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23529: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23548: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23567: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23591: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23616: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23635: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23654: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23678: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23703: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23722: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23741: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23765: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23885: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23937: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23956: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23975: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23999: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24024: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24043: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24062: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24086: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24111: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24130: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24149: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24173: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24343: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24363: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24430: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24462: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24499: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24531: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24568: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24600: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24768: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24799: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24831: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24868: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24900: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24937: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24969: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 67: Using initial value of soc_videosoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 111: Using initial value of soc_videosoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 124: Using initial value of soc_videosoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 143: Using initial value of soc_videosoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 160: Using initial value of soc_videosoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 161: Using initial value of soc_videosoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 197: Using initial value of soc_videosoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 198: Using initial value of soc_videosoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 214: Using initial value of soc_videosoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 251: Using initial value of soc_videosoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 269: Using initial value of soc_videosoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 281: Using initial value of soc_videosoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 309: Using initial value of soc_videosoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 313: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 320: Using initial value of soc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 355: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 471: Using initial value of soc_videosoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 487: Using initial value of soc_videosoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 566: Using initial value of soc_videosoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 582: Using initial value of soc_videosoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 602: Using initial value of soc_videosoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 618: Using initial value of soc_videosoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 692: Using initial value of soc_videosoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 693: Using initial value of soc_videosoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 697: Using initial value of soc_videosoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 698: Using initial value of soc_videosoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 725: Using initial value of soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 726: Using initial value of soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 742: Using initial value of soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 787: Using initial value of soc_videosoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 789: Using initial value of soc_videosoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 812: Using initial value of soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 813: Using initial value of soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 829: Using initial value of soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 874: Using initial value of soc_videosoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 876: Using initial value of soc_videosoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 899: Using initial value of soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 900: Using initial value of soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 916: Using initial value of soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 961: Using initial value of soc_videosoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 963: Using initial value of soc_videosoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 986: Using initial value of soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 987: Using initial value of soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1003: Using initial value of soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1048: Using initial value of soc_videosoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1050: Using initial value of soc_videosoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1073: Using initial value of soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1074: Using initial value of soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1090: Using initial value of soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1135: Using initial value of soc_videosoc_sdram_bankmachine4_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1137: Using initial value of soc_videosoc_sdram_bankmachine4_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1160: Using initial value of soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1161: Using initial value of soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1177: Using initial value of soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1222: Using initial value of soc_videosoc_sdram_bankmachine5_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1224: Using initial value of soc_videosoc_sdram_bankmachine5_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1247: Using initial value of soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1248: Using initial value of soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1264: Using initial value of soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1309: Using initial value of soc_videosoc_sdram_bankmachine6_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1311: Using initial value of soc_videosoc_sdram_bankmachine6_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1334: Using initial value of soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1335: Using initial value of soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1351: Using initial value of soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1396: Using initial value of soc_videosoc_sdram_bankmachine7_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1398: Using initial value of soc_videosoc_sdram_bankmachine7_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1401: Using initial value of soc_videosoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1402: Using initial value of soc_videosoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1403: Using initial value of soc_videosoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1421: Using initial value of soc_videosoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1422: Using initial value of soc_videosoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1437: Using initial value of soc_videosoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1438: Using initial value of soc_videosoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1441: Using initial value of soc_videosoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1442: Using initial value of soc_videosoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1443: Using initial value of soc_videosoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1444: Using initial value of soc_videosoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1446: Using initial value of soc_videosoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1448: Using initial value of soc_videosoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1466: Using initial value of soc_videosoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1469: Using initial value of soc_videosoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1583: Using initial value of soc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1586: Using initial value of soc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1593: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1609: Using initial value of soc_hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1614: Using initial value of soc_hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1700: Using initial value of soc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1729: Using initial value of soc_hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1734: Using initial value of soc_hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1820: Using initial value of soc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1849: Using initial value of soc_hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1854: Using initial value of soc_hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1940: Using initial value of soc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2091: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2092: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2248: Using initial value of soc_hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2249: Using initial value of soc_hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2377: Using initial value of soc_hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2378: Using initial value of soc_hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2392: Using initial value of soc_hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2465: Using initial value of soc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2468: Using initial value of soc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2475: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2491: Using initial value of soc_hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2496: Using initial value of soc_hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2582: Using initial value of soc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2611: Using initial value of soc_hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2616: Using initial value of soc_hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2702: Using initial value of soc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2731: Using initial value of soc_hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2736: Using initial value of soc_hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2822: Using initial value of soc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2973: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2974: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3130: Using initial value of soc_hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3131: Using initial value of soc_hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3259: Using initial value of soc_hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3260: Using initial value of soc_hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3274: Using initial value of soc_hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3297: Using initial value of soc_litedramnativeport2_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3298: Using initial value of soc_litedramnativeport2_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3301: Using initial value of soc_litedramnativeport2_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3302: Using initial value of soc_litedramnativeport2_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3306: Using initial value of soc_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3307: Using initial value of soc_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3308: Using initial value of soc_litedramnativeport0_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3405: Using initial value of soc_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3406: Using initial value of soc_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3411: Using initial value of soc_litedramnativeportconverter0_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3412: Using initial value of soc_litedramnativeportconverter0_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3426: Using initial value of soc_litedramnativeportconverter0_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3501: Using initial value of soc_hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3519: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3520: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3687: Using initial value of soc_hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3734: Using initial value of soc_hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3737: Using initial value of soc_hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3752: Using initial value of soc_hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3755: Using initial value of soc_hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3871: Using initial value of soc_hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3872: Using initial value of soc_hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3878: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3879: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3893: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3911: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3912: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3926: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3944: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3945: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3959: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4069: Using initial value of soc_litedramnativeport3_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4070: Using initial value of soc_litedramnativeport3_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4073: Using initial value of soc_litedramnativeport3_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4074: Using initial value of soc_litedramnativeport3_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4078: Using initial value of soc_litedramnativeport2_cmd_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4079: Using initial value of soc_litedramnativeport2_cmd_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4080: Using initial value of soc_litedramnativeport2_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4177: Using initial value of soc_litedramnativeport3_rdata_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4178: Using initial value of soc_litedramnativeport3_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4183: Using initial value of soc_litedramnativeportconverter1_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4184: Using initial value of soc_litedramnativeportconverter1_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4198: Using initial value of soc_litedramnativeportconverter1_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4273: Using initial value of soc_hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4291: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4292: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4459: Using initial value of soc_hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4598: Using initial value of soc_hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4599: Using initial value of soc_hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4605: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4606: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4620: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4638: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4639: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4653: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4671: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4672: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4686: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4835: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4836: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4837: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4838: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4839: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4840: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4841: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4842: Using initial value of vns_locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4843: Using initial value of vns_locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4844: Using initial value of vns_locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4845: Using initial value of vns_locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4846: Using initial value of vns_locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4847: Using initial value of vns_locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4848: Using initial value of vns_locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4849: Using initial value of vns_locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4850: Using initial value of vns_locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4851: Using initial value of vns_locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4852: Using initial value of vns_locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4853: Using initial value of vns_locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4854: Using initial value of vns_locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4855: Using initial value of vns_locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4856: Using initial value of vns_locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4857: Using initial value of vns_locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4858: Using initial value of vns_locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4859: Using initial value of vns_locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4860: Using initial value of vns_locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4861: Using initial value of vns_locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4862: Using initial value of vns_locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4863: Using initial value of vns_locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4864: Using initial value of vns_locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4865: Using initial value of vns_locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4866: Using initial value of vns_locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4867: Using initial value of vns_locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4868: Using initial value of vns_locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4869: Using initial value of vns_locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4870: Using initial value of vns_locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4871: Using initial value of vns_locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4872: Using initial value of vns_locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4873: Using initial value of vns_locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4874: Using initial value of vns_locked39 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22020: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22040: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6373: Assignment to soc_videosoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6374: Assignment to soc_videosoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6378: Assignment to soc_videosoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6424: Assignment to soc_videosoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6449: Assignment to soc_videosoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6450: Assignment to soc_videosoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6454: Assignment to soc_videosoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6517: Assignment to soc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6518: Assignment to soc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6521: Assignment to soc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6522: Assignment to soc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6543: Assignment to soc_ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6559: Assignment to soc_ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6581: Assignment to soc_videosoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6597: Assignment to soc_videosoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6811: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6866: Assignment to soc_videosoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6867: Assignment to soc_videosoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6908: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6909: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6910: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7028: Assignment to soc_videosoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7029: Assignment to soc_videosoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7070: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7071: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7072: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7190: Assignment to soc_videosoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7191: Assignment to soc_videosoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7232: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7233: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7234: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7352: Assignment to soc_videosoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7353: Assignment to soc_videosoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7394: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7395: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7396: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7514: Assignment to soc_videosoc_sdram_bankmachine4_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7515: Assignment to soc_videosoc_sdram_bankmachine4_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7556: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7557: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7558: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7676: Assignment to soc_videosoc_sdram_bankmachine5_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7677: Assignment to soc_videosoc_sdram_bankmachine5_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7718: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7719: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7720: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7838: Assignment to soc_videosoc_sdram_bankmachine6_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7839: Assignment to soc_videosoc_sdram_bankmachine6_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7880: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7881: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7882: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8000: Assignment to soc_videosoc_sdram_bankmachine7_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8001: Assignment to soc_videosoc_sdram_bankmachine7_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8042: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8043: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8044: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8139: Assignment to soc_videosoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8140: Assignment to soc_videosoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8178: Assignment to soc_videosoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8215: Assignment to soc_videosoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8443: Assignment to soc_litedramnativeport2_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8444: Assignment to soc_litedramnativeport3_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8446: Assignment to soc_litedramnativeport0_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8447: Assignment to soc_litedramnativeport1_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8481: Assignment to soc_litedramnativeport0_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8482: Assignment to soc_litedramnativeport1_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8534: Assignment to soc_litedramnativeport2_cmd_first0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8535: Assignment to soc_litedramnativeport2_cmd_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8578: Assignment to soc_litedramnativeport2_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8644: Assignment to soc_litedramnativeportconverter0_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8650: Assignment to soc_litedramnativeportconverter0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8651: Assignment to soc_litedramnativeportconverter0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8672: Assignment to soc_litedramnativeportconverter0_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8687: Assignment to soc_litedramnativeportconverter0_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8688: Assignment to soc_litedramnativeportconverter0_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8719: Assignment to soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8769: Assignment to soc_litedramnativeport3_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8770: Assignment to soc_litedramnativeport3_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8813: Assignment to soc_litedramnativeport3_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8879: Assignment to soc_litedramnativeportconverter1_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8885: Assignment to soc_litedramnativeportconverter1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8886: Assignment to soc_litedramnativeportconverter1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8907: Assignment to soc_litedramnativeportconverter1_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8922: Assignment to soc_litedramnativeportconverter1_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8923: Assignment to soc_litedramnativeportconverter1_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8954: Assignment to soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8986: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8987: Assignment to soc_videosoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9069: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9054: Assignment to soc_videosoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9138: Assignment to soc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9139: Assignment to soc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9142: Assignment to soc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9143: Assignment to soc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9155: Assignment to soc_hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9156: Assignment to soc_hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9160: Assignment to soc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9162: Assignment to soc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9449: Assignment to soc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9477: Assignment to soc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9483: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9485: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9498: Assignment to soc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9499: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9500: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9554: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9564: Assignment to soc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9575: Assignment to soc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9623: Assignment to soc_hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9624: Assignment to soc_hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9713: Assignment to soc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9714: Assignment to soc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9717: Assignment to soc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9718: Assignment to soc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9730: Assignment to soc_hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9731: Assignment to soc_hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9735: Assignment to soc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9737: Assignment to soc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10024: Assignment to soc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10052: Assignment to soc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10058: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10060: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10073: Assignment to soc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10074: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10075: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10129: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10139: Assignment to soc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10150: Assignment to soc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10198: Assignment to soc_hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10199: Assignment to soc_hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10324: Assignment to soc_hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10325: Assignment to soc_hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10338: Assignment to soc_hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10406: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10407: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10411: Assignment to soc_hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10412: Assignment to soc_hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10414: Assignment to soc_litedramnativeport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10444: Assignment to soc_hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10461: Assignment to soc_hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10494: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10496: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10497: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10562: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10563: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10589: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10590: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10616: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10617: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10638: Assignment to soc_hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10722: Assignment to soc_hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10723: Assignment to soc_hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10736: Assignment to soc_hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10804: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10805: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10809: Assignment to soc_hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10810: Assignment to soc_hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10812: Assignment to soc_litedramnativeport3_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10842: Assignment to soc_hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10859: Assignment to soc_hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10892: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10894: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10895: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10955: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10956: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10982: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10983: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11009: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11010: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11031: Assignment to soc_hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11050: Assignment to soc_videosoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11051: Assignment to soc_videosoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11055: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11081: Assignment to soc_videosoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11082: Assignment to soc_videosoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11084: Assignment to soc_videosoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11085: Assignment to soc_videosoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11086: Assignment to soc_videosoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11092: Assignment to soc_videosoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11093: Assignment to soc_videosoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11096: Assignment to soc_videosoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11099: Assignment to soc_videosoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11100: Assignment to soc_videosoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11102: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11103: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11105: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11106: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11107: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11136: Assignment to soc_videosoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11146: Assignment to vns_videosoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11147: Assignment to vns_videosoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11148: Assignment to vns_videosoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11149: Assignment to vns_videosoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11150: Assignment to vns_videosoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11151: Assignment to vns_videosoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11152: Assignment to vns_videosoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11153: Assignment to vns_videosoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11154: Assignment to soc_videosoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11174: Assignment to vns_videosoc_csrbank1_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11175: Assignment to vns_videosoc_csrbank1_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11180: Assignment to vns_videosoc_csrbank1_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11181: Assignment to vns_videosoc_csrbank1_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11184: Assignment to vns_videosoc_csrbank1_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11185: Assignment to vns_videosoc_csrbank1_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11186: Assignment to vns_videosoc_csrbank1_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11187: Assignment to vns_videosoc_csrbank1_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11192: Assignment to soc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11194: Assignment to soc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11196: Assignment to vns_videosoc_csrbank1_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11197: Assignment to vns_videosoc_csrbank1_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11200: Assignment to vns_videosoc_csrbank1_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11201: Assignment to vns_videosoc_csrbank1_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11202: Assignment to vns_videosoc_csrbank1_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11203: Assignment to vns_videosoc_csrbank1_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11204: Assignment to soc_hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11206: Assignment to vns_videosoc_csrbank1_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11207: Assignment to vns_videosoc_csrbank1_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11208: Assignment to vns_videosoc_csrbank1_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11209: Assignment to vns_videosoc_csrbank1_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11210: Assignment to soc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11212: Assignment to vns_videosoc_csrbank1_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11213: Assignment to vns_videosoc_csrbank1_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11214: Assignment to vns_videosoc_csrbank1_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11215: Assignment to vns_videosoc_csrbank1_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11216: Assignment to vns_videosoc_csrbank1_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11217: Assignment to vns_videosoc_csrbank1_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11220: Assignment to vns_videosoc_csrbank1_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11221: Assignment to vns_videosoc_csrbank1_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11222: Assignment to vns_videosoc_csrbank1_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11223: Assignment to vns_videosoc_csrbank1_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11224: Assignment to soc_hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11226: Assignment to vns_videosoc_csrbank1_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11227: Assignment to vns_videosoc_csrbank1_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11228: Assignment to vns_videosoc_csrbank1_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11229: Assignment to vns_videosoc_csrbank1_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11230: Assignment to soc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11232: Assignment to vns_videosoc_csrbank1_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11233: Assignment to vns_videosoc_csrbank1_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11234: Assignment to vns_videosoc_csrbank1_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11235: Assignment to vns_videosoc_csrbank1_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11236: Assignment to vns_videosoc_csrbank1_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11237: Assignment to vns_videosoc_csrbank1_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11240: Assignment to vns_videosoc_csrbank1_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11241: Assignment to vns_videosoc_csrbank1_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11242: Assignment to vns_videosoc_csrbank1_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11243: Assignment to vns_videosoc_csrbank1_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11244: Assignment to soc_hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11246: Assignment to vns_videosoc_csrbank1_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11247: Assignment to vns_videosoc_csrbank1_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11248: Assignment to vns_videosoc_csrbank1_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11249: Assignment to vns_videosoc_csrbank1_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11250: Assignment to soc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11252: Assignment to vns_videosoc_csrbank1_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11253: Assignment to vns_videosoc_csrbank1_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11254: Assignment to vns_videosoc_csrbank1_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11255: Assignment to vns_videosoc_csrbank1_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11256: Assignment to vns_videosoc_csrbank1_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11257: Assignment to vns_videosoc_csrbank1_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11258: Assignment to vns_videosoc_csrbank1_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11259: Assignment to vns_videosoc_csrbank1_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11260: Assignment to vns_videosoc_csrbank1_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11261: Assignment to vns_videosoc_csrbank1_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11262: Assignment to vns_videosoc_csrbank1_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11263: Assignment to vns_videosoc_csrbank1_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11264: Assignment to vns_videosoc_csrbank1_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11265: Assignment to vns_videosoc_csrbank1_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11266: Assignment to vns_videosoc_csrbank1_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11267: Assignment to vns_videosoc_csrbank1_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11268: Assignment to soc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11298: Assignment to soc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11299: Assignment to soc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11305: Assignment to soc_hdmi_in0_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11348: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11355: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11362: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11376: Assignment to vns_videosoc_csrbank2_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11377: Assignment to vns_videosoc_csrbank2_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11382: Assignment to vns_videosoc_csrbank2_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11383: Assignment to vns_videosoc_csrbank2_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11386: Assignment to vns_videosoc_csrbank2_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11387: Assignment to vns_videosoc_csrbank2_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11388: Assignment to vns_videosoc_csrbank2_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11389: Assignment to vns_videosoc_csrbank2_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11394: Assignment to soc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11396: Assignment to soc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11398: Assignment to vns_videosoc_csrbank2_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11399: Assignment to vns_videosoc_csrbank2_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11402: Assignment to vns_videosoc_csrbank2_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11403: Assignment to vns_videosoc_csrbank2_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11404: Assignment to vns_videosoc_csrbank2_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11405: Assignment to vns_videosoc_csrbank2_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11406: Assignment to soc_hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11408: Assignment to vns_videosoc_csrbank2_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11409: Assignment to vns_videosoc_csrbank2_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11410: Assignment to vns_videosoc_csrbank2_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11411: Assignment to vns_videosoc_csrbank2_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11412: Assignment to soc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11414: Assignment to vns_videosoc_csrbank2_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11415: Assignment to vns_videosoc_csrbank2_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11416: Assignment to vns_videosoc_csrbank2_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11417: Assignment to vns_videosoc_csrbank2_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11418: Assignment to vns_videosoc_csrbank2_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11419: Assignment to vns_videosoc_csrbank2_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11422: Assignment to vns_videosoc_csrbank2_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11423: Assignment to vns_videosoc_csrbank2_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11424: Assignment to vns_videosoc_csrbank2_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11425: Assignment to vns_videosoc_csrbank2_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11426: Assignment to soc_hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11428: Assignment to vns_videosoc_csrbank2_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11429: Assignment to vns_videosoc_csrbank2_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11430: Assignment to vns_videosoc_csrbank2_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11431: Assignment to vns_videosoc_csrbank2_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11432: Assignment to soc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11434: Assignment to vns_videosoc_csrbank2_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11435: Assignment to vns_videosoc_csrbank2_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11436: Assignment to vns_videosoc_csrbank2_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11437: Assignment to vns_videosoc_csrbank2_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11438: Assignment to vns_videosoc_csrbank2_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11439: Assignment to vns_videosoc_csrbank2_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11442: Assignment to vns_videosoc_csrbank2_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11443: Assignment to vns_videosoc_csrbank2_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11444: Assignment to vns_videosoc_csrbank2_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11445: Assignment to vns_videosoc_csrbank2_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11446: Assignment to soc_hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11448: Assignment to vns_videosoc_csrbank2_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11449: Assignment to vns_videosoc_csrbank2_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11450: Assignment to vns_videosoc_csrbank2_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11451: Assignment to vns_videosoc_csrbank2_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11452: Assignment to soc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11454: Assignment to vns_videosoc_csrbank2_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11455: Assignment to vns_videosoc_csrbank2_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11456: Assignment to vns_videosoc_csrbank2_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11457: Assignment to vns_videosoc_csrbank2_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11458: Assignment to vns_videosoc_csrbank2_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11459: Assignment to vns_videosoc_csrbank2_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11460: Assignment to vns_videosoc_csrbank2_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11461: Assignment to vns_videosoc_csrbank2_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11462: Assignment to vns_videosoc_csrbank2_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11463: Assignment to vns_videosoc_csrbank2_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11464: Assignment to vns_videosoc_csrbank2_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11465: Assignment to vns_videosoc_csrbank2_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11466: Assignment to vns_videosoc_csrbank2_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11467: Assignment to vns_videosoc_csrbank2_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11468: Assignment to vns_videosoc_csrbank2_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11469: Assignment to vns_videosoc_csrbank2_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11470: Assignment to soc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11500: Assignment to soc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11501: Assignment to soc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11507: Assignment to soc_hdmi_in1_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11550: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11557: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11564: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11570: Assignment to soc_hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11572: Assignment to vns_videosoc_csrbank3_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11573: Assignment to vns_videosoc_csrbank3_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11574: Assignment to vns_videosoc_csrbank3_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11575: Assignment to vns_videosoc_csrbank3_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11576: Assignment to vns_videosoc_csrbank3_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11577: Assignment to vns_videosoc_csrbank3_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11578: Assignment to vns_videosoc_csrbank3_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11579: Assignment to vns_videosoc_csrbank3_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11642: Assignment to soc_hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11644: Assignment to soc_hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11646: Assignment to vns_videosoc_csrbank3_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11647: Assignment to vns_videosoc_csrbank3_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11652: Assignment to vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11653: Assignment to vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11654: Assignment to vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11655: Assignment to vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11660: Assignment to soc_hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11662: Assignment to soc_hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11664: Assignment to vns_videosoc_csrbank3_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11665: Assignment to vns_videosoc_csrbank3_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11708: Assignment to soc_hdmi_out0_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11730: Assignment to soc_hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11732: Assignment to vns_videosoc_csrbank4_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11733: Assignment to vns_videosoc_csrbank4_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11734: Assignment to vns_videosoc_csrbank4_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11735: Assignment to vns_videosoc_csrbank4_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11736: Assignment to vns_videosoc_csrbank4_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11737: Assignment to vns_videosoc_csrbank4_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11738: Assignment to vns_videosoc_csrbank4_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11739: Assignment to vns_videosoc_csrbank4_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11840: Assignment to soc_hdmi_out1_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11854: Assignment to vns_videosoc_csrbank5_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11855: Assignment to vns_videosoc_csrbank5_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11856: Assignment to vns_videosoc_csrbank5_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11857: Assignment to vns_videosoc_csrbank5_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11858: Assignment to vns_videosoc_csrbank5_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11859: Assignment to vns_videosoc_csrbank5_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11860: Assignment to vns_videosoc_csrbank5_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11861: Assignment to vns_videosoc_csrbank5_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11862: Assignment to vns_videosoc_csrbank5_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11863: Assignment to vns_videosoc_csrbank5_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11864: Assignment to vns_videosoc_csrbank5_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11865: Assignment to vns_videosoc_csrbank5_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11866: Assignment to vns_videosoc_csrbank5_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11867: Assignment to vns_videosoc_csrbank5_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11868: Assignment to vns_videosoc_csrbank5_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11869: Assignment to vns_videosoc_csrbank5_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11870: Assignment to vns_videosoc_csrbank5_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11871: Assignment to vns_videosoc_csrbank5_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11872: Assignment to vns_videosoc_csrbank5_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11873: Assignment to vns_videosoc_csrbank5_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11874: Assignment to vns_videosoc_csrbank5_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11875: Assignment to vns_videosoc_csrbank5_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11876: Assignment to vns_videosoc_csrbank5_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11877: Assignment to vns_videosoc_csrbank5_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11878: Assignment to vns_videosoc_csrbank5_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11879: Assignment to vns_videosoc_csrbank5_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11880: Assignment to vns_videosoc_csrbank5_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11881: Assignment to vns_videosoc_csrbank5_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11882: Assignment to vns_videosoc_csrbank5_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11883: Assignment to vns_videosoc_csrbank5_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11884: Assignment to vns_videosoc_csrbank5_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11885: Assignment to vns_videosoc_csrbank5_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11886: Assignment to vns_videosoc_csrbank5_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11887: Assignment to vns_videosoc_csrbank5_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11888: Assignment to vns_videosoc_csrbank5_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11889: Assignment to vns_videosoc_csrbank5_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11890: Assignment to vns_videosoc_csrbank5_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11891: Assignment to vns_videosoc_csrbank5_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11892: Assignment to vns_videosoc_csrbank5_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11893: Assignment to vns_videosoc_csrbank5_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11894: Assignment to vns_videosoc_csrbank5_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11895: Assignment to vns_videosoc_csrbank5_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11896: Assignment to vns_videosoc_csrbank5_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11897: Assignment to vns_videosoc_csrbank5_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11898: Assignment to vns_videosoc_csrbank5_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11899: Assignment to vns_videosoc_csrbank5_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11900: Assignment to vns_videosoc_csrbank5_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11901: Assignment to vns_videosoc_csrbank5_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11902: Assignment to vns_videosoc_csrbank5_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11903: Assignment to vns_videosoc_csrbank5_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11904: Assignment to vns_videosoc_csrbank5_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11905: Assignment to vns_videosoc_csrbank5_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11906: Assignment to vns_videosoc_csrbank5_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11907: Assignment to vns_videosoc_csrbank5_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11908: Assignment to vns_videosoc_csrbank5_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11909: Assignment to vns_videosoc_csrbank5_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11910: Assignment to vns_videosoc_csrbank5_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11911: Assignment to vns_videosoc_csrbank5_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11912: Assignment to vns_videosoc_csrbank5_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11913: Assignment to vns_videosoc_csrbank5_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11914: Assignment to vns_videosoc_csrbank5_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11915: Assignment to vns_videosoc_csrbank5_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11916: Assignment to vns_videosoc_csrbank5_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11917: Assignment to vns_videosoc_csrbank5_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11918: Assignment to vns_videosoc_csrbank5_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11919: Assignment to vns_videosoc_csrbank5_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11920: Assignment to vns_videosoc_csrbank5_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11921: Assignment to vns_videosoc_csrbank5_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11922: Assignment to vns_videosoc_csrbank5_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11923: Assignment to vns_videosoc_csrbank5_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11924: Assignment to vns_videosoc_csrbank5_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11925: Assignment to vns_videosoc_csrbank5_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11926: Assignment to vns_videosoc_csrbank5_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11927: Assignment to vns_videosoc_csrbank5_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11928: Assignment to vns_videosoc_csrbank5_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11929: Assignment to vns_videosoc_csrbank5_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11930: Assignment to vns_videosoc_csrbank5_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11931: Assignment to vns_videosoc_csrbank5_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11932: Assignment to vns_videosoc_csrbank5_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11933: Assignment to vns_videosoc_csrbank5_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11934: Assignment to vns_videosoc_csrbank5_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11935: Assignment to vns_videosoc_csrbank5_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11936: Assignment to vns_videosoc_csrbank5_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11937: Assignment to vns_videosoc_csrbank5_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11938: Assignment to vns_videosoc_csrbank5_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11939: Assignment to vns_videosoc_csrbank5_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11940: Assignment to vns_videosoc_csrbank5_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11941: Assignment to vns_videosoc_csrbank5_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11991: Assignment to soc_videosoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12007: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12008: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12009: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12010: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12011: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12012: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12013: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12014: Assignment to vns_videosoc_csrbank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12017: Assignment to soc_videosoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12033: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12034: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12035: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12036: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12037: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12038: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12039: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12040: Assignment to vns_videosoc_csrbank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12041: Assignment to soc_videosoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12043: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12044: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12045: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12046: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12047: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12048: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12049: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12050: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12051: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12052: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12053: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12054: Assignment to vns_videosoc_csrbank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12055: Assignment to vns_videosoc_csrbank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12056: Assignment to vns_videosoc_csrbank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12101: Assignment to vns_videosoc_csrbank7_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12102: Assignment to vns_videosoc_csrbank7_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12129: Assignment to soc_videosoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12131: Assignment to vns_videosoc_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12132: Assignment to vns_videosoc_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12133: Assignment to vns_videosoc_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12134: Assignment to vns_videosoc_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12135: Assignment to vns_videosoc_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12136: Assignment to vns_videosoc_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12137: Assignment to vns_videosoc_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12138: Assignment to vns_videosoc_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12139: Assignment to soc_videosoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12140: Assignment to soc_videosoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12166: Assignment to vns_videosoc_csrbank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12167: Assignment to vns_videosoc_csrbank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12168: Assignment to vns_videosoc_csrbank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12169: Assignment to vns_videosoc_csrbank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12170: Assignment to soc_videosoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12171: Assignment to soc_videosoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12225: Assignment to vns_videosoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12239: Assignment to vns_videosoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13946: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13946: Assignment to vns_xilinxmultiregimpl12 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13960: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13960: Assignment to vns_xilinxmultiregimpl25 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13974: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 13974: Assignment to vns_xilinxmultiregimpl38 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14001: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14001: Assignment to vns_xilinxmultiregimpl62 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14015: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14015: Assignment to vns_xilinxmultiregimpl75 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14029: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14029: Assignment to vns_xilinxmultiregimpl88 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14116: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14216: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14316: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14569: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14585: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14594: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14603: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14060: Assignment to soc_hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15087: Assignment to soc_hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15154: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15254: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15354: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15607: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15623: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15632: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15641: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15098: Assignment to soc_hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16125: Assignment to soc_hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16386: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16387: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16388: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16395: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16404: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16413: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16136: Assignment to soc_hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16845: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16846: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16847: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16854: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16863: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16872: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16595: Assignment to soc_hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17096: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17063: Assignment to soc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17145: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17146: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17318: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17338: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17130: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22057: Assignment to soc_videosoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22074: Assignment to soc_videosoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22137: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22140: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22149: Assignment to soc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23313: Assignment to soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23327: Assignment to soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23341: Assignment to soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23355: Assignment to soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23369: Assignment to soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23383: Assignment to soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23397: Assignment to soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23411: Assignment to soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23795: Assignment to soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23809: Assignment to soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23823: Assignment to soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23839: Assignment to soc_hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23853: Assignment to soc_hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24203: Assignment to soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24217: Assignment to soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24231: Assignment to soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24247: Assignment to soc_hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24261: Assignment to soc_hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24277: Assignment to soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24293: Assignment to soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24307: Assignment to soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24323: Assignment to soc_hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24340: Assignment to soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24648: Assignment to soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24662: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24676: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24692: Assignment to soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24708: Assignment to soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24722: Assignment to soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24738: Assignment to soc_hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24755: Assignment to soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25017: Assignment to soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25031: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25045: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25105: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25125: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_videosoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs1>.
WARNING:Xst:647 - Input <hdmi_out0_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 21981: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 21981: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 21981: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 21981: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 21981: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 21981: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 9x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x21-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x21-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x21-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 512x67-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 16x66-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x67-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x66-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 4x27-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 16x66-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 4x6-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 2x162-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 4096x18-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x10-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 4x10-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 4x27-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 16x66-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x6-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 2x162-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4096x18-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x10-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 4x10-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_ddrphy_record1_odt> equivalent to <soc_ddrphy_record0_odt> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <memadr_13> equivalent to <memadr_6> has been removed
    Register <soc_hdmi_in1_frame_next_de0> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_de_r> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_next_de0> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_de_r> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_vsync_r> equivalent to <soc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <soc_hdmi_out1_next_s12> equivalent to <soc_hdmi_out1_de_r> has been removed
    Register <soc_hdmi_in0_frame_vsync_r> equivalent to <soc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <soc_ddrphy_record1_cke> equivalent to <soc_ddrphy_record0_cke> has been removed
    Register <soc_hdmi_out0_next_s12> equivalent to <soc_hdmi_out0_de_r> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <soc_hdmi_in0_frame_pack_counter>.
    Found 64-bit register for signal <soc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl47_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <soc_hdmi_in1_frame_pack_counter>.
    Found 64-bit register for signal <soc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl97_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl89_regs1>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_counter>.
    Found 4-bit register for signal <soc_litedramnativeportconverter0_rdata_chunk>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_litedramnativeportconverter0_cmd_buffer_level>.
    Found 1-bit register for signal <soc_litedramnativeportconverter0_rdata_buffer_valid_n>.
    Found 64-bit register for signal <soc_litedramnativeportconverter0_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out0_de_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <soc_hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out0_r>.
    Found 12-bit register for signal <soc_hdmi_out0_g>.
    Found 12-bit register for signal <soc_hdmi_out0_b>.
    Found 8-bit register for signal <soc_hdmi_out0_source_r>.
    Found 8-bit register for signal <soc_hdmi_out0_source_g>.
    Found 8-bit register for signal <soc_hdmi_out0_source_b>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl102_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl102_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl103_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl103_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl105_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl105_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl108_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_counter>.
    Found 4-bit register for signal <soc_litedramnativeportconverter1_rdata_chunk>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_litedramnativeportconverter1_cmd_buffer_level>.
    Found 1-bit register for signal <soc_litedramnativeportconverter1_rdata_buffer_valid_n>.
    Found 64-bit register for signal <soc_litedramnativeportconverter1_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out1_de_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <soc_hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out1_r>.
    Found 12-bit register for signal <soc_hdmi_out1_g>.
    Found 12-bit register for signal <soc_hdmi_out1_b>.
    Found 8-bit register for signal <soc_hdmi_out1_source_r>.
    Found 8-bit register for signal <soc_hdmi_out1_source_g>.
    Found 8-bit register for signal <soc_hdmi_out1_source_b>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl111_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl111_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl112_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl112_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl114_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl114_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl117_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl117_regs1>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_ddrphy_phase_sel>.
    Found 1-bit register for signal <soc_ddrphy_phase_half>.
    Found 1-bit register for signal <soc_ddrphy_record0_odt>.
    Found 13-bit register for signal <soc_ddrphy_record0_address>.
    Found 3-bit register for signal <soc_ddrphy_record0_bank>.
    Found 1-bit register for signal <soc_ddrphy_record0_cke>.
    Found 1-bit register for signal <soc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <soc_ddrphy_record1_address>.
    Found 3-bit register for signal <soc_ddrphy_record1_bank>.
    Found 1-bit register for signal <soc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_ddrphy_postamble>.
    Found 2-bit register for signal <soc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <soc_videosoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_videosoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_videosoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_videosoc_interface_we>.
    Found 8-bit register for signal <soc_videosoc_interface_dat_w>.
    Found 14-bit register for signal <soc_videosoc_interface_adr>.
    Found 32-bit register for signal <soc_videosoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_videosoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_videosoc_counter>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <soc_videosoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <soc_videosoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <soc_videosoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_source_valid>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_rx_r>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <soc_videosoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <soc_videosoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <soc_videosoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <soc_videosoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <soc_videosoc_uart_tx_pending>.
    Found 1-bit register for signal <soc_videosoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <soc_videosoc_uart_rx_pending>.
    Found 1-bit register for signal <soc_videosoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <soc_videosoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_videosoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_videosoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_videosoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_videosoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_videosoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_videosoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_videosoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <soc_videosoc_timer0_value>.
    Found 32-bit register for signal <soc_videosoc_timer0_value_status>.
    Found 1-bit register for signal <soc_videosoc_timer0_zero_pending>.
    Found 1-bit register for signal <soc_videosoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_ddrphy_phase_sys>.
    Found 1-bit register for signal <soc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <soc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <soc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <soc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <soc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <soc_videosoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_videosoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <soc_videosoc_sdram_timer_count>.
    Found 13-bit register for signal <soc_videosoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_videosoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_videosoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_videosoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_videosoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_videosoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine4_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine5_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine6_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_row_opened>.
    Found 13-bit register for signal <soc_videosoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_videosoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_bankmachine7_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_videosoc_sdram_time0>.
    Found 4-bit register for signal <soc_videosoc_sdram_time1>.
    Found 3-bit register for signal <soc_videosoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_videosoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_videosoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <soc_videosoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <soc_videosoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <soc_videosoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_videosoc_sdram_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <soc_videosoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_videosoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_videosoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_videosoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_wdata_ready2>.
    Found 1-bit register for signal <vns_new_master_wdata_ready3>.
    Found 1-bit register for signal <vns_new_master_wdata_ready4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid5>.
    Found 1-bit register for signal <vns_new_master_rdata_valid18>.
    Found 1-bit register for signal <vns_new_master_rdata_valid19>.
    Found 1-bit register for signal <vns_new_master_rdata_valid20>.
    Found 1-bit register for signal <vns_new_master_rdata_valid21>.
    Found 1-bit register for signal <vns_new_master_rdata_valid22>.
    Found 1-bit register for signal <vns_new_master_rdata_valid23>.
    Found 1-bit register for signal <vns_new_master_rdata_valid24>.
    Found 1-bit register for signal <vns_new_master_rdata_valid25>.
    Found 1-bit register for signal <vns_new_master_rdata_valid26>.
    Found 1-bit register for signal <vns_new_master_rdata_valid27>.
    Found 1-bit register for signal <vns_new_master_rdata_valid28>.
    Found 1-bit register for signal <vns_new_master_rdata_valid29>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q>.
    Found 3-bit register for signal <vns_roundrobin0_grant>.
    Found 3-bit register for signal <vns_roundrobin1_grant>.
    Found 3-bit register for signal <vns_roundrobin2_grant>.
    Found 3-bit register for signal <vns_roundrobin3_grant>.
    Found 3-bit register for signal <vns_roundrobin4_grant>.
    Found 3-bit register for signal <vns_roundrobin5_grant>.
    Found 3-bit register for signal <vns_roundrobin6_grant>.
    Found 3-bit register for signal <vns_roundrobin7_grant>.
    Found 1-bit register for signal <soc_videosoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in0_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <vns_edid0_state>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma0_state>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in1_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <vns_edid1_state>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma1_state>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_i>.
    Found 1-bit register for signal <vns_videosoc_grant>.
    Found 5-bit register for signal <vns_videosoc_slave_sel_r>.
    Found 20-bit register for signal <vns_videosoc_count>.
    Found 8-bit register for signal <vns_videosoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <vns_videosoc_sram0_sel_r>.
    Found 8-bit register for signal <vns_videosoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <vns_videosoc_sram1_sel_r>.
    Found 8-bit register for signal <vns_videosoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank3_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank3_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <vns_videosoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_videosoc_csrbank4_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_videosoc_csrbank4_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <vns_videosoc_sram2_sel_r>.
    Found 8-bit register for signal <vns_videosoc_interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_videosoc_interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_videosoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_videosoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_videosoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_videosoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_videosoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_videosoc_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_videosoc_timer0_en_storage_full>.
    Found 1-bit register for signal <soc_videosoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface9_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_videosoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_videosoc_interface10_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <soc_videosoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl46_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl95_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl96_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl101_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl104_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl104_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl106_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl110_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl110_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl113_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl113_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl115_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl115_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl116_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl116_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 8-bit register for signal <memadr_5>.
    Found 8-bit register for signal <memadr_6>.
    Found 9-bit register for signal <memadr_11>.
    Found 8-bit register for signal <memadr_12>.
    Found 9-bit register for signal <memadr_18>.
    Found 2-bit register for signal <memadr_20>.
    Found 4-bit register for signal <memadr_22>.
    Found 1-bit register for signal <memadr_24>.
    Found 18-bit register for signal <memdat_16>.
    Found 2-bit register for signal <memadr_26>.
    Found 4-bit register for signal <memadr_28>.
    Found 1-bit register for signal <memadr_30>.
    Found 18-bit register for signal <memdat_22>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_d>.
    Found finite state machine <FSM_0> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <soc_videosoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <soc_videosoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <vns_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <vns_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <vns_edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <vns_dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <vns_edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <vns_dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <soc_hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_1863_OUT> created at line 10475.
    Found 26-bit subtractor for signal <soc_hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_2023_OUT> created at line 10873.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4094_OUT> created at line 14564.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4095_OUT> created at line 14565.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4100_OUT> created at line 14570.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4101_OUT> created at line 14571.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_4372_OUT> created at line 14884.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_4378_OUT> created at line 14932.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_4384_OUT> created at line 14980.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4730_OUT> created at line 15602.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4731_OUT> created at line 15603.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4736_OUT> created at line 15608.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4737_OUT> created at line 15609.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5008_OUT> created at line 15922.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5014_OUT> created at line 15970.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5020_OUT> created at line 16018.
    Found 3-bit subtractor for signal <soc_litedramnativeportconverter0_cmd_buffer_level[2]_GND_1_o_sub_5052_OUT> created at line 16159.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5084_OUT> created at line 16244.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5093_OUT> created at line 16266.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5103_OUT> created at line 16292.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5112_OUT> created at line 16307.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5121_OUT> created at line 16322.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5167_OUT> created at line 16379.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5168_OUT> created at line 16380.
    Found 9-bit subtractor for signal <soc_hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5169_OUT> created at line 16381.
    Found 3-bit subtractor for signal <soc_litedramnativeportconverter1_cmd_buffer_level[2]_GND_1_o_sub_5465_OUT> created at line 16618.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_5497_OUT> created at line 16703.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_5506_OUT> created at line 16725.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_5516_OUT> created at line 16751.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5525_OUT> created at line 16766.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5534_OUT> created at line 16781.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_5580_OUT> created at line 16838.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_5581_OUT> created at line 16839.
    Found 9-bit subtractor for signal <soc_hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_5582_OUT> created at line 16840.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_5870_OUT> created at line 17056.
    Found 5-bit subtractor for signal <soc_videosoc_uart_tx_fifo_level0[4]_GND_1_o_sub_5931_OUT> created at line 17257.
    Found 5-bit subtractor for signal <soc_videosoc_uart_rx_fifo_level0[4]_GND_1_o_sub_5940_OUT> created at line 17279.
    Found 32-bit subtractor for signal <soc_videosoc_timer0_value[31]_GND_1_o_sub_5944_OUT> created at line 17300.
    Found 10-bit subtractor for signal <soc_videosoc_sdram_timer_count[9]_GND_1_o_sub_5980_OUT> created at line 17388.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6001_OUT> created at line 17446.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_6005_OUT> created at line 17469.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6017_OUT> created at line 17496.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_6021_OUT> created at line 17519.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6033_OUT> created at line 17546.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_6037_OUT> created at line 17569.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6049_OUT> created at line 17596.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_6053_OUT> created at line 17619.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6065_OUT> created at line 17646.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_6069_OUT> created at line 17669.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6081_OUT> created at line 17696.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_6085_OUT> created at line 17719.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6097_OUT> created at line 17746.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_6101_OUT> created at line 17769.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6113_OUT> created at line 17796.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_6117_OUT> created at line 17819.
    Found 5-bit subtractor for signal <soc_videosoc_sdram_time0[4]_GND_1_o_sub_6121_OUT> created at line 17830.
    Found 4-bit subtractor for signal <soc_videosoc_sdram_time1[3]_GND_1_o_sub_6124_OUT> created at line 17837.
    Found 3-bit subtractor for signal <soc_videosoc_sdram_twtrcon_count[2]_GND_1_o_sub_6245_OUT> created at line 18352.
    Found 24-bit subtractor for signal <soc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6577_OUT> created at line 19412.
    Found 5-bit subtractor for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_6588_OUT> created at line 19435.
    Found 24-bit subtractor for signal <soc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6618_OUT> created at line 19662.
    Found 5-bit subtractor for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_6629_OUT> created at line 19685.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_6632_OUT> created at line 19699.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_6637_OUT> created at line 19707.
    Found 20-bit subtractor for signal <vns_videosoc_count[19]_GND_1_o_sub_6640_OUT> created at line 19741.
    Found 3-bit adder for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1233_OUT> created at line 8511.
    Found 3-bit adder for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1236_OUT> created at line 8520.
    Found 5-bit adder for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1253_OUT> created at line 8562.
    Found 5-bit adder for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1256_OUT> created at line 8571.
    Found 3-bit adder for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary[2]_GND_1_o_add_1300_OUT> created at line 8746.
    Found 3-bit adder for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary[2]_GND_1_o_add_1303_OUT> created at line 8755.
    Found 5-bit adder for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary[4]_GND_1_o_add_1320_OUT> created at line 8797.
    Found 5-bit adder for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary[4]_GND_1_o_add_1323_OUT> created at line 8806.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1542_OUT> created at line 9535.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1545_OUT> created at line 9544.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1722_OUT> created at line 10110.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1725_OUT> created at line 10119.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_1836_OUT> created at line 10378.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_1839_OUT> created at line 10387.
    Found 26-bit adder for signal <soc_hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 10408.
    Found 26-bit adder for signal <soc_hdmi_out0_core_dmareader_offset[25]_GND_1_o_add_1861_OUT> created at line 10473.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_1996_OUT> created at line 10776.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_1999_OUT> created at line 10785.
    Found 26-bit adder for signal <soc_hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 10806.
    Found 26-bit adder for signal <soc_hdmi_out1_core_dmareader_offset[25]_GND_1_o_add_2021_OUT> created at line 10871.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3822_OUT> created at line 14110.
    Found 2-bit adder for signal <n16859[1:0]> created at line 14118.
    Found 3-bit adder for signal <n16862[2:0]> created at line 14118.
    Found 25-bit adder for signal <n16879> created at line 14121.
    Found 24-bit adder for signal <soc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_3839_OUT> created at line 14128.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_3903_OUT> created at line 14210.
    Found 2-bit adder for signal <n16886[1:0]> created at line 14218.
    Found 3-bit adder for signal <n16889[2:0]> created at line 14218.
    Found 25-bit adder for signal <n16906> created at line 14221.
    Found 24-bit adder for signal <soc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_3920_OUT> created at line 14228.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_3984_OUT> created at line 14310.
    Found 2-bit adder for signal <n16913[1:0]> created at line 14318.
    Found 3-bit adder for signal <n16916[2:0]> created at line 14318.
    Found 25-bit adder for signal <n16933> created at line 14321.
    Found 24-bit adder for signal <soc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4001_OUT> created at line 14328.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4013_OUT> created at line 14372.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4014_OUT> created at line 14374.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4016_OUT> created at line 14376.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4017_OUT> created at line 14378.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4019_OUT> created at line 14380.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4020_OUT> created at line 14382.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4025_OUT> created at line 14397.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4029_OUT> created at line 14413.
    Found 2-bit adder for signal <soc_hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4040_OUT> created at line 14466.
    Found 18-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4049_OUT> created at line 14568.
    Found 17-bit adder for signal <n13870> created at line 14569.
    Found 11-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4106_OUT> created at line 14576.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4107_OUT> created at line 14577.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4108_OUT> created at line 14578.
    Found 9-bit adder for signal <n16154> created at line 14644.
    Found 9-bit adder for signal <n16155> created at line 14645.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_4373_OUT> created at line 14887.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_4379_OUT> created at line 14935.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_4385_OUT> created at line 14983.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4458_OUT> created at line 15148.
    Found 2-bit adder for signal <n16982[1:0]> created at line 15156.
    Found 3-bit adder for signal <n16985[2:0]> created at line 15156.
    Found 25-bit adder for signal <n17002> created at line 15159.
    Found 24-bit adder for signal <soc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4475_OUT> created at line 15166.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4539_OUT> created at line 15248.
    Found 2-bit adder for signal <n17009[1:0]> created at line 15256.
    Found 3-bit adder for signal <n17012[2:0]> created at line 15256.
    Found 25-bit adder for signal <n17029> created at line 15259.
    Found 24-bit adder for signal <soc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4556_OUT> created at line 15266.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4620_OUT> created at line 15348.
    Found 2-bit adder for signal <n17036[1:0]> created at line 15356.
    Found 3-bit adder for signal <n17039[2:0]> created at line 15356.
    Found 25-bit adder for signal <n17056> created at line 15359.
    Found 24-bit adder for signal <soc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4637_OUT> created at line 15366.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4649_OUT> created at line 15410.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4650_OUT> created at line 15412.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4652_OUT> created at line 15414.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4653_OUT> created at line 15416.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4655_OUT> created at line 15418.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4656_OUT> created at line 15420.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4661_OUT> created at line 15435.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4665_OUT> created at line 15451.
    Found 2-bit adder for signal <soc_hdmi_in1_frame_pack_counter[1]_GND_1_o_add_4676_OUT> created at line 15504.
    Found 18-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4685_OUT> created at line 15606.
    Found 17-bit adder for signal <n14178> created at line 15607.
    Found 11-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4742_OUT> created at line 15614.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4743_OUT> created at line 15615.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4744_OUT> created at line 15616.
    Found 9-bit adder for signal <n16216> created at line 15682.
    Found 9-bit adder for signal <n16217> created at line 15683.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5009_OUT> created at line 15925.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5015_OUT> created at line 15973.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5021_OUT> created at line 16021.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_counter[1]_GND_1_o_add_5042_OUT> created at line 16142.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_cmd_buffer_produce[1]_GND_1_o_add_5045_OUT> created at line 16148.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_cmd_buffer_consume[1]_GND_1_o_add_5047_OUT> created at line 16151.
    Found 3-bit adder for signal <soc_litedramnativeportconverter0_cmd_buffer_level[2]_GND_1_o_add_5049_OUT> created at line 16155.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_rdata_converter_converter_mux[1]_GND_1_o_add_5055_OUT> created at line 16176.
    Found 32-bit adder for signal <soc_hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5058_OUT> created at line 16184.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5062_OUT> created at line 16202.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5069_OUT> created at line 16221.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5081_OUT> created at line 16240.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5086_OUT> created at line 16255.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5088_OUT> created at line 16258.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5090_OUT> created at line 16262.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5096_OUT> created at line 16281.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5098_OUT> created at line 16284.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5100_OUT> created at line 16288.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5105_OUT> created at line 16296.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5107_OUT> created at line 16299.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5109_OUT> created at line 16303.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5114_OUT> created at line 16311.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5116_OUT> created at line 16314.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5118_OUT> created at line 16318.
    Found 14-bit adder for signal <n14446> created at line 16386.
    Found 14-bit adder for signal <n17149> created at line 16387.
    Found 14-bit adder for signal <n14448> created at line 16387.
    Found 14-bit adder for signal <n14449> created at line 16388.
    Found 2-bit adder for signal <n17157[1:0]> created at line 16435.
    Found 3-bit adder for signal <n17160[2:0]> created at line 16435.
    Found 4-bit adder for signal <n17179> created at line 16446.
    Found 4-bit adder for signal <n17182> created at line 16446.
    Found 4-bit adder for signal <n17185> created at line 16446.
    Found 4-bit adder for signal <n17188> created at line 16446.
    Found 4-bit adder for signal <n17191> created at line 16446.
    Found 4-bit adder for signal <n17194> created at line 16446.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5201_OUT> created at line 16446.
    Found 2-bit adder for signal <n17199[1:0]> created at line 16447.
    Found 3-bit adder for signal <n17202[2:0]> created at line 16447.
    Found 2-bit adder for signal <n17235[1:0]> created at line 16483.
    Found 3-bit adder for signal <n17238[2:0]> created at line 16483.
    Found 4-bit adder for signal <n17257> created at line 16494.
    Found 4-bit adder for signal <n17260> created at line 16494.
    Found 4-bit adder for signal <n17263> created at line 16494.
    Found 4-bit adder for signal <n17266> created at line 16494.
    Found 4-bit adder for signal <n17269> created at line 16494.
    Found 4-bit adder for signal <n17272> created at line 16494.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5258_OUT> created at line 16494.
    Found 2-bit adder for signal <n17277[1:0]> created at line 16495.
    Found 3-bit adder for signal <n17280[2:0]> created at line 16495.
    Found 2-bit adder for signal <n17313[1:0]> created at line 16531.
    Found 3-bit adder for signal <n17316[2:0]> created at line 16531.
    Found 4-bit adder for signal <n17335> created at line 16542.
    Found 4-bit adder for signal <n17338> created at line 16542.
    Found 4-bit adder for signal <n17341> created at line 16542.
    Found 4-bit adder for signal <n17344> created at line 16542.
    Found 4-bit adder for signal <n17347> created at line 16542.
    Found 4-bit adder for signal <n17350> created at line 16542.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5315_OUT> created at line 16542.
    Found 2-bit adder for signal <n17355[1:0]> created at line 16543.
    Found 3-bit adder for signal <n17358[2:0]> created at line 16543.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_counter[1]_GND_1_o_add_5455_OUT> created at line 16601.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_cmd_buffer_produce[1]_GND_1_o_add_5458_OUT> created at line 16607.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_cmd_buffer_consume[1]_GND_1_o_add_5460_OUT> created at line 16610.
    Found 3-bit adder for signal <soc_litedramnativeportconverter1_cmd_buffer_level[2]_GND_1_o_add_5462_OUT> created at line 16614.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_rdata_converter_converter_mux[1]_GND_1_o_add_5468_OUT> created at line 16635.
    Found 32-bit adder for signal <soc_hdmi_out1_core_underflow_counter[31]_GND_1_o_add_5471_OUT> created at line 16643.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_5475_OUT> created at line 16661.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_5482_OUT> created at line 16680.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_5494_OUT> created at line 16699.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_5499_OUT> created at line 16714.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_5501_OUT> created at line 16717.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_5503_OUT> created at line 16721.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_5509_OUT> created at line 16740.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_5511_OUT> created at line 16743.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_5513_OUT> created at line 16747.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5518_OUT> created at line 16755.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5520_OUT> created at line 16758.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_5522_OUT> created at line 16762.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5527_OUT> created at line 16770.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5529_OUT> created at line 16773.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_5531_OUT> created at line 16777.
    Found 14-bit adder for signal <n14710> created at line 16845.
    Found 14-bit adder for signal <n17437> created at line 16846.
    Found 14-bit adder for signal <n14712> created at line 16846.
    Found 14-bit adder for signal <n14713> created at line 16847.
    Found 2-bit adder for signal <n17445[1:0]> created at line 16894.
    Found 3-bit adder for signal <n17448[2:0]> created at line 16894.
    Found 4-bit adder for signal <n17467> created at line 16905.
    Found 4-bit adder for signal <n17470> created at line 16905.
    Found 4-bit adder for signal <n17473> created at line 16905.
    Found 4-bit adder for signal <n17476> created at line 16905.
    Found 4-bit adder for signal <n17479> created at line 16905.
    Found 4-bit adder for signal <n17482> created at line 16905.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5614_OUT> created at line 16905.
    Found 2-bit adder for signal <n17487[1:0]> created at line 16906.
    Found 3-bit adder for signal <n17490[2:0]> created at line 16906.
    Found 2-bit adder for signal <n17523[1:0]> created at line 16942.
    Found 3-bit adder for signal <n17526[2:0]> created at line 16942.
    Found 4-bit adder for signal <n17545> created at line 16953.
    Found 4-bit adder for signal <n17548> created at line 16953.
    Found 4-bit adder for signal <n17551> created at line 16953.
    Found 4-bit adder for signal <n17554> created at line 16953.
    Found 4-bit adder for signal <n17557> created at line 16953.
    Found 4-bit adder for signal <n17560> created at line 16953.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5671_OUT> created at line 16953.
    Found 2-bit adder for signal <n17565[1:0]> created at line 16954.
    Found 3-bit adder for signal <n17568[2:0]> created at line 16954.
    Found 2-bit adder for signal <n17601[1:0]> created at line 16990.
    Found 3-bit adder for signal <n17604[2:0]> created at line 16990.
    Found 4-bit adder for signal <n17623> created at line 17001.
    Found 4-bit adder for signal <n17626> created at line 17001.
    Found 4-bit adder for signal <n17629> created at line 17001.
    Found 4-bit adder for signal <n17632> created at line 17001.
    Found 4-bit adder for signal <n17635> created at line 17001.
    Found 4-bit adder for signal <n17638> created at line 17001.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5728_OUT> created at line 17001.
    Found 2-bit adder for signal <n17643[1:0]> created at line 17002.
    Found 3-bit adder for signal <n17646[2:0]> created at line 17002.
    Found 1-bit adder for signal <soc_ddrphy_phase_sel_PWR_1_o_add_5875_OUT<0>> created at line 17067.
    Found 1-bit adder for signal <soc_ddrphy_phase_half_PWR_1_o_add_5876_OUT<0>> created at line 17069.
    Found 32-bit adder for signal <soc_videosoc_ctrl_bus_errors[31]_GND_1_o_add_5886_OUT> created at line 17133.
    Found 2-bit adder for signal <soc_videosoc_counter[1]_GND_1_o_add_5893_OUT> created at line 17158.
    Found 4-bit adder for signal <soc_videosoc_uart_phy_tx_bitcount[3]_GND_1_o_add_5896_OUT> created at line 17172.
    Found 33-bit adder for signal <n17689> created at line 17188.
    Found 4-bit adder for signal <soc_videosoc_uart_phy_rx_bitcount[3]_GND_1_o_add_5908_OUT> created at line 17201.
    Found 33-bit adder for signal <n17694> created at line 17220.
    Found 4-bit adder for signal <soc_videosoc_uart_tx_fifo_produce[3]_GND_1_o_add_5924_OUT> created at line 17246.
    Found 4-bit adder for signal <soc_videosoc_uart_tx_fifo_consume[3]_GND_1_o_add_5926_OUT> created at line 17249.
    Found 5-bit adder for signal <soc_videosoc_uart_tx_fifo_level0[4]_GND_1_o_add_5928_OUT> created at line 17253.
    Found 4-bit adder for signal <soc_videosoc_uart_rx_fifo_produce[3]_GND_1_o_add_5933_OUT> created at line 17268.
    Found 4-bit adder for signal <soc_videosoc_uart_rx_fifo_consume[3]_GND_1_o_add_5935_OUT> created at line 17271.
    Found 5-bit adder for signal <soc_videosoc_uart_rx_fifo_level0[4]_GND_1_o_add_5937_OUT> created at line 17275.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_5948_OUT> created at line 17316.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_5955_OUT> created at line 17330.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_5968_OUT> created at line 17356.
    Found 4-bit adder for signal <soc_ddrphy_bitslip_cnt[3]_GND_1_o_add_5974_OUT> created at line 17367.
    Found 4-bit adder for signal <soc_videosoc_sdram_generator_counter[3]_GND_1_o_add_5988_OUT> created at line 17418.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_5994_OUT> created at line 17435.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_5996_OUT> created at line 17438.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_5998_OUT> created at line 17442.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6010_OUT> created at line 17485.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6012_OUT> created at line 17488.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_6014_OUT> created at line 17492.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6026_OUT> created at line 17535.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6028_OUT> created at line 17538.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_6030_OUT> created at line 17542.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6042_OUT> created at line 17585.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6044_OUT> created at line 17588.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_6046_OUT> created at line 17592.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6058_OUT> created at line 17635.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6060_OUT> created at line 17638.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_6062_OUT> created at line 17642.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6074_OUT> created at line 17685.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6076_OUT> created at line 17688.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_6078_OUT> created at line 17692.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6090_OUT> created at line 17735.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6092_OUT> created at line 17738.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_6094_OUT> created at line 17742.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6106_OUT> created at line 17785.
    Found 3-bit adder for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6108_OUT> created at line 17788.
    Found 4-bit adder for signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_6110_OUT> created at line 17792.
    Found 25-bit adder for signal <n17768> created at line 18363.
    Found 24-bit adder for signal <soc_videosoc_sdram_bandwidth_nreads[23]_GND_1_o_add_6249_OUT> created at line 18372.
    Found 24-bit adder for signal <soc_videosoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_6251_OUT> created at line 18375.
    Found 7-bit adder for signal <n17774> created at line 19190.
    Found 4-bit adder for signal <soc_hdmi_in0_edid_counter[3]_GND_1_o_add_6552_OUT> created at line 19204.
    Found 8-bit adder for signal <soc_hdmi_in0_edid_offset_counter[7]_GND_1_o_add_6557_OUT> created at line 19215.
    Found 24-bit adder for signal <soc_hdmi_in0_dma_current_address[23]_GND_1_o_add_6575_OUT> created at line 19411.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_6581_OUT> created at line 19424.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_6583_OUT> created at line 19427.
    Found 5-bit adder for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_add_6585_OUT> created at line 19431.
    Found 7-bit adder for signal <n17788> created at line 19440.
    Found 4-bit adder for signal <soc_hdmi_in1_edid_counter[3]_GND_1_o_add_6593_OUT> created at line 19454.
    Found 8-bit adder for signal <soc_hdmi_in1_edid_offset_counter[7]_GND_1_o_add_6598_OUT> created at line 19465.
    Found 24-bit adder for signal <soc_hdmi_in1_dma_current_address[23]_GND_1_o_add_6616_OUT> created at line 19661.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_6622_OUT> created at line 19674.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_6624_OUT> created at line 19677.
    Found 5-bit adder for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_add_6626_OUT> created at line 19681.
    Found 4-bit adder for signal <_n23443> created at line 16543.
    Found 4-bit adder for signal <_n23444> created at line 16543.
    Found 4-bit adder for signal <_n23445> created at line 16543.
    Found 4-bit adder for signal <_n23446> created at line 16543.
    Found 4-bit adder for signal <BUS_0216_GND_1_o_add_5322_OUT> created at line 16543.
    Found 4-bit adder for signal <_n23448> created at line 15356.
    Found 4-bit adder for signal <_n23449> created at line 15356.
    Found 4-bit adder for signal <_n23450> created at line 15356.
    Found 4-bit adder for signal <_n23451> created at line 15356.
    Found 4-bit adder for signal <BUS_0097_GND_1_o_add_4632_OUT> created at line 15356.
    Found 4-bit adder for signal <_n23454> created at line 16483.
    Found 4-bit adder for signal <_n23455> created at line 16483.
    Found 4-bit adder for signal <_n23456> created at line 16483.
    Found 4-bit adder for signal <_n23457> created at line 16483.
    Found 4-bit adder for signal <BUS_0176_GND_1_o_add_5243_OUT> created at line 16483.
    Found 4-bit adder for signal <_n23479> created at line 16894.
    Found 4-bit adder for signal <_n23480> created at line 16894.
    Found 4-bit adder for signal <_n23481> created at line 16894.
    Found 4-bit adder for signal <_n23482> created at line 16894.
    Found 4-bit adder for signal <BUS_0253_GND_1_o_add_5599_OUT> created at line 16894.
    Found 4-bit adder for signal <_n23484> created at line 16495.
    Found 4-bit adder for signal <_n23485> created at line 16495.
    Found 4-bit adder for signal <_n23486> created at line 16495.
    Found 4-bit adder for signal <_n23487> created at line 16495.
    Found 4-bit adder for signal <BUS_0190_GND_1_o_add_5265_OUT> created at line 16495.
    Found 4-bit adder for signal <_n23510> created at line 16954.
    Found 4-bit adder for signal <_n23511> created at line 16954.
    Found 4-bit adder for signal <_n23512> created at line 16954.
    Found 4-bit adder for signal <_n23513> created at line 16954.
    Found 4-bit adder for signal <BUS_0293_GND_1_o_add_5678_OUT> created at line 16954.
    Found 4-bit adder for signal <_n23515> created at line 16435.
    Found 4-bit adder for signal <_n23516> created at line 16435.
    Found 4-bit adder for signal <_n23517> created at line 16435.
    Found 4-bit adder for signal <_n23518> created at line 16435.
    Found 4-bit adder for signal <BUS_0150_GND_1_o_add_5186_OUT> created at line 16435.
    Found 6-bit subtractor for signal <_n23540> created at line 16557.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5329_OUT> created at line 16557.
    Found 6-bit subtractor for signal <_n23543> created at line 16471.
    Found 6-bit adder for signal <_n23544> created at line 16471.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5230_OUT> created at line 16471.
    Found 4-bit adder for signal <_n23546> created at line 16942.
    Found 4-bit adder for signal <_n23547> created at line 16942.
    Found 4-bit adder for signal <_n23548> created at line 16942.
    Found 4-bit adder for signal <_n23549> created at line 16942.
    Found 4-bit adder for signal <BUS_0279_GND_1_o_add_5656_OUT> created at line 16942.
    Found 4-bit adder for signal <_n23551> created at line 16447.
    Found 4-bit adder for signal <_n23552> created at line 16447.
    Found 4-bit adder for signal <_n23553> created at line 16447.
    Found 4-bit adder for signal <_n23554> created at line 16447.
    Found 4-bit adder for signal <BUS_0164_GND_1_o_add_5208_OUT> created at line 16447.
    Found 4-bit adder for signal <_n23580> created at line 15256.
    Found 4-bit adder for signal <_n23581> created at line 15256.
    Found 4-bit adder for signal <_n23582> created at line 15256.
    Found 4-bit adder for signal <_n23583> created at line 15256.
    Found 4-bit adder for signal <BUS_0087_GND_1_o_add_4551_OUT> created at line 15256.
    Found 4-bit adder for signal <_n23585> created at line 15156.
    Found 4-bit adder for signal <_n23586> created at line 15156.
    Found 4-bit adder for signal <_n23587> created at line 15156.
    Found 4-bit adder for signal <_n23588> created at line 15156.
    Found 4-bit adder for signal <BUS_0077_GND_1_o_add_4470_OUT> created at line 15156.
    Found 4-bit adder for signal <_n23599> created at line 16990.
    Found 4-bit adder for signal <_n23600> created at line 16990.
    Found 4-bit adder for signal <_n23601> created at line 16990.
    Found 4-bit adder for signal <_n23602> created at line 16990.
    Found 4-bit adder for signal <BUS_0305_GND_1_o_add_5713_OUT> created at line 16990.
    Found 6-bit subtractor for signal <_n23604> created at line 17026.
    Found 6-bit adder for signal <_n23605> created at line 17026.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5757_OUT> created at line 17026.
    Found 6-bit subtractor for signal <_n23607> created at line 17019.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5745_OUT> created at line 17019.
    Found 4-bit adder for signal <_n23624> created at line 14118.
    Found 4-bit adder for signal <_n23625> created at line 14118.
    Found 4-bit adder for signal <_n23626> created at line 14118.
    Found 4-bit adder for signal <_n23627> created at line 14118.
    Found 4-bit adder for signal <BUS_0028_GND_1_o_add_3834_OUT> created at line 14118.
    Found 6-bit subtractor for signal <_n23629> created at line 16935.
    Found 6-bit subtractor for signal <_n23630> created at line 16935.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5646_OUT> created at line 16935.
    Found 6-bit subtractor for signal <_n23677> created at line 16464.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5218_OUT> created at line 16464.
    Found 6-bit subtractor for signal <_n23679> created at line 16461.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5215_OUT> created at line 16461.
    Found 4-bit adder for signal <_n23682> created at line 16906.
    Found 4-bit adder for signal <_n23683> created at line 16906.
    Found 4-bit adder for signal <_n23684> created at line 16906.
    Found 4-bit adder for signal <_n23685> created at line 16906.
    Found 4-bit adder for signal <BUS_0267_GND_1_o_add_5621_OUT> created at line 16906.
    Found 4-bit adder for signal <_n23687> created at line 14318.
    Found 4-bit adder for signal <_n23688> created at line 14318.
    Found 4-bit adder for signal <_n23689> created at line 14318.
    Found 4-bit adder for signal <_n23690> created at line 14318.
    Found 4-bit adder for signal <BUS_0048_GND_1_o_add_3996_OUT> created at line 14318.
    Found 6-bit subtractor for signal <_n23692> created at line 16524.
    Found 6-bit subtractor for signal <_n23693> created at line 16524.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5290_OUT> created at line 16524.
    Found 6-bit subtractor for signal <_n23704> created at line 16512.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5275_OUT> created at line 16512.
    Found 4-bit adder for signal <_n23706> created at line 14218.
    Found 4-bit adder for signal <_n23707> created at line 14218.
    Found 4-bit adder for signal <_n23708> created at line 14218.
    Found 4-bit adder for signal <_n23709> created at line 14218.
    Found 4-bit adder for signal <BUS_0038_GND_1_o_add_3915_OUT> created at line 14218.
    Found 6-bit subtractor for signal <_n23711> created at line 16476.
    Found 6-bit subtractor for signal <_n23712> created at line 16476.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5233_OUT> created at line 16476.
    Found 6-bit subtractor for signal <_n23716> created at line 16971.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5688_OUT> created at line 16971.
    Found 6-bit subtractor for signal <_n23718> created at line 16978.
    Found 6-bit adder for signal <_n23719> created at line 16978.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5700_OUT> created at line 16978.
    Found 6-bit subtractor for signal <_n23721> created at line 16968.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5685_OUT> created at line 16968.
    Found 6-bit subtractor for signal <_n23723> created at line 16983.
    Found 6-bit subtractor for signal <_n23724> created at line 16983.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5703_OUT> created at line 16983.
    Found 6-bit subtractor for signal <_n23726> created at line 17016.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5742_OUT> created at line 17016.
    Found 6-bit subtractor for signal <_n23728> created at line 17031.
    Found 6-bit subtractor for signal <_n23729> created at line 17031.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5760_OUT> created at line 17031.
    Found 4-bit adder for signal <_n23731> created at line 16531.
    Found 4-bit adder for signal <_n23732> created at line 16531.
    Found 4-bit adder for signal <_n23733> created at line 16531.
    Found 4-bit adder for signal <_n23734> created at line 16531.
    Found 4-bit adder for signal <BUS_0202_GND_1_o_add_5300_OUT> created at line 16531.
    Found 4-bit adder for signal <_n23746> created at line 17002.
    Found 4-bit adder for signal <_n23747> created at line 17002.
    Found 4-bit adder for signal <_n23748> created at line 17002.
    Found 4-bit adder for signal <_n23749> created at line 17002.
    Found 4-bit adder for signal <BUS_0319_GND_1_o_add_5735_OUT> created at line 17002.
    Found 6-bit subtractor for signal <_n23760> created at line 16923.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5631_OUT> created at line 16923.
    Found 6-bit subtractor for signal <_n23762> created at line 16930.
    Found 6-bit adder for signal <_n23763> created at line 16930.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5643_OUT> created at line 16930.
    Found 6-bit subtractor for signal <_n23765> created at line 16560.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5332_OUT> created at line 16560.
    Found 6-bit subtractor for signal <_n23767> created at line 16572.
    Found 6-bit subtractor for signal <_n23768> created at line 16572.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5347_OUT> created at line 16572.
    Found 6-bit subtractor for signal <_n23770> created at line 16567.
    Found 6-bit adder for signal <_n23771> created at line 16567.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5344_OUT> created at line 16567.
    Found 6-bit subtractor for signal <_n23773> created at line 16920.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5628_OUT> created at line 16920.
    Found 6-bit subtractor for signal <_n23811> created at line 16509.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5272_OUT> created at line 16509.
    Found 6-bit subtractor for signal <_n23813> created at line 16519.
    Found 6-bit adder for signal <_n23814> created at line 16519.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5287_OUT> created at line 16519.
    Found 20-bit shifter logical right for signal <n13758> created at line 14116
    Found 20-bit shifter logical right for signal <n13790> created at line 14216
    Found 20-bit shifter logical right for signal <n13822> created at line 14316
    Found 9x7-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4047_OUT> created at line 14566.
    Found 9x5-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4048_OUT> created at line 14567.
    Found 12x9-bit multiplier for signal <n13873> created at line 14573.
    Found 12x9-bit multiplier for signal <n13874> created at line 14574.
    Found 20-bit shifter logical right for signal <n14066> created at line 15154
    Found 20-bit shifter logical right for signal <n14098> created at line 15254
    Found 20-bit shifter logical right for signal <n14130> created at line 15354
    Found 9x7-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4683_OUT> created at line 15604.
    Found 9x5-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4684_OUT> created at line 15605.
    Found 12x9-bit multiplier for signal <n14181> created at line 15611.
    Found 12x9-bit multiplier for signal <n14182> created at line 15612.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5135_OUT> created at line 16382.
    Found 9x5-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5136_OUT> created at line 16383.
    Found 9x6-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5137_OUT> created at line 16384.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5138_OUT> created at line 16385.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5548_OUT> created at line 16841.
    Found 9x5-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5549_OUT> created at line 16842.
    Found 9x6-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5550_OUT> created at line 16843.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5551_OUT> created at line 16844.
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed3>
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 16-bit 4-to-1 multiplexer for signal <soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data> created at line 8704.
    Found 16-bit 4-to-1 multiplexer for signal <soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data> created at line 8939.
    Found 1-bit 3-to-1 multiplexer for signal <soc_videosoc_ack> created at line 9066.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed0> created at line 12315.
    Found 13-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed1> created at line 12344.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed3> created at line 12402.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed4> created at line 12431.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed0> created at line 12489.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed1> created at line 12518.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed2> created at line 12547.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed6> created at line 12576.
    Found 13-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed7> created at line 12605.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed9> created at line 12663.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed10> created at line 12692.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed3> created at line 12750.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed4> created at line 12779.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed5> created at line 12808.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed7> created at line 13692.
    Found 13-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed8> created at line 13709.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed9> created at line 13726.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed10> created at line 13743.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed11> created at line 13760.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed12> created at line 13777.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed13> created at line 13794.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed14> created at line 13811.
    Found 13-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed15> created at line 13828.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed16> created at line 13845.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed17> created at line 13862.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed18> created at line 13879.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed19> created at line 13896.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed20> created at line 13913.
    Found 8-bit 12-to-1 multiplexer for signal <vns_videosoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_6642_OUT> created at line 19748.
    Found 8-bit 52-to-1 multiplexer for signal <vns_videosoc_interface3_bank_bus_adr[5]_GND_1_o_wide_mux_6664_OUT> created at line 20359.
    Found 8-bit 39-to-1 multiplexer for signal <vns_videosoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_6685_OUT> created at line 20636.
    Found 8-bit 4-to-1 multiplexer for signal <vns_videosoc_interface7_bank_bus_adr[1]_GND_1_o_wide_mux_6714_OUT> created at line 21157.
    Found 8-bit 21-to-1 multiplexer for signal <vns_videosoc_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_6717_OUT> created at line 21179.
    Found 8-bit 7-to-1 multiplexer for signal <vns_videosoc_interface9_bank_bus_adr[2]_GND_1_o_wide_mux_6719_OUT> created at line 21269.
    Found 8-bit 4-to-1 multiplexer for signal <vns_videosoc_interface10_bank_bus_adr[1]_vns_videosoc_csrbank10_tuning_word0_w[7]_wide_mux_6722_OUT> created at line 21296.
    Found 1-bit 4-to-1 multiplexer for signal <_n23466> created at line 6020.
    Found 21-bit 4-to-1 multiplexer for signal <_n23476> created at line 6033.
    Found 21-bit 4-to-1 multiplexer for signal <_n23496> created at line 6018.
    Found 21-bit 4-to-1 multiplexer for signal <_n23508> created at line 6030.
    Found 1-bit 4-to-1 multiplexer for signal <_n23528> created at line 6034.
    Found 1-bit 4-to-1 multiplexer for signal <_n23538> created at line 6017.
    Found 1-bit 4-to-1 multiplexer for signal <_n23563> created at line 6026.
    Found 1-bit 8-to-1 multiplexer for signal <_n23578> created at line 19226.
    Found 1-bit 4-to-1 multiplexer for signal <_n23597> created at line 6019.
    Found 1-bit 8-to-1 multiplexer for signal <_n23622> created at line 19476.
    Found 1-bit 4-to-1 multiplexer for signal <_n23639> created at line 6029.
    Found 21-bit 4-to-1 multiplexer for signal <_n23648> created at line 6021.
    Found 1-bit 4-to-1 multiplexer for signal <_n23657> created at line 6022.
    Found 1-bit 4-to-1 multiplexer for signal <_n23666> created at line 6014.
    Found 21-bit 4-to-1 multiplexer for signal <_n23675> created at line 6024.
    Found 1-bit 4-to-1 multiplexer for signal <_n23702> created at line 6023.
    Found 1-bit 4-to-1 multiplexer for signal <_n23743> created at line 6032.
    Found 21-bit 4-to-1 multiplexer for signal <_n23758> created at line 6027.
    Found 21-bit 4-to-1 multiplexer for signal <_n23782> created at line 6012.
    Found 21-bit 4-to-1 multiplexer for signal <_n23791> created at line 6015.
    Found 1-bit 4-to-1 multiplexer for signal <_n23800> created at line 6031.
    Found 1-bit 4-to-1 multiplexer for signal <_n23809> created at line 6035.
    Found 1-bit 4-to-1 multiplexer for signal <_n23824> created at line 6025.
    Found 1-bit 4-to-1 multiplexer for signal <_n23833> created at line 6013.
    Found 1-bit 4-to-1 multiplexer for signal <_n23842> created at line 6016.
    Found 1-bit 4-to-1 multiplexer for signal <_n23851> created at line 6028.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 22229
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 22229
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 22229
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 22229
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 23468
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 23876
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine0_row_hit> created at line 6855
    Found 13-bit comparator not equal for signal <n0293> created at line 6871
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine1_row_hit> created at line 7017
    Found 13-bit comparator not equal for signal <n0384> created at line 7033
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine2_row_hit> created at line 7179
    Found 13-bit comparator not equal for signal <n0474> created at line 7195
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine3_row_hit> created at line 7341
    Found 13-bit comparator not equal for signal <n0564> created at line 7357
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine4_row_hit> created at line 7503
    Found 13-bit comparator not equal for signal <n0654> created at line 7519
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine5_row_hit> created at line 7665
    Found 13-bit comparator not equal for signal <n0744> created at line 7681
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine6_row_hit> created at line 7827
    Found 13-bit comparator not equal for signal <n0834> created at line 7843
    Found 13-bit comparator equal for signal <soc_videosoc_sdram_bankmachine7_row_hit> created at line 7989
    Found 13-bit comparator not equal for signal <n0924> created at line 8005
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine0_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_467_o> created at line 8200
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine0_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_468_o> created at line 8200
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine1_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_469_o> created at line 8201
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine1_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_470_o> created at line 8201
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine2_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_471_o> created at line 8202
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine2_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_472_o> created at line 8202
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine3_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_473_o> created at line 8203
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine3_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_474_o> created at line 8203
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine4_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_475_o> created at line 8204
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine4_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_476_o> created at line 8204
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine5_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_477_o> created at line 8205
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine5_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_478_o> created at line 8205
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine6_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_479_o> created at line 8206
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine6_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_480_o> created at line 8206
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine7_cmd_payload_is_read_soc_videosoc_sdram_choose_req_want_reads_equal_481_o> created at line 8207
    Found 1-bit comparator equal for signal <soc_videosoc_sdram_bankmachine7_cmd_payload_is_write_soc_videosoc_sdram_choose_req_want_writes_equal_482_o> created at line 8207
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[2]_soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[2]_equal_1226_o> created at line 8501
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[1]_soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[1]_equal_1227_o> created at line 8501
    Found 1-bit comparator not equal for signal <n1536> created at line 8501
    Found 3-bit comparator equal for signal <n1539> created at line 8502
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[4]_soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[4]_equal_1246_o> created at line 8552
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[3]_soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[3]_equal_1247_o> created at line 8552
    Found 3-bit comparator not equal for signal <n1572> created at line 8552
    Found 5-bit comparator not equal for signal <n1575> created at line 8553
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[2]_soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[2]_equal_1293_o> created at line 8736
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[1]_soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[1]_equal_1294_o> created at line 8736
    Found 1-bit comparator not equal for signal <n1669> created at line 8736
    Found 3-bit comparator equal for signal <n1672> created at line 8737
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[4]_soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[4]_equal_1313_o> created at line 8787
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[3]_soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[3]_equal_1314_o> created at line 8787
    Found 3-bit comparator not equal for signal <n1702> created at line 8787
    Found 5-bit comparator not equal for signal <n1705> created at line 8788
    Found 21-bit comparator equal for signal <soc_videosoc_tag_do_tag[20]_GND_1_o_equal_1373_o> created at line 9002
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[9]_soc_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1535_o> created at line 9525
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[8]_soc_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1536_o> created at line 9525
    Found 8-bit comparator not equal for signal <n2133> created at line 9525
    Found 10-bit comparator equal for signal <n2136> created at line 9526
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[9]_soc_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_1715_o> created at line 10100
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[8]_soc_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_1716_o> created at line 10100
    Found 8-bit comparator not equal for signal <n2520> created at line 10100
    Found 10-bit comparator equal for signal <n2523> created at line 10101
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_1832_o> created at line 10368
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_1833_o> created at line 10368
    Found 2-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_sink_valid_INV_642_o> created at line 10369
    Found 26-bit comparator equal for signal <soc_hdmi_out0_core_dmareader_offset[25]_soc_hdmi_out0_core_dmareader_length[25]_equal_1864_o> created at line 10475
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_1881_o> created at line 10520
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_1884_o> created at line 10522
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_1887_o> created at line 10524
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_1992_o> created at line 10766
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_1993_o> created at line 10766
    Found 2-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_sink_valid_INV_721_o> created at line 10767
    Found 26-bit comparator equal for signal <soc_hdmi_out1_core_dmareader_offset[25]_soc_hdmi_out1_core_dmareader_length[25]_equal_2024_o> created at line 10873
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2038_o> created at line 10913
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2041_o> created at line 10915
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2044_o> created at line 10917
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_3737_o> created at line 13930
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync0_control_position[3]_soc_hdmi_in0_charsync0_previous_control_position[3]_equal_3821_o> created at line 14104
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer0_transition_count[3]_LessThan_3838_o> created at line 14120
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync1_control_position[3]_soc_hdmi_in0_charsync1_previous_control_position[3]_equal_3902_o> created at line 14204
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer1_transition_count[3]_LessThan_3919_o> created at line 14220
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync2_control_position[3]_soc_hdmi_in0_charsync2_previous_control_position[3]_equal_3983_o> created at line 14304
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer2_transition_count[3]_LessThan_4000_o> created at line 14320
    Found 11-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4059_o> created at line 14579
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4060_o> created at line 14582
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4063_o> created at line 14588
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4064_o> created at line 14591
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4067_o> created at line 14597
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4068_o> created at line 14600
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync0_control_position[3]_soc_hdmi_in1_charsync0_previous_control_position[3]_equal_4457_o> created at line 15142
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer0_transition_count[3]_LessThan_4474_o> created at line 15158
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync1_control_position[3]_soc_hdmi_in1_charsync1_previous_control_position[3]_equal_4538_o> created at line 15242
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer1_transition_count[3]_LessThan_4555_o> created at line 15258
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync2_control_position[3]_soc_hdmi_in1_charsync2_previous_control_position[3]_equal_4619_o> created at line 15342
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer2_transition_count[3]_LessThan_4636_o> created at line 15358
    Found 11-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4695_o> created at line 15617
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4696_o> created at line 15620
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4699_o> created at line 15626
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4700_o> created at line 15629
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4703_o> created at line 15635
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4704_o> created at line 15638
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5065_o> created at line 16206
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5066_o> created at line 16209
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5067_o> created at line 16212
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5068_o> created at line 16215
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5069_o> created at line 16217
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5075_o> created at line 16227
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5076_o> created at line 16230
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5077_o> created at line 16233
    Found 12-bit comparator greater for signal <soc_hdmi_out0_r[11]_GND_1_o_LessThan_5144_o> created at line 16389
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_r[11]_LessThan_5145_o> created at line 16392
    Found 12-bit comparator greater for signal <soc_hdmi_out0_g[11]_GND_1_o_LessThan_5148_o> created at line 16398
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_g[11]_LessThan_5149_o> created at line 16401
    Found 12-bit comparator greater for signal <soc_hdmi_out0_b[11]_GND_1_o_LessThan_5152_o> created at line 16407
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_b[11]_LessThan_5153_o> created at line 16410
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5211_o> created at line 16456
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5221_o> created at line 16467
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5223_o> created at line 16467
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5268_o> created at line 16504
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5278_o> created at line 16515
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5280_o> created at line 16515
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_5325_o> created at line 16552
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5335_o> created at line 16563
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5337_o> created at line 16563
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_5478_o> created at line 16665
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_5479_o> created at line 16668
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_5480_o> created at line 16671
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_5481_o> created at line 16674
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_5482_o> created at line 16676
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_5488_o> created at line 16686
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_5489_o> created at line 16689
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_5490_o> created at line 16692
    Found 12-bit comparator greater for signal <soc_hdmi_out1_r[11]_GND_1_o_LessThan_5557_o> created at line 16848
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_r[11]_LessThan_5558_o> created at line 16851
    Found 12-bit comparator greater for signal <soc_hdmi_out1_g[11]_GND_1_o_LessThan_5561_o> created at line 16857
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_g[11]_LessThan_5562_o> created at line 16860
    Found 12-bit comparator greater for signal <soc_hdmi_out1_b[11]_GND_1_o_LessThan_5565_o> created at line 16866
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_b[11]_LessThan_5566_o> created at line 16869
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_5624_o> created at line 16915
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5634_o> created at line 16926
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5636_o> created at line 16926
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_5681_o> created at line 16963
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5691_o> created at line 16974
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5693_o> created at line 16974
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_5738_o> created at line 17011
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5748_o> created at line 17022
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5750_o> created at line 17022
    Found 1-bit comparator equal for signal <soc_ddrphy_phase_half_soc_ddrphy_phase_sys_equal_5875_o> created at line 17064
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_5948_o> created at line 17315
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_7345_o> created at line 22224
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_videosoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  47 RAM(s).
	inferred  16 Multiplier(s).
	inferred 413 Adder/Subtractor(s).
	inferred 7491 D-type flip-flop(s).
	inferred 145 Comparator(s).
	inferred 1527 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred  26 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 53
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x10-bit dual-port RAM                               : 2
 16x66-bit dual-port RAM                               : 4
 256x21-bit dual-port RAM                              : 2
 256x8-bit dual-port RAM                               : 4
 2x162-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 6
 4x10-bit single-port Read Only RAM                    : 2
 4x27-bit dual-port RAM                                : 2
 4x6-bit dual-port RAM                                 : 2
 512x67-bit dual-port RAM                              : 2
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 9x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 17
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 428
 1-bit adder                                           : 2
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 6
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 4
 14-bit adder                                          : 8
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 50
 20-bit subtractor                                     : 1
 24-bit adder                                          : 10
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 26-bit adder                                          : 4
 26-bit subtractor                                     : 2
 3-bit adder                                           : 56
 3-bit addsub                                          : 8
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 146
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 3
 5-bit adder                                           : 4
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 3
 8-bit adder                                           : 3
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Registers                                            : 1612
 1-bit register                                        : 783
 10-bit register                                       : 47
 11-bit register                                       : 25
 12-bit register                                       : 38
 13-bit register                                       : 19
 14-bit register                                       : 1
 16-bit register                                       : 2
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 151
 20-bit register                                       : 19
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 34
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 4
 3-bit register                                        : 78
 30-bit register                                       : 10
 32-bit register                                       : 44
 4-bit register                                        : 108
 5-bit register                                        : 35
 57-bit register                                       : 1
 6-bit register                                        : 9
 64-bit register                                       : 4
 7-bit register                                        : 3
 8-bit register                                        : 137
 9-bit register                                        : 34
# Comparators                                          : 156
 1-bit comparator equal                                : 34
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 5
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 1675
 1-bit 2-to-1 multiplexer                              : 1121
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 58
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 9
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 22
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 13
 3-bit 2-to-1 multiplexer                              : 24
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 51
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 59
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 31
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 192
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 39-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 52-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 29
# Xors                                                 : 306
 1-bit xor2                                            : 288
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync0_control_counter>: 1 register on signal <soc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync1_control_counter>: 1 register on signal <soc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync2_control_counter>: 1 register on signal <soc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_hcounter>: 1 register on signal <soc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_wer0_wer_counter>: 1 register on signal <soc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer1_wer_counter>: 1 register on signal <soc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer2_wer_counter>: 1 register on signal <soc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_vcounter>: 1 register on signal <soc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_pack_counter>: 1 register on signal <soc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync0_control_counter>: 1 register on signal <soc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync1_control_counter>: 1 register on signal <soc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync2_control_counter>: 1 register on signal <soc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_hcounter>: 1 register on signal <soc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_wer0_wer_counter>: 1 register on signal <soc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer1_wer_counter>: 1 register on signal <soc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer2_wer_counter>: 1 register on signal <soc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_vcounter>: 1 register on signal <soc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_pack_counter>: 1 register on signal <soc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <soc_ddrphy_phase_half>: 1 register on signal <soc_ddrphy_phase_half>.
The following registers are absorbed into counter <soc_ddrphy_phase_sel>: 1 register on signal <soc_ddrphy_phase_sel>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_videosoc_sdram_timer_count>: 1 register on signal <soc_videosoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_videosoc_ctrl_bus_errors>: 1 register on signal <soc_videosoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_videosoc_counter>: 1 register on signal <soc_videosoc_counter>.
The following registers are absorbed into counter <soc_videosoc_uart_phy_tx_bitcount>: 1 register on signal <soc_videosoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <soc_videosoc_uart_phy_rx_bitcount>: 1 register on signal <soc_videosoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <soc_videosoc_uart_tx_fifo_produce>: 1 register on signal <soc_videosoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_videosoc_uart_tx_fifo_consume>: 1 register on signal <soc_videosoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_videosoc_uart_tx_fifo_level0>: 1 register on signal <soc_videosoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_videosoc_uart_rx_fifo_produce>: 1 register on signal <soc_videosoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_videosoc_uart_rx_fifo_consume>: 1 register on signal <soc_videosoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_videosoc_uart_rx_fifo_level0>: 1 register on signal <soc_videosoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_ddrphy_bitslip_cnt>: 1 register on signal <soc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_videosoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_videosoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_twtrcon_count>: 1 register on signal <soc_videosoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_videosoc_sdram_bandwidth_nreads>: 1 register on signal <soc_videosoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_videosoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_videosoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_hdmi_in0_edid_offset_counter>: 1 register on signal <soc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_current_address>: 1 register on signal <soc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_produce>: 1 register on signal <soc_hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_consume>: 1 register on signal <soc_hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_level>: 1 register on signal <soc_hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in1_edid_offset_counter>: 1 register on signal <soc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_current_address>: 1 register on signal <soc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_produce>: 1 register on signal <soc_hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_consume>: 1 register on signal <soc_hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_level>: 1 register on signal <soc_hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <soc_hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <soc_videosoc_sdram_time0>: 1 register on signal <soc_videosoc_sdram_time0>.
The following registers are absorbed into counter <soc_videosoc_sdram_time1>: 1 register on signal <soc_videosoc_sdram_time1>.
The following registers are absorbed into counter <vns_videosoc_count>: 1 register on signal <vns_videosoc_count>.
The following registers are absorbed into counter <soc_hdmi_out0_core_underflow_counter>: 1 register on signal <soc_hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_underflow_counter>: 1 register on signal <soc_hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_counter>: 1 register on signal <soc_litedramnativeportconverter0_counter>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_cmd_buffer_produce>: 1 register on signal <soc_litedramnativeportconverter0_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_cmd_buffer_consume>: 1 register on signal <soc_litedramnativeportconverter0_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_cmd_buffer_level>: 1 register on signal <soc_litedramnativeportconverter0_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_rdata_converter_converter_mux>: 1 register on signal <soc_litedramnativeportconverter0_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_offset>: 1 register on signal <soc_hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_counter>: 1 register on signal <soc_litedramnativeportconverter1_counter>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_cmd_buffer_produce>: 1 register on signal <soc_litedramnativeportconverter1_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_cmd_buffer_consume>: 1 register on signal <soc_litedramnativeportconverter1_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_cmd_buffer_level>: 1 register on signal <soc_litedramnativeportconverter1_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_rdata_converter_converter_mux>: 1 register on signal <soc_litedramnativeportconverter1_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_offset>: 1 register on signal <soc_hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0190_GND_1_o_add_5265_OUT_Madd1> :
 	<Madd__n23484> in block <top>, 	<Madd__n23485> in block <top>, 	<Madd__n23487_Madd> in block <top>, 	<Madd_n17277[1:0]> in block <top>, 	<Madd_BUS_0190_GND_1_o_add_5265_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0293_GND_1_o_add_5678_OUT_Madd1> :
 	<Madd__n23510> in block <top>, 	<Madd__n23511> in block <top>, 	<Madd__n23513_Madd> in block <top>, 	<Madd_n17565[1:0]> in block <top>, 	<Madd_BUS_0293_GND_1_o_add_5678_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0164_GND_1_o_add_5208_OUT_Madd1> :
 	<Madd__n23551> in block <top>, 	<Madd__n23552> in block <top>, 	<Madd__n23554_Madd> in block <top>, 	<Madd_n17199[1:0]> in block <top>, 	<Madd_BUS_0164_GND_1_o_add_5208_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0216_GND_1_o_add_5322_OUT_Madd1> :
 	<Madd__n23443> in block <top>, 	<Madd__n23444> in block <top>, 	<Madd__n23446_Madd> in block <top>, 	<Madd_n17355[1:0]> in block <top>, 	<Madd_BUS_0216_GND_1_o_add_5322_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0267_GND_1_o_add_5621_OUT_Madd1> :
 	<Madd__n23682> in block <top>, 	<Madd__n23683> in block <top>, 	<Madd__n23685_Madd> in block <top>, 	<Madd_n17487[1:0]> in block <top>, 	<Madd_BUS_0267_GND_1_o_add_5621_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0319_GND_1_o_add_5735_OUT_Madd1> :
 	<Madd__n23746> in block <top>, 	<Madd__n23747> in block <top>, 	<Madd__n23749_Madd> in block <top>, 	<Madd_n17643[1:0]> in block <top>, 	<Madd_BUS_0319_GND_1_o_add_5735_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0176_GND_1_o_add_5243_OUT_Madd1> :
 	<Madd__n23454> in block <top>, 	<Madd__n23455> in block <top>, 	<Madd__n23457_Madd> in block <top>, 	<Madd_n17235[1:0]> in block <top>, 	<Madd_BUS_0176_GND_1_o_add_5243_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0279_GND_1_o_add_5656_OUT_Madd1> :
 	<Madd__n23546> in block <top>, 	<Madd__n23547> in block <top>, 	<Madd__n23549_Madd> in block <top>, 	<Madd_n17523[1:0]> in block <top>, 	<Madd_BUS_0279_GND_1_o_add_5656_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0202_GND_1_o_add_5300_OUT_Madd1> :
 	<Madd__n23731> in block <top>, 	<Madd__n23732> in block <top>, 	<Madd__n23734_Madd> in block <top>, 	<Madd_n17313[1:0]> in block <top>, 	<Madd_BUS_0202_GND_1_o_add_5300_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0150_GND_1_o_add_5186_OUT_Madd1> :
 	<Madd__n23515> in block <top>, 	<Madd__n23516> in block <top>, 	<Madd__n23518_Madd> in block <top>, 	<Madd_n17157[1:0]> in block <top>, 	<Madd_BUS_0150_GND_1_o_add_5186_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0305_GND_1_o_add_5713_OUT_Madd1> :
 	<Madd__n23599> in block <top>, 	<Madd__n23600> in block <top>, 	<Madd__n23602_Madd> in block <top>, 	<Madd_n17601[1:0]> in block <top>, 	<Madd_BUS_0305_GND_1_o_add_5713_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0253_GND_1_o_add_5599_OUT_Madd1> :
 	<Madd__n23479> in block <top>, 	<Madd__n23480> in block <top>, 	<Madd__n23482_Madd> in block <top>, 	<Madd_n17445[1:0]> in block <top>, 	<Madd_BUS_0253_GND_1_o_add_5599_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0028_GND_1_o_add_3834_OUT_Madd1> :
 	<Madd__n23624> in block <top>, 	<Madd__n23625> in block <top>, 	<Madd__n23627_Madd> in block <top>, 	<Madd_n16859[1:0]> in block <top>, 	<Madd_BUS_0028_GND_1_o_add_3834_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0038_GND_1_o_add_3915_OUT_Madd1> :
 	<Madd__n23706> in block <top>, 	<Madd__n23707> in block <top>, 	<Madd__n23709_Madd> in block <top>, 	<Madd_n16886[1:0]> in block <top>, 	<Madd_BUS_0038_GND_1_o_add_3915_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0048_GND_1_o_add_3996_OUT_Madd1> :
 	<Madd__n23687> in block <top>, 	<Madd__n23688> in block <top>, 	<Madd__n23690_Madd> in block <top>, 	<Madd_n16913[1:0]> in block <top>, 	<Madd_BUS_0048_GND_1_o_add_3996_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0077_GND_1_o_add_4470_OUT_Madd1> :
 	<Madd__n23585> in block <top>, 	<Madd__n23586> in block <top>, 	<Madd__n23588_Madd> in block <top>, 	<Madd_n16982[1:0]> in block <top>, 	<Madd_BUS_0077_GND_1_o_add_4470_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0087_GND_1_o_add_4551_OUT_Madd1> :
 	<Madd__n23580> in block <top>, 	<Madd__n23581> in block <top>, 	<Madd__n23583_Madd> in block <top>, 	<Madd_n17009[1:0]> in block <top>, 	<Madd_BUS_0087_GND_1_o_add_4551_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0097_GND_1_o_add_4632_OUT_Madd1> :
 	<Madd__n23448> in block <top>, 	<Madd__n23449> in block <top>, 	<Madd__n23451_Madd> in block <top>, 	<Madd_n17036[1:0]> in block <top>, 	<Madd_BUS_0097_GND_1_o_add_4632_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5201_OUT1> :
 	<Madd_n17179> in block <top>, 	<Madd_n17182> in block <top>, 	<Madd_n17185> in block <top>, 	<Madd_n17188> in block <top>, 	<Madd_n17191> in block <top>, 	<Madd_n17194> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5201_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5258_OUT1> :
 	<Madd_n17257> in block <top>, 	<Madd_n17260> in block <top>, 	<Madd_n17263> in block <top>, 	<Madd_n17266> in block <top>, 	<Madd_n17269> in block <top>, 	<Madd_n17272> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5258_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5315_OUT1> :
 	<Madd_n17335> in block <top>, 	<Madd_n17338> in block <top>, 	<Madd_n17341> in block <top>, 	<Madd_n17344> in block <top>, 	<Madd_n17347> in block <top>, 	<Madd_n17350> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5315_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5614_OUT1> :
 	<Madd_n17467> in block <top>, 	<Madd_n17470> in block <top>, 	<Madd_n17473> in block <top>, 	<Madd_n17476> in block <top>, 	<Madd_n17479> in block <top>, 	<Madd_n17482> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5614_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5671_OUT1> :
 	<Madd_n17545> in block <top>, 	<Madd_n17548> in block <top>, 	<Madd_n17551> in block <top>, 	<Madd_n17554> in block <top>, 	<Madd_n17557> in block <top>, 	<Madd_n17560> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5671_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5728_OUT1> :
 	<Madd_n17623> in block <top>, 	<Madd_n17626> in block <top>, 	<Madd_n17629> in block <top>, 	<Madd_n17632> in block <top>, 	<Madd_n17635> in block <top>, 	<Madd_n17638> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5728_OUT> in block <top>.
	Multiplier <Mmult_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4047_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4049_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4047_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4683_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4685_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4683_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n13873>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n13874>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14181>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14182>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4048_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4684_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5136_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5138_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5135_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5137_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5549_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5551_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5548_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5550_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4100_OUT> in block <top> and  <Mmult_n13873> in block <top> are combined into a MULT with pre-adder <Mmult_n138731>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4101_OUT> in block <top> and  <Mmult_n13874> in block <top> are combined into a MULT with pre-adder <Mmult_n138741>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4736_OUT> in block <top> and  <Mmult_n14181> in block <top> are combined into a MULT with pre-adder <Mmult_n141811>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4737_OUT> in block <top> and  <Mmult_n14182> in block <top> are combined into a MULT with pre-adder <Mmult_n141821>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_cur_word,soc_hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_cur_word,soc_hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_24> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_32> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_22>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport3_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_22>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_20> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport0_cmd_payload_addr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_20>     |          |
    |     doB            | connected to signal <soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport2_cmd_payload_addr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_26>     |          |
    |     doB            | connected to signal <soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <soc_videosoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_videosoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_litedramnativeportconverter0_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_videosoc_sdram_slave_p1_rddata,soc_videosoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_litedramnativeportconverter0_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_22>     |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter0_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_23> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_initiator_csrstorage9_storage_full,soc_hdmi_out0_core_initiator_csrstorage8_storage_full,soc_hdmi_out0_core_initiator_csrstorage7_storage_full,soc_hdmi_out0_core_initiator_csrstorage6_storage_full,soc_hdmi_out0_core_initiator_csrstorage5_storage_full,soc_hdmi_out0_core_initiator_csrstorage4_storage_full,soc_hdmi_out0_core_initiator_csrstorage3_storage_full,soc_hdmi_out0_core_initiator_csrstorage2_storage_full,soc_hdmi_out0_core_initiator_csrstorage1_storage_full,soc_hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_24>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_litedramnativeportconverter1_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_videosoc_sdram_slave_p1_rddata,soc_videosoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_litedramnativeportconverter1_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter1_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_31> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_initiator_csrstorage9_storage_full,soc_hdmi_out1_core_initiator_csrstorage8_storage_full,soc_hdmi_out1_core_initiator_csrstorage7_storage_full,soc_hdmi_out1_core_initiator_csrstorage6_storage_full,soc_hdmi_out1_core_initiator_csrstorage5_storage_full,soc_hdmi_out1_core_initiator_csrstorage4_storage_full,soc_hdmi_out1_core_initiator_csrstorage3_storage_full,soc_hdmi_out1_core_initiator_csrstorage2_storage_full,soc_hdmi_out1_core_initiator_csrstorage1_storage_full,soc_hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_videosoc_sram0_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_interface_adr> |          |
    |     diA            | connected to signal <soc_videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_videosoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_videosoc_sram1_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_interface_adr> |          |
    |     diA            | connected to signal <soc_videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_videosoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_videosoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_videosoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_videosoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_videosoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <soc_videosoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_videosoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_videosoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <(soc_videosoc_tag_di_dirty,"00",vns_comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_videosoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_videosoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_videosoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding0_output_de,soc_hdmi_in0_decoding0_output_c,soc_hdmi_in0_decoding0_output_d,soc_hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding1_output_de,soc_hdmi_in0_decoding1_output_c,soc_hdmi_in0_decoding1_output_d,soc_hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding2_output_de,soc_hdmi_in0_decoding2_output_c,soc_hdmi_in0_decoding2_output_d,soc_hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding0_output_de,soc_hdmi_in1_decoding0_output_c,soc_hdmi_in1_decoding0_output_d,soc_hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding1_output_de,soc_hdmi_in1_decoding1_output_c,soc_hdmi_in1_decoding1_output_d,soc_hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding2_output_de,soc_hdmi_in1_decoding2_output_c,soc_hdmi_in1_decoding2_output_d,soc_hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed12,vns_comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed15,vns_comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed18,vns_comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed21,vns_comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed24,vns_comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed27,vns_comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed30,vns_comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed33,vns_comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <soc_hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <soc_hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeportconverter0_cmd_buffer_sink_valid,soc_litedramnativeportconverter0_cmd_buffer_sink_valid,soc_litedramnativeportconverter0_cmd_buffer_sink_valid,soc_litedramnativeportconverter0_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_26> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_30> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeportconverter1_cmd_buffer_sink_valid,soc_litedramnativeportconverter1_cmd_buffer_sink_valid,soc_litedramnativeportconverter1_cmd_buffer_sink_valid,soc_litedramnativeportconverter1_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_34> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13873 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13874 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14181 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14182 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4048_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4684_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5136_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5138_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5135_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5137_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5549_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5551_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5548_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5550_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <soc_videosoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 51
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 16x66-bit dual-port block RAM                         : 2
 16x66-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 256x8-bit dual-port block RAM                         : 2
 2x162-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 6
 4x10-bit single-port distributed Read Only RAM        : 2
 4x27-bit dual-port distributed RAM                    : 2
 4x6-bit dual-port distributed RAM                     : 2
 512x67-bit dual-port block RAM                        : 2
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 9x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 93
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 12-bit adder                                          : 12
 2-bit adder                                           : 8
 25-bit adder                                          : 7
 26-bit adder                                          : 2
 26-bit subtractor                                     : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 4
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 12
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 169
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 10-bit up counter                                     : 4
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 2-bit up counter                                      : 28
 20-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 26-bit up counter                                     : 2
 3-bit down counter                                    : 9
 3-bit up counter                                      : 38
 3-bit updown counter                                  : 8
 32-bit up counter                                     : 4
 4-bit down counter                                    : 3
 4-bit up counter                                      : 11
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 6
# Accumulators                                         : 6
 6-bit up accumulator                                  : 6
# Registers                                            : 6894
 Flip-Flops                                            : 6894
# Comparators                                          : 156
 1-bit comparator equal                                : 34
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 5
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2238
 1-bit 2-to-1 multiplexer                              : 1741
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 84
 1-bit 52-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 7
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 20
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 41
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 55
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 30
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 154
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 39-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 29
# Xors                                                 : 306
 1-bit xor2                                            : 288
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_videosoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_videosoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_3> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <vns_edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <vns_edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_multiplexer_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 010   | 011
 011   | 010
 101   | 110
 110   | 111
 111   | 101
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in0_chansync_syncbuffer0_produce> <soc_hdmi_in0_chansync_syncbuffer1_produce> <soc_hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <soc_hdmi_in0_chansync_syncbuffer0_produce>.
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in1_chansync_syncbuffer2_produce> <soc_hdmi_in1_chansync_syncbuffer0_produce> <soc_hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <soc_hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <vns_dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <vns_dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <vns_roundrobin2_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_roundrobin0_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <vns_roundrobin1_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_roundrobin5_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_roundrobin3_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_roundrobin4_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_roundrobin6_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_roundrobin7_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <soc_videosoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <soc_videosoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_28> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2397> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3197> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1965> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1966> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1465> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1466> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_241> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_242> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_360> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_361> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1112> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1115> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_101> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_102> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_103> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_104> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_105> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_106> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_108> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_121> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_122> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_269> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_259> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_349> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_305> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_306> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_339> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2026> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2027> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2826> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2827> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_247> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface7_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface7_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface7_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_videosoc_interface7_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1019> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_ddrphy_record3_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_2> <soc_ddrphy_record3_wrdata_mask_3> <soc_ddrphy_record2_wrdata_mask_0> <soc_ddrphy_record2_wrdata_mask_1> <soc_ddrphy_record2_wrdata_mask_2> <soc_ddrphy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_22_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_24_0> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_28_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_301>, <Mram_storage_302> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_301>, <Mram_storage_303> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_301>, <Mram_storage_304> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_0> <soc_hdmi_in1_wer2_period_counter_0> <soc_hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_1> <soc_hdmi_in1_wer2_period_counter_1> <soc_hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_2> <soc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_3> <soc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_4> <soc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_10> <soc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_5> <soc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_11> <soc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_6> <soc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_12> <soc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_7> <soc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_13> <soc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_8> <soc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_14> <soc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_9> <soc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_15> <soc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_20> <soc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_16> <soc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_21> <soc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_17> <soc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_22> <soc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_18> <soc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_23> <soc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_19> <soc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <memadr_28_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_28_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_28_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_carry> <soc_hdmi_in1_edid_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_wer_counter_r_updated> <soc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_i> <soc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_done> <soc_hdmi_in0_wer2_period_done> <soc_hdmi_in0_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <memadr_22_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_22_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_22_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_10> <soc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_11> <soc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_12> <soc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_13> <soc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out1_resetinserter_cb_fifo_consume_0> <soc_hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_14> <soc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_15> <soc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_20> <soc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_done> <soc_hdmi_in1_wer2_period_done> <soc_hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_21> <soc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_16> <soc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_17> <soc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_22> <soc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_18> <soc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_23> <soc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_19> <soc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_i> <soc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <soc_videosoc_sdram_bandwidth_counter_0> <soc_hdmi_in0_edid_samp_count_0> <soc_hdmi_in1_edid_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_wer_counter_r_updated> <soc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out0_resetinserter_cb_fifo_consume_0> <soc_hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_0> <soc_hdmi_in0_wer2_period_counter_0> <soc_hdmi_in0_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_1> <soc_hdmi_in0_wer2_period_counter_1> <soc_hdmi_in0_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_2> <soc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_3> <soc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_4> <soc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_5> <soc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_6> <soc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_7> <soc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_8> <soc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_9> <soc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_1> <soc_hdmi_in1_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_2> <soc_hdmi_in1_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_3> <soc_hdmi_in1_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <soc_videosoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_4> <soc_hdmi_in1_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <soc_videosoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_videosoc_sdram_timer_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl79_regs0> <vns_xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl29_regs0> <vns_xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl79_regs1> <vns_xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl29_regs1> <vns_xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_o_r> <soc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_o_r> <soc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 60.
Forward register balancing over carry chain Mcount_soc_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_soc_hdmi_out1_core_timinggenerator_hcounter_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) _n25723<6>11_FRB soc_videosoc_interface_adr_6 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_5 soc_videosoc_interface_adr_2 has(ve) been forward balanced into : _n25723<6>1_FRB.
	Register(s) _n25723<6>11_FRB soc_videosoc_interface_adr_6 soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_5 has(ve) been forward balanced into : _n25728<6>1_FRB.
	Register(s) _n25734<6>11_FRB _n25686<6>11_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2280_o<6>1_FRB.
	Register(s) _n25734<6>11_FRB _n25754<6>21_FRB has(ve) been forward balanced into : _n25734<6>2_FRB.
	Register(s) _n25747<6>11_FRB _n25686<6>11_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2268_o<6>1_FRB.
	Register(s) soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_24 vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2280_o<6>1_FRB has(ve) been forward balanced into : Mmux_GND_1_o_vns_videosoc_interface2_bank_bus_adr[6]_mux_6655_OUT1715_FRB.
	Register(s) soc_videosoc_interface_adr_0 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_2 has(ve) been forward balanced into : Mmux_vns_videosoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_6685_OUT1211_FRB.
	Register(s) soc_videosoc_interface_adr_0 soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_1 has(ve) been forward balanced into : Mmux_vns_videosoc_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_6717_OUT261_FRB.
	Register(s) soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_3 _n25686<6>11_FRB has(ve) been forward balanced into : _n25686<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_0 _n25686<6>11_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2270_o<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_3 Mmux_vns_videosoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_6685_OUT1211_FRB _n25671<6>11_FRB has(ve) been forward balanced into : _n25671<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_3 Mmux_vns_videosoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_6685_OUT1211_FRB _n25686<6>11_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2260_o<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_3 Mmux_vns_videosoc_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_6717_OUT261_FRB has(ve) been forward balanced into : _n25747<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_3 Mmux_vns_videosoc_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_6717_OUT281_FRB has(ve) been forward balanced into : _n25734<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_0 soc_videosoc_interface_adr_4 has(ve) been forward balanced into : _n25740<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_2 soc_videosoc_interface_adr_0 _n25686<6>11_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2278_o<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_4 soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_0 has(ve) been forward balanced into : _n25723<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_4 soc_videosoc_interface_adr_3 soc_videosoc_interface_adr_5 soc_videosoc_interface_adr_6 Mmux_vns_videosoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_6685_OUT1211_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_PWR_1_o_equal_2292_o<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_6 soc_videosoc_interface_adr_4 soc_videosoc_interface_adr_5 has(ve) been forward balanced into : _n25686<6>11_FRB.
	Register(s) soc_videosoc_interface_adr_6 soc_videosoc_interface_adr_5 soc_videosoc_interface_adr_1 soc_videosoc_interface_adr_2 _n25723<6>11_FRB has(ve) been forward balanced into : vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2258_o<6>1_FRB.
	Register(s) soc_videosoc_interface_adr_6 soc_videosoc_interface_adr_5 soc_videosoc_interface_adr_4 has(ve) been forward balanced into : _n25754<6>21_FRB.
	Register(s) vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2260_o<6>1_FRB vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2268_o<6>1_FRB vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2270_o<6>1_FRB has(ve) been forward balanced into : Mmux_GND_1_o_vns_videosoc_interface1_bank_bus_adr[6]_mux_6645_OUT1921_FRB.
	Register(s) vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2260_o<6>1_FRB vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2270_o<6>1_FRB vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2268_o<6>1_FRB has(ve) been forward balanced into : Mmux_GND_1_o_vns_videosoc_interface1_bank_bus_adr[6]_mux_6645_OUT1911_FRB.
	Register(s) vns_videosoc_interface1_bank_bus_adr[6]_PWR_1_o_equal_2292_o<6>1_FRB vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2278_o<6>1_FRB vns_videosoc_interface1_bank_bus_adr[6]_GND_1_o_equal_2280_o<6>1_FRB _n25686<6>1_FRB has(ve) been forward balanced into : Mmux_GND_1_o_vns_videosoc_interface1_bank_bus_adr[6]_mux_6645_OUT1101_FRB.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) soc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_1_BRB0 soc_ddrphy_rddata_sr_1_BRB1 soc_ddrphy_rddata_sr_1_BRB2 soc_ddrphy_rddata_sr_1_BRB3 soc_ddrphy_rddata_sr_1_BRB4.
	Register(s) soc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_2_BRB0 soc_ddrphy_rddata_sr_2_BRB3 soc_ddrphy_rddata_sr_2_BRB4 soc_ddrphy_rddata_sr_2_BRB5 soc_ddrphy_rddata_sr_2_BRB6 soc_ddrphy_rddata_sr_2_BRB7 soc_ddrphy_rddata_sr_2_BRB8 soc_ddrphy_rddata_sr_2_BRB9 soc_ddrphy_rddata_sr_2_BRB10 soc_ddrphy_rddata_sr_2_BRB11 soc_ddrphy_rddata_sr_2_BRB12 soc_ddrphy_rddata_sr_2_BRB13 .
	Register(s) soc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_3_BRB0 soc_ddrphy_rddata_sr_3_BRB1 soc_ddrphy_rddata_sr_3_BRB2 soc_ddrphy_rddata_sr_3_BRB3 soc_ddrphy_rddata_sr_3_BRB4 soc_ddrphy_rddata_sr_3_BRB5 soc_ddrphy_rddata_sr_3_BRB6 soc_ddrphy_rddata_sr_3_BRB7 soc_ddrphy_rddata_sr_3_BRB8 soc_ddrphy_rddata_sr_3_BRB9 soc_ddrphy_rddata_sr_3_BRB10 soc_ddrphy_rddata_sr_3_BRB11 soc_ddrphy_rddata_sr_3_BRB12 soc_ddrphy_rddata_sr_3_BRB14 soc_ddrphy_rddata_sr_3_BRB15 soc_ddrphy_rddata_sr_3_BRB16 soc_ddrphy_rddata_sr_3_BRB17 .
	Register(s) soc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_4_BRB0 soc_ddrphy_rddata_sr_4_BRB1 soc_ddrphy_rddata_sr_4_BRB2 soc_ddrphy_rddata_sr_4_BRB3 soc_ddrphy_rddata_sr_4_BRB4 soc_ddrphy_rddata_sr_4_BRB5 soc_ddrphy_rddata_sr_4_BRB6 soc_ddrphy_rddata_sr_4_BRB7 soc_ddrphy_rddata_sr_4_BRB8 soc_ddrphy_rddata_sr_4_BRB9 soc_ddrphy_rddata_sr_4_BRB10 soc_ddrphy_rddata_sr_4_BRB11 soc_ddrphy_rddata_sr_4_BRB12 soc_ddrphy_rddata_sr_4_BRB13 soc_ddrphy_rddata_sr_4_BRB14 soc_ddrphy_rddata_sr_4_BRB16 soc_ddrphy_rddata_sr_4_BRB17 soc_ddrphy_rddata_sr_4_BRB18 soc_ddrphy_rddata_sr_4_BRB19 soc_ddrphy_rddata_sr_4_BRB20 soc_ddrphy_rddata_sr_4_BRB21 soc_ddrphy_rddata_sr_4_BRB22 soc_ddrphy_rddata_sr_4_BRB23 soc_ddrphy_rddata_sr_4_BRB24 soc_ddrphy_rddata_sr_4_BRB25 soc_ddrphy_rddata_sr_4_BRB26 soc_ddrphy_rddata_sr_4_BRB27.
	Register(s) soc_ddrphy_record0_cke has(ve) been backward balanced into : soc_ddrphy_record0_cke_BRB0 .
	Register(s) soc_ddrphy_record0_odt has(ve) been backward balanced into : soc_ddrphy_record0_odt_BRB0 soc_ddrphy_record0_odt_BRB1.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) soc_videosoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : soc_videosoc_sdram_dfi_p0_rddata_en_BRB0 soc_videosoc_sdram_dfi_p0_rddata_en_BRB1 soc_videosoc_sdram_dfi_p0_rddata_en_BRB2 soc_videosoc_sdram_dfi_p0_rddata_en_BRB3 soc_videosoc_sdram_dfi_p0_rddata_en_BRB4 soc_videosoc_sdram_dfi_p0_rddata_en_BRB5 soc_videosoc_sdram_dfi_p0_rddata_en_BRB6 soc_videosoc_sdram_dfi_p0_rddata_en_BRB7 soc_videosoc_sdram_dfi_p0_rddata_en_BRB8 soc_videosoc_sdram_dfi_p0_rddata_en_BRB10 soc_videosoc_sdram_dfi_p0_rddata_en_BRB11 soc_videosoc_sdram_dfi_p0_rddata_en_BRB12 soc_videosoc_sdram_dfi_p0_rddata_en_BRB13 soc_videosoc_sdram_dfi_p0_rddata_en_BRB14 soc_videosoc_sdram_dfi_p0_rddata_en_BRB15 soc_videosoc_sdram_dfi_p0_rddata_en_BRB16 soc_videosoc_sdram_dfi_p0_rddata_en_BRB17 soc_videosoc_sdram_dfi_p0_rddata_en_BRB18 soc_videosoc_sdram_dfi_p0_rddata_en_BRB19 soc_videosoc_sdram_dfi_p0_rddata_en_BRB20 soc_videosoc_sdram_dfi_p0_rddata_en_BRB21.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32.
	Register(s) vns_new_master_rdata_valid18 has(ve) been backward balanced into : vns_new_master_rdata_valid18_BRB0 vns_new_master_rdata_valid18_BRB1 vns_new_master_rdata_valid18_BRB2 vns_new_master_rdata_valid18_BRB4 vns_new_master_rdata_valid18_BRB6 vns_new_master_rdata_valid18_BRB8 vns_new_master_rdata_valid18_BRB11 vns_new_master_rdata_valid18_BRB13 .
	Register(s) vns_new_master_rdata_valid19 has(ve) been backward balanced into : vns_new_master_rdata_valid19_BRB0 vns_new_master_rdata_valid19_BRB1 vns_new_master_rdata_valid19_BRB2 vns_new_master_rdata_valid19_BRB4 vns_new_master_rdata_valid19_BRB6 vns_new_master_rdata_valid19_BRB8 vns_new_master_rdata_valid19_BRB11 vns_new_master_rdata_valid19_BRB13 .
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB5 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29 vns_new_master_rdata_valid2_BRB30 vns_new_master_rdata_valid2_BRB31 vns_new_master_rdata_valid2_BRB32.
	Register(s) vns_new_master_rdata_valid20 has(ve) been backward balanced into : vns_new_master_rdata_valid20_BRB0 vns_new_master_rdata_valid20_BRB1 vns_new_master_rdata_valid20_BRB2 vns_new_master_rdata_valid20_BRB4 vns_new_master_rdata_valid20_BRB6 vns_new_master_rdata_valid20_BRB8 vns_new_master_rdata_valid20_BRB11 vns_new_master_rdata_valid20_BRB13 .
	Register(s) vns_new_master_rdata_valid21 has(ve) been backward balanced into : vns_new_master_rdata_valid21_BRB0 vns_new_master_rdata_valid21_BRB1 vns_new_master_rdata_valid21_BRB2 vns_new_master_rdata_valid21_BRB4 vns_new_master_rdata_valid21_BRB6 vns_new_master_rdata_valid21_BRB8 vns_new_master_rdata_valid21_BRB11 vns_new_master_rdata_valid21_BRB13 .
	Register(s) vns_new_master_rdata_valid22 has(ve) been backward balanced into : vns_new_master_rdata_valid22_BRB0 vns_new_master_rdata_valid22_BRB2 vns_new_master_rdata_valid22_BRB3 vns_new_master_rdata_valid22_BRB4 .
	Register(s) vns_new_master_rdata_valid24 has(ve) been backward balanced into : vns_new_master_rdata_valid24_BRB0 vns_new_master_rdata_valid24_BRB1 vns_new_master_rdata_valid24_BRB2 vns_new_master_rdata_valid24_BRB4 vns_new_master_rdata_valid24_BRB6 vns_new_master_rdata_valid24_BRB8 vns_new_master_rdata_valid24_BRB11 vns_new_master_rdata_valid24_BRB13 .
	Register(s) vns_new_master_rdata_valid25 has(ve) been backward balanced into : vns_new_master_rdata_valid25_BRB0 vns_new_master_rdata_valid25_BRB1 vns_new_master_rdata_valid25_BRB2 vns_new_master_rdata_valid25_BRB4 vns_new_master_rdata_valid25_BRB6 vns_new_master_rdata_valid25_BRB8 vns_new_master_rdata_valid25_BRB11 vns_new_master_rdata_valid25_BRB13 .
	Register(s) vns_new_master_rdata_valid26 has(ve) been backward balanced into : vns_new_master_rdata_valid26_BRB0 vns_new_master_rdata_valid26_BRB1 vns_new_master_rdata_valid26_BRB2 vns_new_master_rdata_valid26_BRB4 vns_new_master_rdata_valid26_BRB6 vns_new_master_rdata_valid26_BRB8 vns_new_master_rdata_valid26_BRB11 vns_new_master_rdata_valid26_BRB13 .
	Register(s) vns_new_master_rdata_valid27 has(ve) been backward balanced into : vns_new_master_rdata_valid27_BRB0 vns_new_master_rdata_valid27_BRB1 vns_new_master_rdata_valid27_BRB2 vns_new_master_rdata_valid27_BRB4 vns_new_master_rdata_valid27_BRB6 vns_new_master_rdata_valid27_BRB8 vns_new_master_rdata_valid27_BRB11 vns_new_master_rdata_valid27_BRB13 .
	Register(s) vns_new_master_rdata_valid28 has(ve) been backward balanced into : vns_new_master_rdata_valid28_BRB0 vns_new_master_rdata_valid28_BRB2 vns_new_master_rdata_valid28_BRB3 vns_new_master_rdata_valid28_BRB4 .
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5 vns_new_master_rdata_valid3_BRB6 vns_new_master_rdata_valid3_BRB7 vns_new_master_rdata_valid3_BRB8 vns_new_master_rdata_valid3_BRB9 vns_new_master_rdata_valid3_BRB10 vns_new_master_rdata_valid3_BRB11 vns_new_master_rdata_valid3_BRB12 vns_new_master_rdata_valid3_BRB13 vns_new_master_rdata_valid3_BRB14 vns_new_master_rdata_valid3_BRB15 vns_new_master_rdata_valid3_BRB16 vns_new_master_rdata_valid3_BRB17 vns_new_master_rdata_valid3_BRB18 vns_new_master_rdata_valid3_BRB19 vns_new_master_rdata_valid3_BRB20.
	Register(s) vns_new_master_rdata_valid4 has(ve) been backward balanced into : vns_new_master_rdata_valid4_BRB0 vns_new_master_rdata_valid4_BRB1 vns_new_master_rdata_valid4_BRB2 vns_new_master_rdata_valid4_BRB3 vns_new_master_rdata_valid4_BRB4 vns_new_master_rdata_valid4_BRB5.
	Register(s) vns_videosoc_interface1_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_videosoc_interface1_bank_bus_dat_r_0_BRB0 vns_videosoc_interface1_bank_bus_dat_r_0_BRB1 vns_videosoc_interface1_bank_bus_dat_r_0_BRB2 vns_videosoc_interface1_bank_bus_dat_r_0_BRB3 vns_videosoc_interface1_bank_bus_dat_r_0_BRB5 vns_videosoc_interface1_bank_bus_dat_r_0_BRB6 vns_videosoc_interface1_bank_bus_dat_r_0_BRB7 vns_videosoc_interface1_bank_bus_dat_r_0_BRB8 vns_videosoc_interface1_bank_bus_dat_r_0_BRB9 vns_videosoc_interface1_bank_bus_dat_r_0_BRB10 vns_videosoc_interface1_bank_bus_dat_r_0_BRB11.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <soc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_3>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 10-bit shift register for signal <soc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <soc_hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB0>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid4_BRB0>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid4_BRB4>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid22_BRB0>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid22_BRB4>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid28_BRB0>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid28_BRB4>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB3>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB1>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid21_BRB1>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid21_BRB6>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid21_BRB8>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid21_BRB2>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid21_BRB11>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid21_BRB13>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid27_BRB1>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid27_BRB6>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid27_BRB8>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid27_BRB2>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid27_BRB11>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid27_BRB13>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB1>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB2>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB32>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB13>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB18>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB19>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB20>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB21>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB22>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB14>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB23>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB24>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB25>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB26>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB27>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7699
 Flip-Flops                                            : 7699
# Shift Registers                                      : 108
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 37
 3-bit shift register                                  : 29
 4-bit shift register                                  : 26
 5-bit shift register                                  : 6
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12573
#      GND                         : 1
#      INV                         : 243
#      LUT1                        : 596
#      LUT2                        : 1102
#      LUT3                        : 1295
#      LUT4                        : 930
#      LUT5                        : 1729
#      LUT6                        : 3565
#      MULT_AND                    : 42
#      MUXCY                       : 1495
#      MUXF7                       : 109
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 1433
# FlipFlops/Latches                : 7867
#      FD                          : 1257
#      FDE                         : 401
#      FDP                         : 14
#      FDPE                        : 2
#      FDR                         : 2147
#      FDRE                        : 3902
#      FDS                         : 37
#      FDSE                        : 100
#      ODDR2                       : 7
# RAMS                             : 898
#      RAM16X1D                    : 772
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 53
#      RAMB8BWER                   : 9
# Shift Registers                  : 108
#      SRLC16E                     : 108
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 73
#      BUFIO2                      : 1
#      IBUF                        : 4
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 26
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            7867  out of  54576    14%  
 Number of Slice LUTs:                11240  out of  27288    41%  
    Number used as Logic:              9460  out of  27288    34%  
    Number used as Memory:             1780  out of   6408    27%  
       Number used as RAM:             1672
       Number used as SRL:              108

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14794
   Number with an unused Flip Flop:    6927  out of  14794    46%  
   Number with an unused LUT:          3554  out of  14794    24%  
   Number of fully used LUT-FF pairs:  4313  out of  14794    29%  
   Number of unique control sets:       382

IO Utilization: 
 Number of IOs:                          93
 Number of bonded IOBs:                  91  out of    218    41%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               58  out of    116    50%  
    Number using Block RAM only:         58
 Number of BUFG/BUFGCTRLs:               13  out of     16    81%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk100                                          | PLL_ADV:CLKOUT5        | 5540  |
clk100                                          | PLL_ADV:CLKOUT2        | 75    |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT2        | 902   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT2        | 902   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1178  |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                      | BUFG                   | 2     |
clk100                                          | PLL_ADV:CLKOUT1        | 2     |
clk100                                          | PLL_ADV:CLKOUT3        | 2     |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.476ns (Maximum Frequency: 46.564MHz)
   Minimum input arrival time before clock: 3.538ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 21.476ns (frequency: 46.564MHz)
  Total number of paths / destination ports: 1436938 / 18201
-------------------------------------------------------------------------
Delay:               3.579ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           3066   0.447   2.702  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.579ns (0.877ns logic, 2.702ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 8.370ns (frequency: 119.469MHz)
  Total number of paths / destination ports: 61865 / 2662
-------------------------------------------------------------------------
Delay:               8.370ns (Levels of Logic = 8)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (FF)
  Destination:       soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 to soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.227  soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0)
     LUT6:I1->O            3   0.203   0.898  GND_1_o_GND_1_o_or_5211_OUT<0>2 (GND_1_o_GND_1_o_or_5211_OUT<0>2)
     LUT4:I0->O           20   0.203   1.321  GND_1_o_GND_1_o_or_5211_OUT<0>3 (GND_1_o_GND_1_o_or_5211_OUT<0>)
     LUT4:I1->O            3   0.205   0.995  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_lut<0> (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_lut<0>)
     LUT6:I1->O            2   0.203   0.617  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_cy<2>11 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_cy<2>1)
     LUT3:I2->O            2   0.205   0.617  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_cy<2>12 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_cy<2>)
     LUT6:I5->O            1   0.205   0.580  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_B_rs_xor<5>11 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5234_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5> (Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>15)
     FDR:D                     0.102          soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.370ns (2.114ns logic, 6.256ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12323 / 2562
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            soc_hdmi_in0_s6datacapture2_lateness_4 (FF)
  Destination:       soc_hdmi_in0_s6datacapture2_lateness_0 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: soc_hdmi_in0_s6datacapture2_lateness_4 to soc_hdmi_in0_s6datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in0_s6datacapture2_lateness_4 (soc_hdmi_in0_s6datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in0_s6datacapture2_too_late<7>_SW0 (N1603)
     LUT6:I5->O            2   0.205   0.721  soc_hdmi_in0_s6datacapture2_too_late<7> (soc_hdmi_in0_s6datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n25470_inv_SW0 (N2033)
     LUT6:I5->O            8   0.205   0.802  _n25470_inv (_n25470_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture2_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12538 / 2562
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            soc_hdmi_in1_s6datacapture2_lateness_4 (FF)
  Destination:       soc_hdmi_in1_s6datacapture2_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: soc_hdmi_in1_s6datacapture2_lateness_4 to soc_hdmi_in1_s6datacapture2_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in1_s6datacapture2_lateness_4 (soc_hdmi_in1_s6datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in1_s6datacapture2_too_late<7>_SW0 (N1609)
     LUT6:I5->O            2   0.205   0.721  soc_hdmi_in1_s6datacapture2_too_late<7> (soc_hdmi_in1_s6datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n25494_inv_SW0 (N2039)
     LUT6:I5->O            8   0.205   0.802  _n25494_inv (_n25494_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture2_lateness_1
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 338 / 338
-------------------------------------------------------------------------
Offset:              3.538ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       vns_videosoc_interface7_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to vns_videosoc_interface7_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash4x_dq_1_IOBUF (N2189)
     LUT6:I2->O            1   0.203   0.944  Mmux_GND_1_o_vns_videosoc_interface7_bank_bus_adr[1]_mux_6715_OUT1_SW0 (N2027)
     LUT6:I0->O            1   0.203   0.000  Mmux_GND_1_o_vns_videosoc_interface7_bank_bus_adr[1]_mux_6715_OUT1 (GND_1_o_vns_videosoc_interface7_bank_bus_adr[1]_mux_6715_OUT<0>)
     FDR:D                     0.102          vns_videosoc_interface7_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.538ns (1.730ns logic, 1.808ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_20:VALID (PAD)
  Destination:       soc_hdmi_in0_s6datacapture2_lateness_0 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: ISERDES2_20:VALID to soc_hdmi_in0_s6datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_20 (soc_hdmi_in0_s6datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n25470_inv (_n25470_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture2_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_26:VALID (PAD)
  Destination:       soc_hdmi_in1_s6datacapture2_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: ISERDES2_26:VALID to soc_hdmi_in1_s6datacapture2_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_26 (soc_hdmi_in1_s6datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n25494_inv (_n25494_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture2_lateness_1
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  vns_xilinxasyncresetsynchronizerimpl21 (vns_xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 234 / 189
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            soc_spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: soc_spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  soc_spiflash_bitbang_en_storage_full (soc_spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  soc_spiflash_oe_inv1 (soc_spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl10_regs1 (vns_xilinxmultiregimpl10_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in0_s6datacapture0_delay_ce1 (soc_hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl60_regs1 (vns_xilinxmultiregimpl60_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in1_s6datacapture0_delay_ce1 (soc_hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |   16.008|         |    1.919|         |
hdmi_in0_clk_p                                  |    2.418|         |         |         |
hdmi_in1_clk_p                                  |    2.418|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.543|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.738|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.582|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock soc_hdmi_out0_driver_clocking_clk_pix_unbuffered
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |    5.740|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.370|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 154.00 secs
Total CPU time to Xst completion: 152.56 secs
 
--> 


Total memory usage is 678096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1328 (   0 filtered)
Number of infos    :  284 (   0 filtered)

