{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 378, "design__instance__area": 12130.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.007291568908840418, "power__switching__total": 0.002191232517361641, "power__leakage__total": 1.358787073968415e-07, "power__total": 0.009482936933636665, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2581568087926113, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2576914587986787, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6443398219579693, "timing__setup__ws__corner:nom_tt_025C_5v00": 13.231861314488555, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.64434, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.262290502297107, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.26173650099215084, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.4282528897163258, "timing__setup__ws__corner:nom_ss_125C_4v50": 7.963725904135126, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.428253, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2563318241331184, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2558673623176306, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3062730156178408, "timing__setup__ws__corner:nom_ff_n40C_5v50": 15.525467573215602, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.306273, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.25574165731211224, "clock__skew__worst_setup": 0.2553269890006871, "timing__hold__ws": 0.301688627063752, "timing__setup__ws": 7.892977161934581, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.301689, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 160.6 178.52", "design__core__bbox": "6.72 15.68 153.44 160.72", "design__io": 38, "design__die__area": 28670.3, "design__core__area": 21280.3, "design__instance__count__stdcell": 601, "design__instance__area__stdcell": 13109.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.616051, "design__instance__utilization__stdcell": 0.616051, "design__rows": 43, "design__rows:GF018hv5v_mcu_sc7": 43, "design__sites": 9472, "design__sites:GF018hv5v_mcu_sc7": 9472, "design__instance__count__class:inverter": 65, "design__instance__area__class:inverter": 570.752, "design__instance__count__class:sequential_cell": 64, "design__instance__area__class:sequential_cell": 4776.76, "design__instance__count__class:multi_input_combinational_cell": 158, "design__instance__area__class:multi_input_combinational_cell": 3314.75, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 75, "design__instance__area__class:timing_repair_buffer": 2362.04, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 10870.6, "design__violations": 0, "design__instance__count__class:clock_buffer": 9, "design__instance__area__class:clock_buffer": 987.84, "design__instance__count__class:clock_inverter": 7, "design__instance__area__class:clock_inverter": 118.541, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 406, "route__net__special": 2, "route__drc_errors__iter:0": 58, "route__wirelength__iter:0": 10501, "route__drc_errors__iter:1": 4, "route__wirelength__iter:1": 10371, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 10365, "route__drc_errors": 0, "route__wirelength": 10365, "route__vias": 1901, "route__vias__singlecut": 1901, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 205.62, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 7, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 7, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 7, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.25738498172406316, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.25696948074534604, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6374108088430155, "timing__setup__ws__corner:min_tt_025C_5v00": 13.26471148244865, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.637411, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 7, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.26102196143329354, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2606032963188667, "timing__hold__ws__corner:min_ss_125C_4v50": 1.416282131659354, "timing__setup__ws__corner:min_ss_125C_4v50": 8.022654767592012, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.416282, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 7, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.25574165731211224, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2553269890006871, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.301688627063752, "timing__setup__ws__corner:min_ff_n40C_5v50": 15.547041427640268, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.301689, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 7, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2590601972932984, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2586241571880448, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6524003744116235, "timing__setup__ws__corner:max_tt_025C_5v00": 13.191107246548011, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.6524, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 7, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.26423106117673206, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.26318789559329153, "timing__hold__ws__corner:max_ss_125C_4v50": 1.4416319657198648, "timing__setup__ws__corner:max_ss_125C_4v50": 7.892977161934581, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.441632, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 7, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2570133623116354, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2566004981126763, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.31182007858380834, "timing__setup__ws__corner:max_ff_n40C_5v50": 15.49925032188142, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.31182, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 7, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 7, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99913, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000866, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000892532, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00038138, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000892532, "design_powergrid__voltage__worst": 0.000892532, "design_powergrid__voltage__worst__net:VDD": 4.99913, "design_powergrid__drop__worst": 0.000892532, "design_powergrid__drop__worst__net:VDD": 0.000866, "design_powergrid__voltage__worst__net:VSS": 0.000892532, "design_powergrid__drop__worst__net:VSS": 0.000892532, "ir__voltage__worst": 5, "ir__drop__avg": 0.000405, "ir__drop__worst": 0.000866, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}