module decoder_tb;
  reg a,b;
  wire [3:0]y;
  
  integer i;
  
  decoder dut(a,b,y);
  
  initial begin
    
    for(i=0;i<4;i=i+1)
      begin
        {a,b}=i;
        #10;
      end
    
  end
endmodule
