module wideexpr_00041(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed($signed(({1{(ctrl[5]?(s4)<<(4'b1111):s5)}})!=((ctrl[4]?{(4'sb0111)<<<(u1),(ctrl[4]?s2:s2),$signed(1'sb0)}:1'b0))));
  assign y1 = (ctrl[1]?+(5'sb10111):$signed(s3));
  assign y2 = $signed(((($signed({((ctrl[6]?6'sb010100:u0))>>((u4)<<<(s0)),s5}))|(6'sb001101))>>>(&(+({($signed(3'sb110))>>>($unsigned(3'sb101)),-(s0),3'sb010,{(s5)<<(4'b1101),(s7)&(2'sb11)}}))))==(((-(s3))<=(4'sb0101))<<($signed(3'sb100))));
  assign y3 = (-(((2'sb01)<<((1'b0)<<<(1'sb0)))>>>(+(+(3'sb001)))))^($signed(((s4)>>>((2'sb00)>>>(u5)))+(($signed(3'b011))-(s7))));
  assign y4 = $signed((6'sb010110)>>((ctrl[3]?(s5)<<(u2):$unsigned(((4'sb1010)>>(1'sb1))+((ctrl[0]?s3:s1))))));
  assign y5 = s2;
  assign y6 = $unsigned(s5);
  assign y7 = $signed($unsigned(((ctrl[6]?({(ctrl[4]?4'sb0000:$signed(-(s7)))})<<(u3):(ctrl[2]?s7:{(ctrl[6]?$signed(u7):(s5)<<({3'sb011,s4,s2,3'sb000})),u4})))|(u2)));
endmodule
