Sarita V. Adve , Mark D. Hill, Weak ordering—a new definition, Proceedings of the 17th annual international symposium on Computer Architecture, p.2-14, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325100]
Niket Agarwal, Tushar Krishna, Li-S. Peh, and Niraj K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 33--42.
Mohammad Alisafaee, Spatiotemporal Coherence Tracking, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.341-350, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.39]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Byn Choi , Rakesh Komuravelli , Hyojin Sung , Robert Smolinski , Nima Honarmand , Sarita V. Adve , Vikram S. Adve , Nicholas P. Carter , Ching-Tsun Chou, DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.155-166, October 10-14, 2011[doi>10.1109/PACT.2011.21]
Alan L. Cox , Robert J. Fowler, Adaptive cache coherency for detecting migratory shared data, Proceedings of the 20th annual international symposium on computer architecture, p.98-108, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165146]
Blas A. Cuesta , Alberto Ros , María E. Gómez , Antonio Robles , José F. Duato, Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000076]
Lei Fang , Peng Liu , Qi Hu , Michael C. Huang , Guofan Jiang, Building expressive, area-efficient coherence directories, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Christian Fensch and Marcelo Cintra. 2008. An OS-based alternative to full hardware coherence on tiled CMPs. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA). 355--366.
Michael Ferdman , Pejman Lotfi-Kamran , Ken Balet , Babak Falsafi, Cuckoo directory: A scalable directory for many-core systems, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.169-180, February 12-16, 2011
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
Hemayet Hossain , Sandhya Dwarkadas , Michael C. Huang, POPS: Coherence Protocol Optimization for Both Private and Shared Data, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.45-55, October 10-14, 2011[doi>10.1109/PACT.2011.11]
Stefanos Kaxiras , James R. Goodman, Improving CC-NUMA Performance Using Instruction-Based Prediction, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.161, January 09-12, 1999
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Stefanos Kaxiras and Alberto Ros. 2012. Efficient, snoopless, soc coherence. In Proceedings of the 25<sup>th</sup> IEEE International System-on-Chip Conference (IEEE SOCC). 230--235.
Stefanos Kaxiras , Alberto Ros, A new perspective for efficient virtual-cache coherence, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485968]
Daehoon Kim , Jeongseob Ahn , Jaehong Kim , Jaehyuk Huh, Subspace snooping: filtering snoops with operating system support, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854292]
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, Proceedings of the 28th annual international symposium on Computer architecture, p.144-154, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379259]
Alvin R. Lebeck , David A. Wood, Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors, Proceedings of the 22nd annual international symposium on Computer architecture, p.48-59, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223995]
Yong Li , Ahmed Abousamra , Rami Melhem , Alex K. Jones, Compiler-assisted data distribution for chip multiprocessors, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854335]
Yong Li , Rami Melhem , Alex K. Jones, Practically private: enabling high performance CMPs through compiler-assisted data classification, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370852]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Seth H. Pugsley , Josef B. Spjut , David W. Nellans , Rajeev Balasubramonian, SWEL: hardware cache coherence protocols to map shared data onto shared caches, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854331]
Alberto Ros , Stefanos Kaxiras, Complexity-effective multicore coherence, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370853]
Daniel J. Sorin , Mark D. Hill , David A. Wood, A Primer on Memory Consistency and Cache Coherence, Morgan & Claypool Publishers, 2011
Per Stenström , Mats Brorsson , Lars Sandberg, An adaptive cache coherence protocol optimized for migratory sharing, Proceedings of the 20th annual international symposium on computer architecture, p.109-118, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165147]
Stephen Somogyi. 2004. Memory coherence activity prediction in commercial workloads. Master of Science Degree ThesIs. Department of Electrical and Computer Engineering. Carnegie Mellon University. Pittsburgh, PA.
Stephen Somogyi , Thomas F. Wenisch , Nikolaos Hardavellas , Jangwoo Kim , Anastassia Ailamaki , Babak Falsafi, Memory coherence activity prediction in commercial workloads, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.37-45, June 20-20, 2004, Munich, Germany[doi>10.1145/1054943.1054949]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
David A. Wood , Mark D. Hill , R. E. Kessler, A model for estimating trace-sample miss ratios, Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.79-89, May 21-24, 1991, San Diego, California, USA[doi>10.1145/107971.107981]
Jason Zebchuk , Babak Falsafi , Andreas Moshovos, Multi-grain coherence directories, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540739]
Hongzhou Zhao , Arrvindh Shriraman , Snehasish Kumar , Sandhya Dwarkadas, Protozoa: adaptive granularity cache coherence, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485969]
