****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : risc8
Version: O-2018.06-SP4
Date   : Wed Jun  1 18:53:19 2022
****************************************


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                     0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                     0.57 &     1.25 f
  U27/ZN (inv0d1)                                         0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                               0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                          0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                            0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                           0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                             0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                 0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                   0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                   0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                 0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                               0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                 0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                               0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                 0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                               0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                 0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                               0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                 0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                               0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                 0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                              0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                 0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                    0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                              0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                               0.40 &     8.33 f
  U_regb_biu/U47/ZN (inv0d0)                              0.30 &     8.62 r
  U_regb_biu/U206/ZN (oai2222d1)                          0.41 &     9.03 f
  U_regb_biu/sp_reg_15_/D (dfprb1)                        0.00 &     9.03 f
  data arrival time                                                  9.03

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (propagated)                        0.72       8.72
  clock reconvergence pessimism                           0.00       8.72
  clock uncertainty                                      -0.40       8.32
  U_regb_biu/sp_reg_15_/CP (dfprb1)                                  8.32 r
  library setup time                                     -0.00       8.31
  data required time                                                 8.31
  ------------------------------------------------------------------------------
  data required time                                                 8.31
  data arrival time                                                 -9.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


1
