Warning (10268): Verilog HDL information at casilla.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/Admin/Desktop/lab4/LABORATORIO-4-DD/casilla.sv Line: 15
Warning (10268): Verilog HDL information at memTurn.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/Admin/Desktop/lab4/LABORATORIO-4-DD/memTurn.sv Line: 10
