<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3338" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3338{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3338{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3338{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3338{left:75px;bottom:1039px;letter-spacing:-0.15px;}
#t5_3338{left:260px;bottom:1039px;letter-spacing:-0.13px;}
#t6_3338{left:458px;bottom:1039px;letter-spacing:-0.21px;}
#t7_3338{left:659px;bottom:1039px;letter-spacing:-0.21px;}
#t8_3338{left:75px;bottom:1014px;letter-spacing:-0.13px;}
#t9_3338{left:75px;bottom:998px;letter-spacing:-0.14px;}
#ta_3338{left:260px;bottom:1014px;letter-spacing:-0.14px;}
#tb_3338{left:458px;bottom:1014px;letter-spacing:-0.22px;}
#tc_3338{left:659px;bottom:1014px;letter-spacing:-0.14px;}
#td_3338{left:75px;bottom:973px;letter-spacing:-0.14px;}
#te_3338{left:260px;bottom:973px;letter-spacing:-0.11px;}
#tf_3338{left:260px;bottom:956px;letter-spacing:-0.11px;}
#tg_3338{left:321px;bottom:963px;}
#th_3338{left:458px;bottom:973px;letter-spacing:-0.11px;}
#ti_3338{left:458px;bottom:956px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_3338{left:519px;bottom:963px;}
#tk_3338{left:659px;bottom:973px;letter-spacing:-0.14px;}
#tl_3338{left:75px;bottom:932px;letter-spacing:-0.13px;}
#tm_3338{left:75px;bottom:915px;letter-spacing:-0.14px;}
#tn_3338{left:260px;bottom:932px;letter-spacing:-0.14px;}
#to_3338{left:458px;bottom:932px;letter-spacing:-0.22px;}
#tp_3338{left:659px;bottom:932px;letter-spacing:-0.14px;}
#tq_3338{left:75px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_3338{left:260px;bottom:891px;letter-spacing:-0.11px;}
#ts_3338{left:298px;bottom:897px;}
#tt_3338{left:458px;bottom:891px;letter-spacing:-0.11px;}
#tu_3338{left:495px;bottom:897px;}
#tv_3338{left:659px;bottom:891px;letter-spacing:-0.14px;}
#tw_3338{left:75px;bottom:866px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tx_3338{left:260px;bottom:866px;letter-spacing:-0.12px;}
#ty_3338{left:458px;bottom:866px;letter-spacing:-0.11px;}
#tz_3338{left:659px;bottom:866px;letter-spacing:-0.13px;}
#t10_3338{left:75px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_3338{left:260px;bottom:842px;letter-spacing:-0.12px;}
#t12_3338{left:458px;bottom:842px;letter-spacing:-0.12px;}
#t13_3338{left:659px;bottom:842px;letter-spacing:-0.14px;}
#t14_3338{left:75px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_3338{left:260px;bottom:817px;letter-spacing:-0.13px;}
#t16_3338{left:458px;bottom:817px;letter-spacing:-0.13px;}
#t17_3338{left:518px;bottom:824px;}
#t18_3338{left:659px;bottom:817px;letter-spacing:-0.14px;}
#t19_3338{left:75px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_3338{left:260px;bottom:793px;}
#t1b_3338{left:458px;bottom:793px;}
#t1c_3338{left:466px;bottom:799px;}
#t1d_3338{left:659px;bottom:793px;letter-spacing:-0.14px;}
#t1e_3338{left:75px;bottom:768px;letter-spacing:-0.15px;}
#t1f_3338{left:260px;bottom:768px;letter-spacing:-0.13px;}
#t1g_3338{left:458px;bottom:768px;letter-spacing:-0.15px;}
#t1h_3338{left:659px;bottom:768px;letter-spacing:-0.13px;}
#t1i_3338{left:75px;bottom:744px;letter-spacing:-0.13px;}
#t1j_3338{left:260px;bottom:744px;letter-spacing:-0.11px;}
#t1k_3338{left:458px;bottom:744px;letter-spacing:-0.12px;}
#t1l_3338{left:659px;bottom:744px;letter-spacing:-0.14px;}
#t1m_3338{left:75px;bottom:719px;letter-spacing:-0.15px;}
#t1n_3338{left:260px;bottom:719px;}
#t1o_3338{left:458px;bottom:719px;}
#t1p_3338{left:466px;bottom:726px;}
#t1q_3338{left:659px;bottom:719px;letter-spacing:-0.14px;}
#t1r_3338{left:75px;bottom:695px;letter-spacing:-0.14px;}
#t1s_3338{left:75px;bottom:675px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1t_3338{left:90px;bottom:658px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_3338{left:75px;bottom:639px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1v_3338{left:75px;bottom:619px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1w_3338{left:75px;bottom:599px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1x_3338{left:75px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1y_3338{left:75px;bottom:559px;letter-spacing:-0.11px;}
#t1z_3338{left:75px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t20_3338{left:90px;bottom:522px;letter-spacing:-0.1px;}
#t21_3338{left:75px;bottom:503px;letter-spacing:-0.12px;}
#t22_3338{left:188px;bottom:460px;letter-spacing:0.11px;word-spacing:0.03px;}
#t23_3338{left:274px;bottom:460px;letter-spacing:0.13px;word-spacing:0.01px;}
#t24_3338{left:132px;bottom:437px;letter-spacing:-0.14px;}
#t25_3338{left:256px;bottom:437px;letter-spacing:-0.11px;}
#t26_3338{left:385px;bottom:437px;letter-spacing:-0.14px;}
#t27_3338{left:499px;bottom:437px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_3338{left:75px;bottom:412px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_3338{left:235px;bottom:412px;letter-spacing:-0.14px;}
#t2a_3338{left:323px;bottom:412px;letter-spacing:-0.12px;}
#t2b_3338{left:323px;bottom:396px;letter-spacing:-0.13px;}
#t2c_3338{left:494px;bottom:412px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2d_3338{left:75px;bottom:371px;letter-spacing:-0.13px;}
#t2e_3338{left:235px;bottom:371px;letter-spacing:-0.14px;}
#t2f_3338{left:323px;bottom:371px;letter-spacing:-0.11px;word-spacing:-1.1px;}
#t2g_3338{left:323px;bottom:354px;letter-spacing:-0.12px;}
#t2h_3338{left:323px;bottom:338px;letter-spacing:-0.13px;}
#t2i_3338{left:494px;bottom:371px;letter-spacing:-0.14px;}
#t2j_3338{left:75px;bottom:313px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t2k_3338{left:235px;bottom:313px;letter-spacing:-0.14px;}
#t2l_3338{left:323px;bottom:313px;letter-spacing:-0.12px;}
#t2m_3338{left:323px;bottom:296px;letter-spacing:-0.12px;}
#t2n_3338{left:323px;bottom:279px;letter-spacing:-0.13px;}
#t2o_3338{left:494px;bottom:313px;letter-spacing:-0.13px;}
#t2p_3338{left:75px;bottom:255px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_3338{left:75px;bottom:238px;letter-spacing:-0.17px;}
#t2r_3338{left:235px;bottom:255px;letter-spacing:-0.14px;}
#t2s_3338{left:323px;bottom:255px;letter-spacing:-0.09px;}
#t2t_3338{left:323px;bottom:238px;letter-spacing:-0.12px;}
#t2u_3338{left:323px;bottom:221px;letter-spacing:-0.11px;}
#t2v_3338{left:323px;bottom:205px;letter-spacing:-0.12px;}
#t2w_3338{left:494px;bottom:255px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_3338{left:75px;bottom:180px;letter-spacing:-0.17px;}
#t2y_3338{left:235px;bottom:180px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2z_3338{left:323px;bottom:180px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_3338{left:323px;bottom:163px;letter-spacing:-0.13px;}
#t31_3338{left:494px;bottom:180px;letter-spacing:-0.11px;}
#t32_3338{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t33_3338{left:227px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t34_3338{left:727px;bottom:1086px;letter-spacing:0.12px;}
#t35_3338{left:135px;bottom:1063px;letter-spacing:-0.13px;}
#t36_3338{left:324px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t37_3338{left:534px;bottom:1063px;letter-spacing:-0.17px;}
#t38_3338{left:740px;bottom:1063px;letter-spacing:-0.13px;}

.s1_3338{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3338{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3338{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3338{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_3338{font-size:9px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3338{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3338{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3338{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3338" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3338Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3338" style="-webkit-user-select: none;"><object width="935" height="1210" data="3338/3338.svg" type="image/svg+xml" id="pdf3338" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3338" class="t s1_3338">10-4 </span><span id="t2_3338" class="t s1_3338">Vol. 3A </span>
<span id="t3_3338" class="t s2_3338">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3338" class="t s3_3338">IA32_FS_BASE/GS_BASE </span><span id="t5_3338" class="t s3_3338">0H </span><span id="t6_3338" class="t s3_3338">0H </span><span id="t7_3338" class="t s3_3338">0H </span>
<span id="t8_3338" class="t s3_3338">IA32_PMCx, </span>
<span id="t9_3338" class="t s3_3338">IA32_PERFEVTSELx </span>
<span id="ta_3338" class="t s3_3338">0H </span><span id="tb_3338" class="t s3_3338">0H </span><span id="tc_3338" class="t s3_3338">Unchanged </span>
<span id="td_3338" class="t s3_3338">IA32_PERF_GLOBAL_CTRL </span><span id="te_3338" class="t s3_3338">Sets bits n-1:0 and clears the </span>
<span id="tf_3338" class="t s3_3338">upper bits. </span>
<span id="tg_3338" class="t s4_3338">7 </span>
<span id="th_3338" class="t s3_3338">Sets bits n-1:0 and clears the </span>
<span id="ti_3338" class="t s3_3338">upper bits. </span>
<span id="tj_3338" class="t s4_3338">7 </span>
<span id="tk_3338" class="t s3_3338">Unchanged </span>
<span id="tl_3338" class="t s3_3338">IA32_FIXED_CTRx, </span>
<span id="tm_3338" class="t s3_3338">IA32_FIXED_CTR_CTRL </span>
<span id="tn_3338" class="t s3_3338">0H </span><span id="to_3338" class="t s3_3338">0H </span><span id="tp_3338" class="t s3_3338">Unchanged </span>
<span id="tq_3338" class="t s3_3338">Data and Code Cache, TLBs </span><span id="tr_3338" class="t s3_3338">Invalid </span>
<span id="ts_3338" class="t s5_3338">6 </span>
<span id="tt_3338" class="t s3_3338">Invalid </span>
<span id="tu_3338" class="t s5_3338">6 </span>
<span id="tv_3338" class="t s3_3338">Unchanged </span>
<span id="tw_3338" class="t s3_3338">Fixed MTRRs </span><span id="tx_3338" class="t s3_3338">Disabled </span><span id="ty_3338" class="t s3_3338">Disabled </span><span id="tz_3338" class="t s3_3338">Unchanged </span>
<span id="t10_3338" class="t s3_3338">Variable MTRRs </span><span id="t11_3338" class="t s3_3338">Disabled </span><span id="t12_3338" class="t s3_3338">Disabled </span><span id="t13_3338" class="t s3_3338">Unchanged </span>
<span id="t14_3338" class="t s3_3338">Machine-Check Banks </span><span id="t15_3338" class="t s3_3338">Undefined </span><span id="t16_3338" class="t s3_3338">Undefined </span>
<span id="t17_3338" class="t s5_3338">W </span>
<span id="t18_3338" class="t s3_3338">Unchanged </span>
<span id="t19_3338" class="t s3_3338">Last Branch Record Stack </span><span id="t1a_3338" class="t s3_3338">0 </span><span id="t1b_3338" class="t s3_3338">0 </span>
<span id="t1c_3338" class="t s5_3338">W </span>
<span id="t1d_3338" class="t s3_3338">Unchanged </span>
<span id="t1e_3338" class="t s3_3338">APIC </span><span id="t1f_3338" class="t s3_3338">Enabled </span><span id="t1g_3338" class="t s3_3338">Enabled </span><span id="t1h_3338" class="t s3_3338">Unchanged </span>
<span id="t1i_3338" class="t s3_3338">X2APIC </span><span id="t1j_3338" class="t s3_3338">Disabled </span><span id="t1k_3338" class="t s3_3338">Disabled </span><span id="t1l_3338" class="t s3_3338">Unchanged </span>
<span id="t1m_3338" class="t s3_3338">IA32_DEBUG_INTERFACE </span><span id="t1n_3338" class="t s3_3338">0 </span><span id="t1o_3338" class="t s3_3338">0 </span>
<span id="t1p_3338" class="t s5_3338">W </span>
<span id="t1q_3338" class="t s3_3338">Unchanged </span>
<span id="t1r_3338" class="t s6_3338">NOTES: </span>
<span id="t1s_3338" class="t s3_3338">1. The 10 most-significant bits of the EFLAGS register are undefined following a reset. Software should not depend on the states of </span>
<span id="t1t_3338" class="t s3_3338">any of these bits. </span>
<span id="t1u_3338" class="t s3_3338">2. The CD and NW flags are unchanged, bit 4 is set to 1, all other bits are cleared. </span>
<span id="t1v_3338" class="t s3_3338">3. Where “n” is the Extended Model Value for the respective processor, and “xx” = don’t care. </span>
<span id="t1w_3338" class="t s3_3338">4. If Built-In Self-Test (BIST) is invoked on power up or reset, EAX is 0 only if all tests passed. (BIST cannot be invoked during an INIT.) </span>
<span id="t1x_3338" class="t s3_3338">5. The state of the x87 FPU and MMX registers is not changed by the execution of an INIT. </span>
<span id="t1y_3338" class="t s3_3338">6. Internal caches are invalid after power-up and RESET, but left unchanged with an INIT. </span>
<span id="t1z_3338" class="t s3_3338">7. Where “n” is the number of general-purpose counters available in the processor. See Chapter 20, “Performance Monitoring,” for addi- </span>
<span id="t20_3338" class="t s3_3338">tional details. </span>
<span id="t21_3338" class="t s3_3338">W: Warm RESET behavior differs from power-on RESET with details listed in Table 10-2. </span>
<span id="t22_3338" class="t s7_3338">Table 10-2. </span><span id="t23_3338" class="t s7_3338">Variance of RESET Values in Selected Intel Architecture Processors </span>
<span id="t24_3338" class="t s8_3338">State </span><span id="t25_3338" class="t s8_3338">XREF </span><span id="t26_3338" class="t s8_3338">Value </span><span id="t27_3338" class="t s8_3338">Feature Flag or DisplayFamily_DisplayModel Signatures </span>
<span id="t28_3338" class="t s3_3338">Time-Stamp Counter </span><span id="t29_3338" class="t s3_3338">Warm RESET </span><span id="t2a_3338" class="t s3_3338">Unmodified across warm </span>
<span id="t2b_3338" class="t s3_3338">Reset </span>
<span id="t2c_3338" class="t s3_3338">06_2DH, 06_3EH </span>
<span id="t2d_3338" class="t s3_3338">Machine-Check Banks </span><span id="t2e_3338" class="t s3_3338">Warm RESET </span><span id="t2f_3338" class="t s3_3338">IA32_MCi_Status banks are </span>
<span id="t2g_3338" class="t s3_3338">unmodified across warm </span>
<span id="t2h_3338" class="t s3_3338">Reset </span>
<span id="t2i_3338" class="t s3_3338">06_2DH, 06_3EH, 06_3FH, 06_4FH, 06_56H </span>
<span id="t2j_3338" class="t s3_3338">Last Branch Record Stack </span><span id="t2k_3338" class="t s3_3338">Warm RESET </span><span id="t2l_3338" class="t s3_3338">LBR stack MSRs are </span>
<span id="t2m_3338" class="t s3_3338">unmodified across warm </span>
<span id="t2n_3338" class="t s3_3338">Reset </span>
<span id="t2o_3338" class="t s3_3338">06_1AH, 06_1CH, DisplayFamiy= 06 and DisplayModel &gt;1DH </span>
<span id="t2p_3338" class="t s3_3338">Intel Processor Trace </span>
<span id="t2q_3338" class="t s3_3338">MSRs </span>
<span id="t2r_3338" class="t s3_3338">Warm RESET </span><span id="t2s_3338" class="t s3_3338">Clears </span>
<span id="t2t_3338" class="t s3_3338">IA32_RTIT_CTL.TraceEn, </span>
<span id="t2u_3338" class="t s3_3338">the rest of MSRs are </span>
<span id="t2v_3338" class="t s3_3338">unmodified </span>
<span id="t2w_3338" class="t s3_3338">If CPUID.(EAX=14H, ECX=0H):EBX[bit 2] = 1 </span>
<span id="t2x_3338" class="t s3_3338">IA32_DEBUG_INTERFACE </span><span id="t2y_3338" class="t s3_3338">Warm RESET </span><span id="t2z_3338" class="t s3_3338">Unmodified across warm </span>
<span id="t30_3338" class="t s3_3338">Reset </span>
<span id="t31_3338" class="t s3_3338">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t32_3338" class="t s7_3338">Table 10-1. </span><span id="t33_3338" class="t s7_3338">IA-32 and Intel® 64 Processor States Following Power-up, Reset, or INIT </span><span id="t34_3338" class="t s7_3338">(Contd.) </span>
<span id="t35_3338" class="t s8_3338">Register </span><span id="t36_3338" class="t s8_3338">Power up </span><span id="t37_3338" class="t s8_3338">Reset </span><span id="t38_3338" class="t s8_3338">INIT </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
