

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun May  8 20:47:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4709448|  4709448|  47.094 ms|  47.094 ms|  4709449|  4709449|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_matchedFilter_fu_467  |matchedFilter  |  3820798|  3820798|  38.208 ms|  38.208 ms|  3820798|  3820798|     none|
        |grp_fft_fu_479            |fft            |   320521|   320521|   3.205 ms|   3.205 ms|   320521|   320521|     none|
        |grp_matmul_fu_491         |matmul         |   488288|   488288|   4.883 ms|   4.883 ms|   488288|   488288|     none|
        +--------------------------+---------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_1                     |    12520|    12520|         1|          1|          1|  12520|       yes|
        |- VITIS_LOOP_10_2                    |    12520|    12520|         1|          1|          1|  12520|       yes|
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2    |    12521|    12521|         3|          1|          1|  12520|       yes|
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2  |    12211|    12211|         6|          1|          1|  12207|       yes|
        |- VITIS_LOOP_59_1_VITIS_LOOP_60_2    |    10017|    10017|         3|          1|          1|  10016|       yes|
        |- VITIS_LOOP_17_1                    |    10017|    10017|         3|          1|          1|  10016|       yes|
        |- VITIS_LOOP_21_2                    |    10017|    10017|         3|          1|          1|  10016|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    532|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    2|    3613|   2566|    -|
|Memory           |      192|    -|       9|      6|    -|
|Multiplexer      |        -|    -|       -|    958|    -|
|Register         |        -|    -|     544|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      200|    2|    4166|   4126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       71|   ~0|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+-----+-----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+--------------------+---------+----+-----+-----+-----+
    |grp_fft_fu_479            |fft                 |        4|   1|  792|  674|    0|
    |grp_matchedFilter_fu_467  |matchedFilter       |        2|   0|  797|  801|    0|
    |grp_matmul_fu_491         |matmul              |        2|   1|  704|  691|    0|
    |mul_10s_32s_40_2_1_U33    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U34    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U35    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U36    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U39    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_10s_32s_40_2_1_U40    |mul_10s_32s_40_2_1  |        0|   0|  165|   50|    0|
    |mul_9s_32s_40_2_1_U37     |mul_9s_32s_40_2_1   |        0|   0|  165|   50|    0|
    |mul_9s_32s_40_2_1_U38     |mul_9s_32s_40_2_1   |        0|   0|  165|   50|    0|
    +--------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                     |                    |        8|   2| 3613| 2566|    0|
    +--------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |          Memory          |         Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |hamming_coeff_M_real_V_U  |hamming_coeff_M_real_V  |        0|  9|   6|    0|     39|    9|     1|          351|
    |real_V_U                  |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |imag_V_U                  |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_A_M_real_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_A_M_imag_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_B_M_real_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    |mat_B_M_imag_V_U          |real_V                  |       32|  0|   0|    0|  12520|   32|     1|       400640|
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                     |                        |      192|  9|   6|    0|  75159|  201|     7|      2404191|
    +--------------------------+------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_644_p2      |         +|   0|  0|  17|          14|           1|
    |add_ln108_fu_656_p2        |         +|   0|  0|  14|           9|           1|
    |add_ln109_fu_684_p2        |         +|   0|  0|  14|           6|           1|
    |add_ln10_fu_518_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln110_1_fu_721_p2      |         +|   0|  0|  14|          14|          14|
    |add_ln110_fu_708_p2        |         +|   0|  0|  14|          14|          14|
    |add_ln17_fu_870_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln21_fu_887_p2         |         +|   0|  0|  17|          14|           1|
    |add_ln37_1_fu_535_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln37_fu_547_p2         |         +|   0|  0|  14|           9|           1|
    |add_ln38_fu_575_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln39_1_fu_617_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln39_fu_627_p2         |         +|   0|  0|  17|          14|          14|
    |add_ln40_1_fu_608_p2       |         +|   0|  0|  14|          14|          14|
    |add_ln40_fu_599_p2         |         +|   0|  0|  14|          14|          14|
    |add_ln59_1_fu_774_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln59_fu_786_p2         |         +|   0|  0|  14|           9|           1|
    |add_ln60_fu_814_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln61_fu_859_p2         |         +|   0|  0|  17|          14|          14|
    |add_ln62_1_fu_847_p2       |         +|   0|  0|  14|          14|          14|
    |add_ln62_fu_838_p2         |         +|   0|  0|  14|          14|          14|
    |add_ln6_fu_501_p2          |         +|   0|  0|  17|          14|           1|
    |ap_block_state2            |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state4            |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_650_p2       |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln109_fu_662_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln10_fu_524_p2        |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln17_fu_876_p2        |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln21_fu_893_p2        |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln37_fu_541_p2        |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln38_fu_553_p2        |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln59_fu_780_p2        |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln60_fu_792_p2        |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln6_fu_507_p2         |      icmp|   0|  0|  12|          14|          13|
    |ap_block_pp5_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_676_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln108_fu_668_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln37_1_fu_567_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln37_fu_559_p3      |    select|   0|  0|   6|           1|           1|
    |select_ln59_1_fu_806_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln59_fu_798_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 532|         414|         306|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  100|         20|    1|         20|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter5       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_361_p4  |    9|          2|    9|         18|
    |ap_phi_mux_i_3_phi_fu_394_p4  |    9|          2|    9|         18|
    |ap_phi_mux_i_4_phi_fu_427_p4  |    9|          2|    9|         18|
    |data_IN_TDATA_blk_n           |    9|          2|    1|          2|
    |data_OUT_TDATA_blk_n          |    9|          2|    1|          2|
    |data_OUT_TDATA_int_regslice   |   14|          3|   32|         96|
    |grp_fu_1130_ce                |   14|          3|    1|          3|
    |grp_fu_1130_p0                |    9|          2|   10|         20|
    |grp_fu_1130_p1                |    9|          2|   32|         64|
    |grp_fu_1134_ce                |   14|          3|    1|          3|
    |grp_fu_1134_p0                |    9|          2|   10|         20|
    |grp_fu_1134_p1                |    9|          2|   32|         64|
    |grp_fu_1138_ce                |    9|          2|    1|          2|
    |grp_fu_1142_ce                |    9|          2|    1|          2|
    |grp_fu_1146_ce                |    9|          2|    1|          2|
    |grp_fu_1150_ce                |    9|          2|    1|          2|
    |grp_fu_739_ce                 |    9|          2|    1|          2|
    |grp_fu_739_p0                 |    9|          2|   10|         20|
    |grp_fu_739_p1                 |    9|          2|   32|         64|
    |grp_fu_748_ce                 |    9|          2|    1|          2|
    |grp_fu_748_p0                 |    9|          2|   10|         20|
    |grp_fu_748_p1                 |    9|          2|   32|         64|
    |i_1_reg_335                   |    9|          2|   14|         28|
    |i_2_reg_357                   |    9|          2|    9|         18|
    |i_3_reg_390                   |    9|          2|    9|         18|
    |i_4_reg_423                   |    9|          2|    9|         18|
    |i_5_reg_445                   |    9|          2|   14|         28|
    |i_6_reg_456                   |    9|          2|   14|         28|
    |i_reg_324                     |    9|          2|   14|         28|
    |imag_V_address0               |   25|          5|   14|         70|
    |imag_V_d0                     |   14|          3|   32|         96|
    |indvar_flatten15_reg_412      |    9|          2|   14|         28|
    |indvar_flatten7_reg_379       |    9|          2|   14|         28|
    |indvar_flatten_reg_346        |    9|          2|   14|         28|
    |j_1_reg_401                   |    9|          2|    6|         12|
    |j_2_reg_434                   |    9|          2|    6|         12|
    |j_reg_368                     |    9|          2|    6|         12|
    |mat_A_M_imag_V_address0       |   37|          7|   14|         98|
    |mat_A_M_imag_V_ce0            |   25|          5|    1|          5|
    |mat_A_M_imag_V_d0             |   20|          4|   32|        128|
    |mat_A_M_imag_V_we0            |   20|          4|    1|          4|
    |mat_A_M_real_V_address0       |   37|          7|   14|         98|
    |mat_A_M_real_V_ce0            |   25|          5|    1|          5|
    |mat_A_M_real_V_d0             |   20|          4|   32|        128|
    |mat_A_M_real_V_we0            |   20|          4|    1|          4|
    |mat_B_M_imag_V_address0       |   25|          5|   14|         70|
    |mat_B_M_imag_V_ce0            |   25|          5|    1|          5|
    |mat_B_M_imag_V_d0             |   14|          3|   32|         96|
    |mat_B_M_imag_V_we0            |   14|          3|    1|          3|
    |mat_B_M_real_V_address0       |   25|          5|   14|         70|
    |mat_B_M_real_V_ce0            |   25|          5|    1|          5|
    |mat_B_M_real_V_d0             |   14|          3|   32|         96|
    |mat_B_M_real_V_we0            |   14|          3|    1|          3|
    |real_V_address0               |   25|          5|   14|         70|
    |real_V_d0                     |   14|          3|   32|         96|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  958|        201|  675|       1984|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln40_1_reg_947                     |  14|   0|   14|          0|
    |add_ln61_reg_1087                      |  14|   0|   14|          0|
    |ap_CS_fsm                              |  19|   0|   19|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |grp_fft_fu_479_ap_start_reg            |   1|   0|    1|          0|
    |grp_matchedFilter_fu_467_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_fu_491_ap_start_reg         |   1|   0|    1|          0|
    |hamming_coeff_M_real_V_load_reg_1020   |   9|   0|    9|          0|
    |i_1_reg_335                            |  14|   0|   14|          0|
    |i_2_reg_357                            |   9|   0|    9|          0|
    |i_3_reg_390                            |   9|   0|    9|          0|
    |i_4_reg_423                            |   9|   0|    9|          0|
    |i_5_reg_445                            |  14|   0|   14|          0|
    |i_6_reg_456                            |  14|   0|   14|          0|
    |i_reg_324                              |  14|   0|   14|          0|
    |icmp_ln108_reg_967                     |   1|   0|    1|          0|
    |icmp_ln17_reg_1097                     |   1|   0|    1|          0|
    |icmp_ln17_reg_1097_pp5_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln21_reg_1116                     |   1|   0|    1|          0|
    |icmp_ln21_reg_1116_pp6_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln37_reg_925                      |   1|   0|    1|          0|
    |icmp_ln37_reg_925_pp2_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln59_reg_1056                     |   1|   0|    1|          0|
    |icmp_ln59_reg_1056_pp4_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten15_reg_412               |  14|   0|   14|          0|
    |indvar_flatten7_reg_379                |  14|   0|   14|          0|
    |indvar_flatten_reg_346                 |  14|   0|   14|          0|
    |j_1_reg_401                            |   6|   0|    6|          0|
    |j_2_reg_434                            |   6|   0|    6|          0|
    |j_reg_368                              |   6|   0|    6|          0|
    |p_r_M_imag_V_2_reg_1015                |  32|   0|   32|          0|
    |p_r_M_imag_V_reg_1046                  |  32|   0|   32|          0|
    |p_r_M_real_V_1_reg_1010                |  32|   0|   32|          0|
    |p_r_V_2_reg_1041                       |  32|   0|   32|          0|
    |select_ln108_1_reg_977                 |   9|   0|    9|          0|
    |select_ln108_reg_971                   |   6|   0|    6|          0|
    |select_ln37_1_reg_935                  |   9|   0|    9|          0|
    |select_ln37_reg_929                    |   6|   0|    6|          0|
    |select_ln59_1_reg_1065                 |   9|   0|    9|          0|
    |select_ln59_reg_1060                   |   6|   0|    6|          0|
    |zext_ln110_2_reg_989                   |  14|   0|   64|         50|
    |icmp_ln108_reg_967                     |  64|  32|    1|          0|
    |zext_ln110_2_reg_989                   |  64|  32|   64|         50|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 544|  64|  531|        100|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|           top|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|           top|  return value|
|data_IN_TDATA    |   in|   32|          axis|       data_IN|       pointer|
|data_IN_TVALID   |   in|    1|          axis|       data_IN|       pointer|
|data_IN_TREADY   |  out|    1|          axis|       data_IN|       pointer|
|data_OUT_TDATA   |  out|   32|          axis|      data_OUT|       pointer|
|data_OUT_TVALID  |  out|    1|          axis|      data_OUT|       pointer|
|data_OUT_TREADY  |   in|    1|          axis|      data_OUT|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 7
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-3 : II = 1, D = 6, States = { 13 14 15 16 17 18 }
  Pipeline-4 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-5 : II = 1, D = 3, States = { 25 26 27 }
  Pipeline-6 : II = 1, D = 3, States = { 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 19 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 25 
28 --> 29 
29 --> 32 30 
30 --> 31 
31 --> 29 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_IN, void @empty_12, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_IN"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_OUT, void @empty_12, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_OUT"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%real_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:139]   --->   Operation 39 'alloca' 'real_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%imag_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:140]   --->   Operation 40 'alloca' 'imag_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%mat_A_M_real_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:141]   --->   Operation 41 'alloca' 'mat_A_M_real_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%mat_A_M_imag_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:141]   --->   Operation 42 'alloca' 'mat_A_M_imag_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%mat_B_M_real_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:142]   --->   Operation 43 'alloca' 'mat_B_M_real_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%mat_B_M_imag_V = alloca i64 1" [../SourceCodes/radarProcessor.cpp:142]   --->   Operation 44 'alloca' 'mat_B_M_imag_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln6 = br void" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 45 'br' 'br_ln6' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i14 %add_ln6, void %.split18, i14 0, void" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.81ns)   --->   "%add_ln6 = add i14 %i, i14 1" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 47 'add' 'add_ln6' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.20ns)   --->   "%icmp_ln6 = icmp_eq  i14 %i, i14 12520" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 49 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split18, void %.preheader5.preheader" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 51 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 52 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../SourceCodes/radarProcessor.cpp:6]   --->   Operation 53 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%real_V_addr = getelementptr i32 %real_V, i64 0, i64 %i_cast" [../SourceCodes/radarProcessor.cpp:7]   --->   Operation 54 'getelementptr' 'real_V_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_IN_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %data_IN" [../SourceCodes/radarProcessor.cpp:7]   --->   Operation 55 'read' 'data_IN_read' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln7 = store i32 %data_IN_read, i14 %real_V_addr" [../SourceCodes/radarProcessor.cpp:7]   --->   Operation 56 'store' 'store_ln7' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%i_1 = phi i14 %add_ln10, void %.split16, i14 0, void %.preheader5.preheader" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 59 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.81ns)   --->   "%add_ln10 = add i14 %i_1, i14 1" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 60 'add' 'add_ln10' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.20ns)   --->   "%icmp_ln10 = icmp_eq  i14 %i_1, i14 12520" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 62 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520"   --->   Operation 63 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split16, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 64 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%i_1_cast = zext i14 %i_1" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 65 'zext' 'i_1_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../SourceCodes/radarProcessor.cpp:10]   --->   Operation 66 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%imag_V_addr = getelementptr i32 %imag_V, i64 0, i64 %i_1_cast" [../SourceCodes/radarProcessor.cpp:11]   --->   Operation 67 'getelementptr' 'imag_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%data_IN_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %data_IN" [../SourceCodes/radarProcessor.cpp:11]   --->   Operation 68 'read' 'data_IN_read_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %data_IN_read_1, i14 %imag_V_addr" [../SourceCodes/radarProcessor.cpp:11]   --->   Operation 69 'store' 'store_ln11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln37 = br void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 71 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.43>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln37_1, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i14 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %select_ln37_1, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i9 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 73 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln38, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, i6 0, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader.preheader" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 74 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln37_1 = add i14 %indvar_flatten, i14 1" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 75 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.20ns)   --->   "%icmp_ln37 = icmp_eq  i14 %indvar_flatten, i14 12520" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 77 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 78 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln37 = add i9 %i_2, i9 1" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 79 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.42ns)   --->   "%icmp_ln38 = icmp_eq  i6 %j, i6 40" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 80 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.18ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i6 0, i6 %j" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 81 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.96ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i9 %add_ln37, i9 %i_2" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 82 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 %select_ln37, i6 1" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 83 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.61>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln37_1, i5 0" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 84 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln37_1, i3 0" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 85 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i12 %tmp_1" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 86 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40 = add i14 %tmp, i14 %zext_ln40_1" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 87 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i6 %select_ln37" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 88 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln40_1 = add i14 %add_ln40, i14 %zext_ln40_2" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 89 'add' 'add_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %select_ln37" [../SourceCodes/radarProcessor.cpp:37]   --->   Operation 90 'zext' 'j_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.54ns)   --->   "%add_ln39_1 = add i12 %tmp_1, i12 %j_cast" [../SourceCodes/radarProcessor.cpp:39]   --->   Operation 91 'add' 'add_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %add_ln39_1" [../SourceCodes/radarProcessor.cpp:39]   --->   Operation 92 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln39 = add i14 %zext_ln39, i14 %tmp" [../SourceCodes/radarProcessor.cpp:39]   --->   Operation 93 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i14 %add_ln39" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 94 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_r_V = getelementptr i32 %real_V, i64 0, i64 %zext_ln40" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 95 'getelementptr' 'p_r_V' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_i_V = getelementptr i32 %imag_V, i64 0, i64 %zext_ln40" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 96 'getelementptr' 'p_i_V' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%p_r_V_load = load i14 %p_r_V"   --->   Operation 97 'load' 'p_r_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%p_i_V_load = load i14 %p_i_V"   --->   Operation 98 'load' 'p_i_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12520, i64 12520, i64 12520"   --->   Operation 100 'speclooptripcount' 'empty_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i14 %add_ln40_1" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 102 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%mat_A_M_real_V_addr = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln40_3" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 103 'getelementptr' 'mat_A_M_real_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%mat_A_M_imag_V_addr = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln40_3" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 104 'getelementptr' 'mat_A_M_imag_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../SourceCodes/radarProcessor.cpp:38]   --->   Operation 105 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%p_r_V_load = load i14 %p_r_V"   --->   Operation 106 'load' 'p_r_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%p_i_V_load = load i14 %p_i_V"   --->   Operation 107 'load' 'p_i_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %p_r_V_load, i14 %mat_A_M_real_V_addr" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 108 'store' 'store_ln40' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %p_i_V_load, i14 %mat_A_M_imag_V_addr" [../SourceCodes/radarProcessor.cpp:40]   --->   Operation 109 'store' 'store_ln40' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14array2RealImagP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit.preheader"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln146 = call void @matmul, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i10 %pulseCanceler_coeff_M_real_V" [../SourceCodes/radarProcessor.cpp:146]   --->   Operation 111 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln146 = call void @matmul, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i10 %pulseCanceler_coeff_M_real_V" [../SourceCodes/radarProcessor.cpp:146]   --->   Operation 112 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln147 = call void @matchedFilter, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i9 %matchedFilter_coeff_M_real_V, i9 %matchedFilter_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:147]   --->   Operation 113 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.58>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln147 = call void @matchedFilter, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i9 %matchedFilter_coeff_M_real_V, i9 %matchedFilter_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:147]   --->   Operation 114 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln108 = br void" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 115 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 4.43>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i14 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i14 %add_ln108_1, void %.split10" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 116 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%i_3 = phi i9 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i9 %select_ln108_1, void %.split10" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 117 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%j_1 = phi i6 0, void %_Z8axis2MatP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PA40_St7complexIS2_E.exit, i6 %add_ln109, void %.split10" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 118 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.81ns)   --->   "%add_ln108_1 = add i14 %indvar_flatten7, i14 1" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 119 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.20ns)   --->   "%icmp_ln108 = icmp_eq  i14 %indvar_flatten7, i14 12207" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 121 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split10, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 122 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.82ns)   --->   "%add_ln108 = add i9 %i_3, i9 1" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 123 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.42ns)   --->   "%icmp_ln109 = icmp_eq  i6 %j_1, i6 39" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 124 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.18ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i6 0, i6 %j_1" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 125 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.96ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i9 %add_ln108, i9 %i_3" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 126 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln109 = add i6 %select_ln108, i6 1" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 127 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.09>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln108_1, i5 0" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 128 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln108_1, i3 0" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 129 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i12 %tmp_3" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 130 'zext' 'zext_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln110 = add i14 %tmp_2, i14 %zext_ln110" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 131 'add' 'add_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %select_ln108" [../SourceCodes/radarProcessor.cpp:108]   --->   Operation 132 'zext' 'j_1_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i6 %select_ln108" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 133 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln110_1 = add i14 %add_ln110, i14 %zext_ln110_1" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 134 'add' 'add_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i14 %add_ln110_1" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 135 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 136 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 137 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (3.25ns)   --->   "%p_r_M_real_V_1 = load i14 %p_x_M_real_V"   --->   Operation 138 'load' 'p_r_M_real_V_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_14 : Operation 139 [2/2] (3.25ns)   --->   "%p_r_M_imag_V_2 = load i14 %p_x_M_imag_V"   --->   Operation 139 'load' 'p_r_M_imag_V_2' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%hamming_coeff_M_real_V_addr = getelementptr i9 %hamming_coeff_M_real_V, i64 0, i64 %j_1_cast"   --->   Operation 140 'getelementptr' 'hamming_coeff_M_real_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 141 [2/2] (2.32ns)   --->   "%hamming_coeff_M_real_V_load = load i6 %hamming_coeff_M_real_V_addr"   --->   Operation 141 'load' 'hamming_coeff_M_real_V_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 39> <ROM>

State 15 <SV = 12> <Delay = 3.25>
ST_15 : Operation 142 [1/2] (3.25ns)   --->   "%p_r_M_real_V_1 = load i14 %p_x_M_real_V"   --->   Operation 142 'load' 'p_r_M_real_V_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_15 : Operation 143 [1/2] (3.25ns)   --->   "%p_r_M_imag_V_2 = load i14 %p_x_M_imag_V"   --->   Operation 143 'load' 'p_r_M_imag_V_2' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_15 : Operation 144 [1/2] (2.32ns)   --->   "%hamming_coeff_M_real_V_load = load i6 %hamming_coeff_M_real_V_addr"   --->   Operation 144 'load' 'hamming_coeff_M_real_V_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 39> <ROM>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %hamming_coeff_M_real_V_load"   --->   Operation 145 'zext' 'zext_ln1118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %p_r_M_real_V_1"   --->   Operation 146 'sext' 'sext_ln1118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 147 [2/2] (6.91ns)   --->   "%mul_ln1115 = mul i40 %zext_ln1118, i40 %sext_ln1118"   --->   Operation 147 'mul' 'mul_ln1115' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %p_r_M_imag_V_2"   --->   Operation 148 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 149 [2/2] (6.91ns)   --->   "%mul_ln1115_1 = mul i40 %zext_ln1118, i40 %sext_ln1118_1"   --->   Operation 149 'mul' 'mul_ln1115_1' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 150 [1/2] (6.91ns)   --->   "%mul_ln1115 = mul i40 %zext_ln1118, i40 %sext_ln1118"   --->   Operation 150 'mul' 'mul_ln1115' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%p_r_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1115, i32 8, i32 39"   --->   Operation 151 'partselect' 'p_r_V_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_17 : Operation 152 [1/2] (6.91ns)   --->   "%mul_ln1115_1 = mul i40 %zext_ln1118, i40 %sext_ln1118_1"   --->   Operation 152 'mul' 'mul_ln1115_1' <Predicate = (!icmp_ln108)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%p_r_M_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1115_1, i32 8, i32 39"   --->   Operation 153 'partselect' 'p_r_M_imag_V' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 3.25>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_1_VITIS_LOOP_109_2_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12207, i64 12207, i64 12207"   --->   Operation 155 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%mat_B_M_real_V_addr = getelementptr i32 %mat_B_M_real_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 157 'getelementptr' 'mat_B_M_real_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%mat_B_M_imag_V_addr = getelementptr i32 %mat_B_M_imag_V, i64 0, i64 %zext_ln110_2" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 158 'getelementptr' 'mat_B_M_imag_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../SourceCodes/radarProcessor.cpp:109]   --->   Operation 159 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %p_r_V_2, i14 %mat_B_M_real_V_addr" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 160 'store' 'store_ln110' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_18 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %p_r_M_imag_V, i14 %mat_B_M_imag_V_addr" [../SourceCodes/radarProcessor.cpp:110]   --->   Operation 161 'store' 'store_ln110' <Predicate = (!icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln149 = call void @fft, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i10 %fft_coeff_M_real_V, i10 %fft_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:149]   --->   Operation 163 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 12> <Delay = 1.58>
ST_20 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln149 = call void @fft, i32 %mat_B_M_real_V, i32 %mat_B_M_imag_V, i32 %mat_A_M_real_V, i32 %mat_A_M_imag_V, i10 %fft_coeff_M_real_V, i10 %fft_coeff_M_imag_V" [../SourceCodes/radarProcessor.cpp:149]   --->   Operation 164 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln59 = br void" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 165 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 21 <SV = 13> <Delay = 4.43>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i14 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i14 %add_ln59_1, void %.split6" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 166 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%i_4 = phi i9 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i9 %select_ln59_1, void %.split6" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 167 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%j_2 = phi i6 0, void %_Z13hammingWindowPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEES6_.exit, i6 %add_ln60, void %.split6" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 168 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (1.81ns)   --->   "%add_ln59_1 = add i14 %indvar_flatten15, i14 1" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 169 'add' 'add_ln59_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln59 = icmp_eq  i14 %indvar_flatten15, i14 10016" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 171 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split6, void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 172 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln59 = add i9 %i_4, i9 1" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 173 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (1.42ns)   --->   "%icmp_ln60 = icmp_eq  i6 %j_2, i6 32" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 174 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (1.18ns)   --->   "%select_ln59 = select i1 %icmp_ln60, i6 0, i6 %j_2" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 175 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 176 [1/1] (0.96ns)   --->   "%select_ln59_1 = select i1 %icmp_ln60, i9 %add_ln59, i9 %i_4" [../SourceCodes/radarProcessor.cpp:59]   --->   Operation 176 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (1.82ns)   --->   "%add_ln60 = add i6 %select_ln59, i6 1" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 177 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 7.09>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln59_1, i5 0" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 178 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln59_1, i3 0" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 179 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i12 %tmp_5" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 180 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62 = add i14 %tmp_4, i14 %zext_ln62_1" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 181 'add' 'add_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i6 %select_ln59" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 182 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln62_1 = add i14 %add_ln62, i14 %zext_ln62_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 183 'add' 'add_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i14 %add_ln62_1" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 184 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%mat_A_M_real_V_addr_2 = getelementptr i32 %mat_A_M_real_V, i64 0, i64 %zext_ln62_3" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 185 'getelementptr' 'mat_A_M_real_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%mat_A_M_imag_V_addr_2 = getelementptr i32 %mat_A_M_imag_V, i64 0, i64 %zext_ln62_3" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 186 'getelementptr' 'mat_A_M_imag_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (1.81ns)   --->   "%add_ln61 = add i14 %zext_ln62_2, i14 %tmp_4" [../SourceCodes/radarProcessor.cpp:61]   --->   Operation 187 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [2/2] (3.25ns)   --->   "%mat_A_M_real_V_load = load i14 %mat_A_M_real_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 188 'load' 'mat_A_M_real_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_22 : Operation 189 [2/2] (3.25ns)   --->   "%mat_A_M_imag_V_load = load i14 %mat_A_M_imag_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 189 'load' 'mat_A_M_imag_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 23 <SV = 15> <Delay = 6.50>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_1_VITIS_LOOP_60_2_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016"   --->   Operation 191 'speclooptripcount' 'empty_22' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../SourceCodes/radarProcessor.cpp:60]   --->   Operation 193 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i14 %add_ln61" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 194 'zext' 'zext_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 195 [1/2] (3.25ns)   --->   "%mat_A_M_real_V_load = load i14 %mat_A_M_real_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 195 'load' 'mat_A_M_real_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 196 [1/2] (3.25ns)   --->   "%mat_A_M_imag_V_load = load i14 %mat_A_M_imag_V_addr_2" [../SourceCodes/radarProcessor.cpp:62]   --->   Operation 196 'load' 'mat_A_M_imag_V_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%imag_V_addr_2 = getelementptr i32 %imag_V, i64 0, i64 %zext_ln62" [../SourceCodes/radarProcessor.cpp:63]   --->   Operation 197 'getelementptr' 'imag_V_addr_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %mat_A_M_imag_V_load, i14 %imag_V_addr_2" [../SourceCodes/radarProcessor.cpp:63]   --->   Operation 198 'store' 'store_ln63' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%real_V_addr_3 = getelementptr i32 %real_V, i64 0, i64 %zext_ln62" [../SourceCodes/radarProcessor.cpp:64]   --->   Operation 199 'getelementptr' 'real_V_addr_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %mat_A_M_real_V_load, i14 %real_V_addr_3" [../SourceCodes/radarProcessor.cpp:64]   --->   Operation 200 'store' 'store_ln64' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 24 <SV = 14> <Delay = 1.58>
ST_24 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 25 <SV = 15> <Delay = 3.25>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%i_5 = phi i14 %add_ln17, void %.split2, i14 0, void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit.preheader" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 203 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (1.81ns)   --->   "%add_ln17 = add i14 %i_5, i14 1" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 204 'add' 'add_ln17' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 205 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (2.20ns)   --->   "%icmp_ln17 = icmp_eq  i14 %i_5, i14 10016" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 206 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016"   --->   Operation 207 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void %.preheader.preheader" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 208 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%i_5_cast = zext i14 %i_5" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 209 'zext' 'i_5_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%real_V_addr_2 = getelementptr i32 %real_V, i64 0, i64 %i_5_cast" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 210 'getelementptr' 'real_V_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_25 : Operation 211 [2/2] (3.25ns)   --->   "%real_V_load = load i14 %real_V_addr_2" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 211 'load' 'real_V_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 26 <SV = 16> <Delay = 3.25>
ST_26 : Operation 212 [1/2] (3.25ns)   --->   "%real_V_load = load i14 %real_V_addr_2" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 212 'load' 'real_V_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_26 : Operation 213 [2/2] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %real_V_load" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 213 'write' 'write_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 17> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../SourceCodes/radarProcessor.cpp:17]   --->   Operation 214 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_27 : Operation 215 [1/2] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %real_V_load" [../SourceCodes/radarProcessor.cpp:18]   --->   Operation 215 'write' 'write_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8mat2AxisPA40_St7complexI8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEEPS3_S7_.exit"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 28 <SV = 16> <Delay = 1.58>
ST_28 : Operation 217 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 29 <SV = 17> <Delay = 3.25>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%i_6 = phi i14 %add_ln21, void %.split, i14 0, void %.preheader.preheader" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 218 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (1.81ns)   --->   "%add_ln21 = add i14 %i_6, i14 1" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 219 'add' 'add_ln21' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (2.20ns)   --->   "%icmp_ln21 = icmp_eq  i14 %i_6, i14 10016" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 221 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10016, i64 10016, i64 10016"   --->   Operation 222 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void %_Z14realImag2ArrayP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 223 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%i_6_cast = zext i14 %i_6" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 224 'zext' 'i_6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%imag_V_addr_3 = getelementptr i32 %imag_V, i64 0, i64 %i_6_cast" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 225 'getelementptr' 'imag_V_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_29 : Operation 226 [2/2] (3.25ns)   --->   "%imag_V_load = load i14 %imag_V_addr_3" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 226 'load' 'imag_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>

State 30 <SV = 18> <Delay = 3.25>
ST_30 : Operation 227 [1/2] (3.25ns)   --->   "%imag_V_load = load i14 %imag_V_addr_3" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 227 'load' 'imag_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_30 : Operation 228 [2/2] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %imag_V_load" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 228 'write' 'write_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 31 <SV = 19> <Delay = 0.00>
ST_31 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../SourceCodes/radarProcessor.cpp:21]   --->   Operation 229 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_31 : Operation 230 [1/2] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %data_OUT, i32 %imag_V_load" [../SourceCodes/radarProcessor.cpp:22]   --->   Operation 230 'write' 'write_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 32 <SV = 18> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln156 = ret" [../SourceCodes/radarProcessor.cpp:156]   --->   Operation 232 'ret' 'ret_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_IN]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_OUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pulseCanceler_coeff_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ matchedFilter_coeff_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ matchedFilter_coeff_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hamming_coeff_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fft_coeff_M_real_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fft_coeff_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0           (spectopmodule    ) [ 000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000000000000000000000000]
real_V                      (alloca           ) [ 001111111111111111111111111100000]
imag_V                      (alloca           ) [ 001111111111111111111111111111110]
mat_A_M_real_V              (alloca           ) [ 001111111111111111111111000000000]
mat_A_M_imag_V              (alloca           ) [ 001111111111111111111111000000000]
mat_B_M_real_V              (alloca           ) [ 001111111111111111111000000000000]
mat_B_M_imag_V              (alloca           ) [ 001111111111111111111000000000000]
br_ln6                      (br               ) [ 011000000000000000000000000000000]
i                           (phi              ) [ 001000000000000000000000000000000]
add_ln6                     (add              ) [ 011000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln6                    (icmp             ) [ 001000000000000000000000000000000]
empty                       (speclooptripcount) [ 000000000000000000000000000000000]
br_ln6                      (br               ) [ 000000000000000000000000000000000]
i_cast                      (zext             ) [ 000000000000000000000000000000000]
specloopname_ln6            (specloopname     ) [ 000000000000000000000000000000000]
real_V_addr                 (getelementptr    ) [ 000000000000000000000000000000000]
data_IN_read                (read             ) [ 000000000000000000000000000000000]
store_ln7                   (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 011000000000000000000000000000000]
br_ln0                      (br               ) [ 000110000000000000000000000000000]
i_1                         (phi              ) [ 000010000000000000000000000000000]
add_ln10                    (add              ) [ 000110000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln10                   (icmp             ) [ 000010000000000000000000000000000]
empty_19                    (speclooptripcount) [ 000000000000000000000000000000000]
br_ln10                     (br               ) [ 000000000000000000000000000000000]
i_1_cast                    (zext             ) [ 000000000000000000000000000000000]
specloopname_ln10           (specloopname     ) [ 000000000000000000000000000000000]
imag_V_addr                 (getelementptr    ) [ 000000000000000000000000000000000]
data_IN_read_1              (read             ) [ 000000000000000000000000000000000]
store_ln11                  (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000110000000000000000000000000000]
br_ln37                     (br               ) [ 000001111000000000000000000000000]
indvar_flatten              (phi              ) [ 000000100000000000000000000000000]
i_2                         (phi              ) [ 000000100000000000000000000000000]
j                           (phi              ) [ 000000100000000000000000000000000]
add_ln37_1                  (add              ) [ 000001111000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln37                   (icmp             ) [ 000000111000000000000000000000000]
br_ln37                     (br               ) [ 000000000000000000000000000000000]
add_ln37                    (add              ) [ 000000000000000000000000000000000]
icmp_ln38                   (icmp             ) [ 000000000000000000000000000000000]
select_ln37                 (select           ) [ 000000110000000000000000000000000]
select_ln37_1               (select           ) [ 000001111000000000000000000000000]
add_ln38                    (add              ) [ 000001111000000000000000000000000]
tmp                         (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_1                       (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln40_1                 (zext             ) [ 000000000000000000000000000000000]
add_ln40                    (add              ) [ 000000000000000000000000000000000]
zext_ln40_2                 (zext             ) [ 000000000000000000000000000000000]
add_ln40_1                  (add              ) [ 000000101000000000000000000000000]
j_cast                      (zext             ) [ 000000000000000000000000000000000]
add_ln39_1                  (add              ) [ 000000000000000000000000000000000]
zext_ln39                   (zext             ) [ 000000000000000000000000000000000]
add_ln39                    (add              ) [ 000000000000000000000000000000000]
zext_ln40                   (zext             ) [ 000000000000000000000000000000000]
p_r_V                       (getelementptr    ) [ 000000101000000000000000000000000]
p_i_V                       (getelementptr    ) [ 000000101000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 000000000000000000000000000000000]
empty_20                    (speclooptripcount) [ 000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
zext_ln40_3                 (zext             ) [ 000000000000000000000000000000000]
mat_A_M_real_V_addr         (getelementptr    ) [ 000000000000000000000000000000000]
mat_A_M_imag_V_addr         (getelementptr    ) [ 000000000000000000000000000000000]
specloopname_ln38           (specloopname     ) [ 000000000000000000000000000000000]
p_r_V_load                  (load             ) [ 000000000000000000000000000000000]
p_i_V_load                  (load             ) [ 000000000000000000000000000000000]
store_ln40                  (store            ) [ 000000000000000000000000000000000]
store_ln40                  (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000001111000000000000000000000000]
call_ln146                  (call             ) [ 000000000000000000000000000000000]
call_ln147                  (call             ) [ 000000000000000000000000000000000]
br_ln108                    (br               ) [ 000000000000111111100000000000000]
indvar_flatten7             (phi              ) [ 000000000000010000000000000000000]
i_3                         (phi              ) [ 000000000000010000000000000000000]
j_1                         (phi              ) [ 000000000000010000000000000000000]
add_ln108_1                 (add              ) [ 000000000000111111100000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln108                  (icmp             ) [ 000000000000011111100000000000000]
br_ln108                    (br               ) [ 000000000000000000000000000000000]
add_ln108                   (add              ) [ 000000000000000000000000000000000]
icmp_ln109                  (icmp             ) [ 000000000000000000000000000000000]
select_ln108                (select           ) [ 000000000000011000000000000000000]
select_ln108_1              (select           ) [ 000000000000111111100000000000000]
add_ln109                   (add              ) [ 000000000000111111100000000000000]
tmp_2                       (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_3                       (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln110                  (zext             ) [ 000000000000000000000000000000000]
add_ln110                   (add              ) [ 000000000000000000000000000000000]
j_1_cast                    (zext             ) [ 000000000000000000000000000000000]
zext_ln110_1                (zext             ) [ 000000000000000000000000000000000]
add_ln110_1                 (add              ) [ 000000000000000000000000000000000]
zext_ln110_2                (zext             ) [ 000000000000010111100000000000000]
p_x_M_real_V                (getelementptr    ) [ 000000000000010100000000000000000]
p_x_M_imag_V                (getelementptr    ) [ 000000000000010100000000000000000]
hamming_coeff_M_real_V_addr (getelementptr    ) [ 000000000000010100000000000000000]
p_r_M_real_V_1              (load             ) [ 000000000000010010000000000000000]
p_r_M_imag_V_2              (load             ) [ 000000000000010010000000000000000]
hamming_coeff_M_real_V_load (load             ) [ 000000000000010010000000000000000]
zext_ln1118                 (zext             ) [ 000000000000010001000000000000000]
sext_ln1118                 (sext             ) [ 000000000000010001000000000000000]
sext_ln1118_1               (sext             ) [ 000000000000010001000000000000000]
mul_ln1115                  (mul              ) [ 000000000000000000000000000000000]
p_r_V_2                     (partselect       ) [ 000000000000010000100000000000000]
mul_ln1115_1                (mul              ) [ 000000000000000000000000000000000]
p_r_M_imag_V                (partselect       ) [ 000000000000010000100000000000000]
specloopname_ln0            (specloopname     ) [ 000000000000000000000000000000000]
empty_21                    (speclooptripcount) [ 000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
mat_B_M_real_V_addr         (getelementptr    ) [ 000000000000000000000000000000000]
mat_B_M_imag_V_addr         (getelementptr    ) [ 000000000000000000000000000000000]
specloopname_ln109          (specloopname     ) [ 000000000000000000000000000000000]
store_ln110                 (store            ) [ 000000000000000000000000000000000]
store_ln110                 (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000111111100000000000000]
call_ln149                  (call             ) [ 000000000000000000000000000000000]
br_ln59                     (br               ) [ 000000000000000000001111000000000]
indvar_flatten15            (phi              ) [ 000000000000000000000100000000000]
i_4                         (phi              ) [ 000000000000000000000100000000000]
j_2                         (phi              ) [ 000000000000000000000100000000000]
add_ln59_1                  (add              ) [ 000000000000000000001111000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln59                   (icmp             ) [ 000000000000000000000111000000000]
br_ln59                     (br               ) [ 000000000000000000000000000000000]
add_ln59                    (add              ) [ 000000000000000000000000000000000]
icmp_ln60                   (icmp             ) [ 000000000000000000000000000000000]
select_ln59                 (select           ) [ 000000000000000000000110000000000]
select_ln59_1               (select           ) [ 000000000000000000001111000000000]
add_ln60                    (add              ) [ 000000000000000000001111000000000]
tmp_4                       (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_5                       (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln62_1                 (zext             ) [ 000000000000000000000000000000000]
add_ln62                    (add              ) [ 000000000000000000000000000000000]
zext_ln62_2                 (zext             ) [ 000000000000000000000000000000000]
add_ln62_1                  (add              ) [ 000000000000000000000000000000000]
zext_ln62_3                 (zext             ) [ 000000000000000000000000000000000]
mat_A_M_real_V_addr_2       (getelementptr    ) [ 000000000000000000000101000000000]
mat_A_M_imag_V_addr_2       (getelementptr    ) [ 000000000000000000000101000000000]
add_ln61                    (add              ) [ 000000000000000000000101000000000]
specloopname_ln0            (specloopname     ) [ 000000000000000000000000000000000]
empty_22                    (speclooptripcount) [ 000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
specloopname_ln60           (specloopname     ) [ 000000000000000000000000000000000]
zext_ln62                   (zext             ) [ 000000000000000000000000000000000]
mat_A_M_real_V_load         (load             ) [ 000000000000000000000000000000000]
mat_A_M_imag_V_load         (load             ) [ 000000000000000000000000000000000]
imag_V_addr_2               (getelementptr    ) [ 000000000000000000000000000000000]
store_ln63                  (store            ) [ 000000000000000000000000000000000]
real_V_addr_3               (getelementptr    ) [ 000000000000000000000000000000000]
store_ln64                  (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000001111000000000]
br_ln0                      (br               ) [ 000000000000000000000000111100000]
i_5                         (phi              ) [ 000000000000000000000000010000000]
add_ln17                    (add              ) [ 000000000000000000000000111100000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln17                   (icmp             ) [ 000000000000000000000000011100000]
empty_23                    (speclooptripcount) [ 000000000000000000000000000000000]
br_ln17                     (br               ) [ 000000000000000000000000000000000]
i_5_cast                    (zext             ) [ 000000000000000000000000000000000]
real_V_addr_2               (getelementptr    ) [ 000000000000000000000000011000000]
real_V_load                 (load             ) [ 000000000000000000000000010100000]
specloopname_ln17           (specloopname     ) [ 000000000000000000000000000000000]
write_ln18                  (write            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000111100000]
br_ln0                      (br               ) [ 000000000000000000000000000011110]
i_6                         (phi              ) [ 000000000000000000000000000001000]
add_ln21                    (add              ) [ 000000000000000000000000000011110]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln21                   (icmp             ) [ 000000000000000000000000000001110]
empty_24                    (speclooptripcount) [ 000000000000000000000000000000000]
br_ln21                     (br               ) [ 000000000000000000000000000000000]
i_6_cast                    (zext             ) [ 000000000000000000000000000000000]
imag_V_addr_3               (getelementptr    ) [ 000000000000000000000000000001100]
imag_V_load                 (load             ) [ 000000000000000000000000000001010]
specloopname_ln21           (specloopname     ) [ 000000000000000000000000000000000]
write_ln22                  (write            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000011110]
ret_ln156                   (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_OUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pulseCanceler_coeff_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pulseCanceler_coeff_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="matchedFilter_coeff_M_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchedFilter_coeff_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matchedFilter_coeff_M_imag_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchedFilter_coeff_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hamming_coeff_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hamming_coeff_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fft_coeff_M_real_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_coeff_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fft_coeff_M_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_coeff_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchedFilter"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_108_1_VITIS_LOOP_109_2_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_59_1_VITIS_LOOP_60_2_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="real_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="imag_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mat_A_M_real_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_A_M_real_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mat_A_M_imag_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_A_M_imag_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mat_B_M_real_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_B_M_real_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mat_B_M_imag_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_B_M_imag_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_IN_read/2 data_IN_read_1/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/26 write_ln22/30 "/>
</bind>
</comp>

<comp id="161" class="1004" name="real_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln7/2 p_r_V_load/7 store_ln64/23 real_V_load/25 "/>
</bind>
</comp>

<comp id="174" class="1004" name="imag_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="14" slack="0"/>
<pin id="178" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_V_addr/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/4 p_i_V_load/7 store_ln63/23 imag_V_load/29 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_r_V_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="14" slack="0"/>
<pin id="191" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_r_V/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_i_V_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="14" slack="0"/>
<pin id="197" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_i_V/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mat_A_M_real_V_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_A_M_real_V_addr/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mat_A_M_imag_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="14" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_A_M_imag_V_addr/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/8 p_r_M_real_V_1/14 mat_A_M_real_V_load/22 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/8 p_r_M_imag_V_2/14 mat_A_M_imag_V_load/22 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_x_M_real_V_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="14" slack="0"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_real_V/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_x_M_imag_V_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="14" slack="0"/>
<pin id="237" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_imag_V/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="hamming_coeff_M_real_V_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hamming_coeff_M_real_V_addr/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hamming_coeff_M_real_V_load/14 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mat_B_M_real_V_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="14" slack="4"/>
<pin id="258" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_B_M_real_V_addr/18 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mat_B_M_imag_V_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="14" slack="4"/>
<pin id="264" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_B_M_imag_V_addr/18 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln110_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/18 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln110_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/18 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mat_A_M_real_V_addr_2_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="14" slack="0"/>
<pin id="282" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_A_M_real_V_addr_2/22 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mat_A_M_imag_V_addr_2_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="14" slack="0"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_A_M_imag_V_addr_2/22 "/>
</bind>
</comp>

<comp id="292" class="1004" name="imag_V_addr_2_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_V_addr_2/23 "/>
</bind>
</comp>

<comp id="300" class="1004" name="real_V_addr_3_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="14" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr_3/23 "/>
</bind>
</comp>

<comp id="308" class="1004" name="real_V_addr_2_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="14" slack="0"/>
<pin id="312" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr_2/25 "/>
</bind>
</comp>

<comp id="316" class="1004" name="imag_V_addr_3_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_V_addr_3/29 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="1"/>
<pin id="326" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="1"/>
<pin id="337" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="346" class="1005" name="indvar_flatten_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="1"/>
<pin id="348" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="indvar_flatten_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="14" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="1" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="1"/>
<pin id="359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_2_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="j_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="379" class="1005" name="indvar_flatten7_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="1"/>
<pin id="381" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="indvar_flatten7_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="14" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/13 "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="1"/>
<pin id="392" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="i_3_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="9" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="401" class="1005" name="j_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="j_1_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="412" class="1005" name="indvar_flatten15_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="1"/>
<pin id="414" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="indvar_flatten15_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="14" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/21 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i_4_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_4_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="9" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/21 "/>
</bind>
</comp>

<comp id="434" class="1005" name="j_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="j_2_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/21 "/>
</bind>
</comp>

<comp id="445" class="1005" name="i_5_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="1"/>
<pin id="447" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_5_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="1" slack="1"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/25 "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_6_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="1"/>
<pin id="458" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="i_6_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="1" slack="1"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/29 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_matchedFilter_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="5" bw="9" slack="0"/>
<pin id="474" dir="0" index="6" bw="9" slack="0"/>
<pin id="475" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fft_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="5" bw="10" slack="0"/>
<pin id="486" dir="0" index="6" bw="10" slack="0"/>
<pin id="487" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/19 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_matmul_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="0" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="5" bw="10" slack="0"/>
<pin id="498" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln146/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln6_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="14" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln6_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="0" index="1" bw="14" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="i_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln10_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="14" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln10_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="0"/>
<pin id="526" dir="0" index="1" bw="14" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_1_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln37_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln37_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="0"/>
<pin id="543" dir="0" index="1" bw="14" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln37_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln38_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln37_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="6" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln37_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="9" slack="0"/>
<pin id="570" dir="0" index="2" bw="9" slack="0"/>
<pin id="571" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln38_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="0"/>
<pin id="583" dir="0" index="1" bw="9" slack="1"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="0"/>
<pin id="590" dir="0" index="1" bw="9" slack="1"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln40_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="12" slack="0"/>
<pin id="597" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln40_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="0" index="1" bw="12" slack="0"/>
<pin id="602" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln40_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="1"/>
<pin id="607" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln40_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="j_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln39_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln39_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="0"/>
<pin id="625" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln39_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="12" slack="0"/>
<pin id="629" dir="0" index="1" bw="14" slack="0"/>
<pin id="630" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln40_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="14" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln40_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln108_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln108_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="0"/>
<pin id="652" dir="0" index="1" bw="14" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln108_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln109_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln108_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="6" slack="0"/>
<pin id="671" dir="0" index="2" bw="6" slack="0"/>
<pin id="672" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln108_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="0" index="2" bw="9" slack="0"/>
<pin id="680" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln109_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="14" slack="0"/>
<pin id="692" dir="0" index="1" bw="9" slack="1"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="0" index="1" bw="9" slack="1"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/14 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln110_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln110_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="0"/>
<pin id="710" dir="0" index="1" bw="12" slack="0"/>
<pin id="711" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/14 "/>
</bind>
</comp>

<comp id="714" class="1004" name="j_1_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/14 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln110_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="1"/>
<pin id="720" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln110_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="14" slack="0"/>
<pin id="723" dir="0" index="1" bw="6" slack="0"/>
<pin id="724" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/14 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln110_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/14 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln1118_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="1"/>
<pin id="735" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/16 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln1118_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/16 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/16 mul_ln703/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln1118_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/16 "/>
</bind>
</comp>

<comp id="748" class="1004" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="9" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115_1/16 mul_ln1193/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_r_V_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="40" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="0" index="3" bw="7" slack="0"/>
<pin id="759" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V_2/17 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_r_M_imag_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="40" slack="0"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="0" index="3" bw="7" slack="0"/>
<pin id="769" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V/17 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln59_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="14" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/21 "/>
</bind>
</comp>

<comp id="780" class="1004" name="icmp_ln59_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="14" slack="0"/>
<pin id="782" dir="0" index="1" bw="14" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/21 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln59_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/21 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln60_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="0" index="1" bw="6" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/21 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln59_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="6" slack="0"/>
<pin id="801" dir="0" index="2" bw="6" slack="0"/>
<pin id="802" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/21 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln59_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="9" slack="0"/>
<pin id="809" dir="0" index="2" bw="9" slack="0"/>
<pin id="810" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/21 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln60_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/21 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="0"/>
<pin id="822" dir="0" index="1" bw="9" slack="1"/>
<pin id="823" dir="0" index="2" bw="1" slack="0"/>
<pin id="824" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_5_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="12" slack="0"/>
<pin id="829" dir="0" index="1" bw="9" slack="1"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln62_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="12" slack="0"/>
<pin id="836" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/22 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln62_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="0" index="1" bw="12" slack="0"/>
<pin id="841" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/22 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln62_2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="1"/>
<pin id="846" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/22 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln62_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="14" slack="0"/>
<pin id="849" dir="0" index="1" bw="6" slack="0"/>
<pin id="850" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/22 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln62_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/22 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln61_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="6" slack="0"/>
<pin id="861" dir="0" index="1" bw="14" slack="0"/>
<pin id="862" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/22 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln62_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="14" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/23 "/>
</bind>
</comp>

<comp id="870" class="1004" name="add_ln17_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="14" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/25 "/>
</bind>
</comp>

<comp id="876" class="1004" name="icmp_ln17_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="14" slack="0"/>
<pin id="878" dir="0" index="1" bw="14" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/25 "/>
</bind>
</comp>

<comp id="882" class="1004" name="i_5_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="14" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/25 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln21_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/29 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln21_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="14" slack="0"/>
<pin id="895" dir="0" index="1" bw="14" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/29 "/>
</bind>
</comp>

<comp id="899" class="1004" name="i_6_cast_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_6_cast/29 "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln6_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="0"/>
<pin id="906" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="912" class="1005" name="add_ln10_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="14" slack="0"/>
<pin id="914" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln37_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="14" slack="0"/>
<pin id="922" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln37_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="929" class="1005" name="select_ln37_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="1"/>
<pin id="931" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="935" class="1005" name="select_ln37_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="9" slack="0"/>
<pin id="937" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="add_ln38_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln40_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="14" slack="1"/>
<pin id="949" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="p_r_V_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="14" slack="1"/>
<pin id="954" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_r_V "/>
</bind>
</comp>

<comp id="957" class="1005" name="p_i_V_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="1"/>
<pin id="959" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_i_V "/>
</bind>
</comp>

<comp id="962" class="1005" name="add_ln108_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="14" slack="0"/>
<pin id="964" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="icmp_ln108_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln108_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="1"/>
<pin id="973" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln108 "/>
</bind>
</comp>

<comp id="977" class="1005" name="select_ln108_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="9" slack="0"/>
<pin id="979" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln108_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln109_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="0"/>
<pin id="986" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="989" class="1005" name="zext_ln110_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="4"/>
<pin id="991" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln110_2 "/>
</bind>
</comp>

<comp id="995" class="1005" name="p_x_M_real_V_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="14" slack="1"/>
<pin id="997" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_V "/>
</bind>
</comp>

<comp id="1000" class="1005" name="p_x_M_imag_V_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="1"/>
<pin id="1002" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V "/>
</bind>
</comp>

<comp id="1005" class="1005" name="hamming_coeff_M_real_V_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="1"/>
<pin id="1007" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="hamming_coeff_M_real_V_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="p_r_M_real_V_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="p_r_M_imag_V_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="hamming_coeff_M_real_V_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="1"/>
<pin id="1022" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="hamming_coeff_M_real_V_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="zext_ln1118_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="40" slack="1"/>
<pin id="1027" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sext_ln1118_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="40" slack="1"/>
<pin id="1033" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="sext_ln1118_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="40" slack="1"/>
<pin id="1038" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="p_r_V_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_V_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="p_r_M_imag_V_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln59_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="14" slack="0"/>
<pin id="1053" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="icmp_ln59_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="select_ln59_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="6" slack="1"/>
<pin id="1062" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="select_ln59_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="0"/>
<pin id="1067" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln59_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln60_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="0"/>
<pin id="1074" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="mat_A_M_real_V_addr_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="14" slack="1"/>
<pin id="1079" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mat_A_M_real_V_addr_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="mat_A_M_imag_V_addr_2_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="14" slack="1"/>
<pin id="1084" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mat_A_M_imag_V_addr_2 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="add_ln61_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="14" slack="1"/>
<pin id="1089" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="add_ln17_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="14" slack="0"/>
<pin id="1094" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="icmp_ln17_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="real_V_addr_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="14" slack="1"/>
<pin id="1103" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="real_V_addr_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="real_V_load_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_V_load "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln21_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="14" slack="0"/>
<pin id="1113" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="icmp_ln21_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="1"/>
<pin id="1118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="imag_V_addr_3_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="14" slack="1"/>
<pin id="1122" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="imag_V_addr_3 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="imag_V_load_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="1"/>
<pin id="1127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_V_load "/>
</bind>
</comp>

<comp id="1130" class="1004" name="grp_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="1132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1133" dir="1" index="2" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/7 mul_ln703/7 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="1136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1137" dir="1" index="2" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115_2/7 mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="grp_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="1140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1141" dir="1" index="2" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_1/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="grp_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="1144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1145" dir="1" index="2" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="grp_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="1148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1149" dir="1" index="2" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_2/7 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="1152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1153" dir="1" index="2" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="118" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="148" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="148" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="167" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="201" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="180" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="207" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="254" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="260" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="220" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="213" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="167" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="180" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="445" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="6" pin="0"/><net_sink comp="467" pin=5"/></net>

<net id="478"><net_src comp="8" pin="0"/><net_sink comp="467" pin=6"/></net>

<net id="488"><net_src comp="106" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="12" pin="0"/><net_sink comp="479" pin=5"/></net>

<net id="490"><net_src comp="14" pin="0"/><net_sink comp="479" pin=6"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="4" pin="0"/><net_sink comp="491" pin=5"/></net>

<net id="505"><net_src comp="328" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="40" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="328" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="328" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="522"><net_src comp="339" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="339" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="48" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="339" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="539"><net_src comp="350" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="40" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="350" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="48" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="361" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="372" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="70" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="372" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="553" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="547" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="361" pin="4"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="559" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="72" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="74" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="76" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="78" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="80" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="588" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="581" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="621"><net_src comp="588" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="581" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="642"><net_src comp="639" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="648"><net_src comp="383" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="40" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="383" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="90" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="394" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="68" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="405" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="66" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="405" pin="4"/><net_sink comp="668" pin=2"/></net>

<net id="681"><net_src comp="662" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="656" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="394" pin="4"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="668" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="74" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="76" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="78" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="80" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="707"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="690" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="725"><net_src comp="708" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="743"><net_src comp="733" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="752"><net_src comp="733" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="94" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="739" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="96" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="98" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="770"><net_src comp="94" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="748" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="96" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="98" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="778"><net_src comp="416" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="40" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="416" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="108" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="427" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="68" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="438" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="110" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="66" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="438" pin="4"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="792" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="786" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="427" pin="4"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="798" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="72" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="74" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="76" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="78" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="80" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="837"><net_src comp="827" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="820" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="851"><net_src comp="838" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="863"><net_src comp="844" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="820" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="874"><net_src comp="449" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="40" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="449" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="108" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="449" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="891"><net_src comp="460" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="40" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="460" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="108" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="460" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="907"><net_src comp="501" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="915"><net_src comp="518" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="923"><net_src comp="535" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="928"><net_src comp="541" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="559" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="938"><net_src comp="567" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="941"><net_src comp="935" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="945"><net_src comp="575" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="950"><net_src comp="608" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="955"><net_src comp="187" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="960"><net_src comp="193" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="965"><net_src comp="644" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="970"><net_src comp="650" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="668" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="980"><net_src comp="676" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="987"><net_src comp="684" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="992"><net_src comp="727" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="998"><net_src comp="227" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1003"><net_src comp="233" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1008"><net_src comp="241" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1013"><net_src comp="213" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1018"><net_src comp="220" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1023"><net_src comp="248" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1028"><net_src comp="733" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1034"><net_src comp="736" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1039"><net_src comp="745" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1044"><net_src comp="754" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1049"><net_src comp="764" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1054"><net_src comp="774" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1059"><net_src comp="780" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="798" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1068"><net_src comp="806" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1075"><net_src comp="814" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1080"><net_src comp="278" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1085"><net_src comp="284" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1090"><net_src comp="859" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1095"><net_src comp="870" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1100"><net_src comp="876" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="308" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1109"><net_src comp="167" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1114"><net_src comp="887" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1119"><net_src comp="893" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="316" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1128"><net_src comp="180" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT | {27 31 }
 - Input state : 
	Port: top : data_IN | {2 4 }
	Port: top : pulseCanceler_coeff_M_real_V | {9 10 }
	Port: top : matchedFilter_coeff_M_real_V | {11 12 }
	Port: top : matchedFilter_coeff_M_imag_V | {11 12 }
	Port: top : hamming_coeff_M_real_V | {14 15 }
	Port: top : fft_coeff_M_real_V | {19 20 }
	Port: top : fft_coeff_M_imag_V | {19 20 }
  - Chain level:
	State 1
	State 2
		add_ln6 : 1
		icmp_ln6 : 1
		br_ln6 : 2
		i_cast : 1
		real_V_addr : 2
		store_ln7 : 3
	State 3
	State 4
		add_ln10 : 1
		icmp_ln10 : 1
		br_ln10 : 2
		i_1_cast : 1
		imag_V_addr : 2
		store_ln11 : 3
	State 5
	State 6
		add_ln37_1 : 1
		icmp_ln37 : 1
		br_ln37 : 2
		add_ln37 : 1
		icmp_ln38 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		add_ln38 : 3
	State 7
		zext_ln40_1 : 1
		add_ln40 : 2
		add_ln40_1 : 3
		add_ln39_1 : 1
		zext_ln39 : 2
		add_ln39 : 3
		zext_ln40 : 4
		p_r_V : 5
		p_i_V : 5
		p_r_V_load : 6
		p_i_V_load : 6
	State 8
		mat_A_M_real_V_addr : 1
		mat_A_M_imag_V_addr : 1
		store_ln40 : 2
		store_ln40 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln108_1 : 1
		icmp_ln108 : 1
		br_ln108 : 2
		add_ln108 : 1
		icmp_ln109 : 1
		select_ln108 : 2
		select_ln108_1 : 2
		add_ln109 : 3
	State 14
		zext_ln110 : 1
		add_ln110 : 2
		add_ln110_1 : 3
		zext_ln110_2 : 4
		p_x_M_real_V : 5
		p_x_M_imag_V : 5
		p_r_M_real_V_1 : 6
		p_r_M_imag_V_2 : 6
		hamming_coeff_M_real_V_addr : 1
		hamming_coeff_M_real_V_load : 2
	State 15
	State 16
		mul_ln1115 : 1
		mul_ln1115_1 : 1
	State 17
		p_r_V_2 : 1
		p_r_M_imag_V : 1
	State 18
		store_ln110 : 1
		store_ln110 : 1
	State 19
	State 20
	State 21
		add_ln59_1 : 1
		icmp_ln59 : 1
		br_ln59 : 2
		add_ln59 : 1
		icmp_ln60 : 1
		select_ln59 : 2
		select_ln59_1 : 2
		add_ln60 : 3
	State 22
		zext_ln62_1 : 1
		add_ln62 : 2
		add_ln62_1 : 3
		zext_ln62_3 : 4
		mat_A_M_real_V_addr_2 : 5
		mat_A_M_imag_V_addr_2 : 5
		add_ln61 : 1
		mat_A_M_real_V_load : 6
		mat_A_M_imag_V_load : 6
	State 23
		imag_V_addr_2 : 1
		store_ln63 : 2
		real_V_addr_3 : 1
		store_ln64 : 2
	State 24
	State 25
		add_ln17 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		i_5_cast : 1
		real_V_addr_2 : 2
		real_V_load : 3
	State 26
		write_ln18 : 1
	State 27
	State 28
	State 29
		add_ln21 : 1
		icmp_ln21 : 1
		br_ln21 : 2
		i_6_cast : 1
		imag_V_addr_3 : 2
		imag_V_load : 3
	State 30
		write_ln22 : 1
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          | grp_matchedFilter_fu_467 |    0    |  19.056 |   1386  |   827   |
|   call   |      grp_fft_fu_479      |    1    |  22.232 |   1391  |   719   |
|          |     grp_matmul_fu_491    |    1    |  17.468 |   922   |   572   |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_739        |    0    |    0    |   165   |    50   |
|          |        grp_fu_748        |    0    |    0    |   165   |    50   |
|          |        grp_fu_1130       |    0    |    0    |   165   |    50   |
|    mul   |        grp_fu_1134       |    0    |    0    |   165   |    50   |
|          |        grp_fu_1138       |    0    |    0    |   165   |    50   |
|          |        grp_fu_1142       |    0    |    0    |   165   |    50   |
|          |        grp_fu_1146       |    0    |    0    |   165   |    50   |
|          |        grp_fu_1150       |    0    |    0    |   165   |    50   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      add_ln6_fu_501      |    0    |    0    |    0    |    17   |
|          |      add_ln10_fu_518     |    0    |    0    |    0    |    17   |
|          |     add_ln37_1_fu_535    |    0    |    0    |    0    |    17   |
|          |      add_ln37_fu_547     |    0    |    0    |    0    |    14   |
|          |      add_ln38_fu_575     |    0    |    0    |    0    |    14   |
|          |      add_ln40_fu_599     |    0    |    0    |    0    |    14   |
|          |     add_ln40_1_fu_608    |    0    |    0    |    0    |    14   |
|          |     add_ln39_1_fu_617    |    0    |    0    |    0    |    12   |
|          |      add_ln39_fu_627     |    0    |    0    |    0    |    17   |
|          |    add_ln108_1_fu_644    |    0    |    0    |    0    |    17   |
|    add   |     add_ln108_fu_656     |    0    |    0    |    0    |    14   |
|          |     add_ln109_fu_684     |    0    |    0    |    0    |    14   |
|          |     add_ln110_fu_708     |    0    |    0    |    0    |    14   |
|          |    add_ln110_1_fu_721    |    0    |    0    |    0    |    14   |
|          |     add_ln59_1_fu_774    |    0    |    0    |    0    |    17   |
|          |      add_ln59_fu_786     |    0    |    0    |    0    |    14   |
|          |      add_ln60_fu_814     |    0    |    0    |    0    |    14   |
|          |      add_ln62_fu_838     |    0    |    0    |    0    |    14   |
|          |     add_ln62_1_fu_847    |    0    |    0    |    0    |    14   |
|          |      add_ln61_fu_859     |    0    |    0    |    0    |    17   |
|          |      add_ln17_fu_870     |    0    |    0    |    0    |    17   |
|          |      add_ln21_fu_887     |    0    |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      icmp_ln6_fu_507     |    0    |    0    |    0    |    12   |
|          |     icmp_ln10_fu_524     |    0    |    0    |    0    |    12   |
|          |     icmp_ln37_fu_541     |    0    |    0    |    0    |    12   |
|          |     icmp_ln38_fu_553     |    0    |    0    |    0    |    10   |
|   icmp   |     icmp_ln108_fu_650    |    0    |    0    |    0    |    12   |
|          |     icmp_ln109_fu_662    |    0    |    0    |    0    |    10   |
|          |     icmp_ln59_fu_780     |    0    |    0    |    0    |    12   |
|          |     icmp_ln60_fu_792     |    0    |    0    |    0    |    10   |
|          |     icmp_ln17_fu_876     |    0    |    0    |    0    |    12   |
|          |     icmp_ln21_fu_893     |    0    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|---------|
|          |    select_ln37_fu_559    |    0    |    0    |    0    |    6    |
|          |   select_ln37_1_fu_567   |    0    |    0    |    0    |    9    |
|  select  |    select_ln108_fu_668   |    0    |    0    |    0    |    6    |
|          |   select_ln108_1_fu_676  |    0    |    0    |    0    |    9    |
|          |    select_ln59_fu_798    |    0    |    0    |    0    |    6    |
|          |   select_ln59_1_fu_806   |    0    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |      grp_read_fu_148     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   write  |     grp_write_fu_154     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       i_cast_fu_513      |    0    |    0    |    0    |    0    |
|          |      i_1_cast_fu_530     |    0    |    0    |    0    |    0    |
|          |    zext_ln40_1_fu_595    |    0    |    0    |    0    |    0    |
|          |    zext_ln40_2_fu_605    |    0    |    0    |    0    |    0    |
|          |       j_cast_fu_614      |    0    |    0    |    0    |    0    |
|          |     zext_ln39_fu_623     |    0    |    0    |    0    |    0    |
|          |     zext_ln40_fu_633     |    0    |    0    |    0    |    0    |
|          |    zext_ln40_3_fu_639    |    0    |    0    |    0    |    0    |
|          |     zext_ln110_fu_704    |    0    |    0    |    0    |    0    |
|   zext   |      j_1_cast_fu_714     |    0    |    0    |    0    |    0    |
|          |    zext_ln110_1_fu_718   |    0    |    0    |    0    |    0    |
|          |    zext_ln110_2_fu_727   |    0    |    0    |    0    |    0    |
|          |    zext_ln1118_fu_733    |    0    |    0    |    0    |    0    |
|          |    zext_ln62_1_fu_834    |    0    |    0    |    0    |    0    |
|          |    zext_ln62_2_fu_844    |    0    |    0    |    0    |    0    |
|          |    zext_ln62_3_fu_853    |    0    |    0    |    0    |    0    |
|          |     zext_ln62_fu_865     |    0    |    0    |    0    |    0    |
|          |      i_5_cast_fu_882     |    0    |    0    |    0    |    0    |
|          |      i_6_cast_fu_899     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        tmp_fu_581        |    0    |    0    |    0    |    0    |
|          |       tmp_1_fu_588       |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_2_fu_690       |    0    |    0    |    0    |    0    |
|          |       tmp_3_fu_697       |    0    |    0    |    0    |    0    |
|          |       tmp_4_fu_820       |    0    |    0    |    0    |    0    |
|          |       tmp_5_fu_827       |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   sext   |    sext_ln1118_fu_736    |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_745   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|partselect|      p_r_V_2_fu_754      |    0    |    0    |    0    |    0    |
|          |    p_r_M_imag_V_fu_764   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    2    |  58.756 |   5019  |   3010  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+----------------------------+--------+--------+--------+
|                            |  BRAM  |   FF   |   LUT  |
+----------------------------+--------+--------+--------+
|     fft_coeff_M_imag_V     |    2   |    0   |    0   |
|     fft_coeff_M_real_V     |    2   |    0   |    0   |
|   hamming_coeff_M_real_V   |    0   |    9   |    6   |
|           imag_V           |   32   |    0   |    0   |
|       mat_A_M_imag_V       |   32   |    0   |    0   |
|       mat_A_M_real_V       |   32   |    0   |    0   |
|       mat_B_M_imag_V       |   32   |    0   |    0   |
|       mat_B_M_real_V       |   32   |    0   |    0   |
|matchedFilter_coeff_M_imag_V|    1   |    0   |    0   |
|matchedFilter_coeff_M_real_V|    1   |    0   |    0   |
|pulseCanceler_coeff_M_real_V|    2   |    0   |    0   |
|           real_V           |   32   |    0   |    0   |
+----------------------------+--------+--------+--------+
|            Total           |   200  |    9   |    6   |
+----------------------------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln108_1_reg_962        |   14   |
|          add_ln109_reg_984         |    6   |
|          add_ln10_reg_912          |   14   |
|          add_ln17_reg_1092         |   14   |
|          add_ln21_reg_1111         |   14   |
|         add_ln37_1_reg_920         |   14   |
|          add_ln38_reg_942          |    6   |
|         add_ln40_1_reg_947         |   14   |
|         add_ln59_1_reg_1051        |   14   |
|          add_ln60_reg_1072         |    6   |
|          add_ln61_reg_1087         |   14   |
|           add_ln6_reg_904          |   14   |
|hamming_coeff_M_real_V_addr_reg_1005|    6   |
|hamming_coeff_M_real_V_load_reg_1020|    9   |
|             i_1_reg_335            |   14   |
|             i_2_reg_357            |    9   |
|             i_3_reg_390            |    9   |
|             i_4_reg_423            |    9   |
|             i_5_reg_445            |   14   |
|             i_6_reg_456            |   14   |
|              i_reg_324             |   14   |
|         icmp_ln108_reg_967         |    1   |
|         icmp_ln17_reg_1097         |    1   |
|         icmp_ln21_reg_1116         |    1   |
|          icmp_ln37_reg_925         |    1   |
|         icmp_ln59_reg_1056         |    1   |
|       imag_V_addr_3_reg_1120       |   14   |
|        imag_V_load_reg_1125        |   32   |
|      indvar_flatten15_reg_412      |   14   |
|       indvar_flatten7_reg_379      |   14   |
|       indvar_flatten_reg_346       |   14   |
|             j_1_reg_401            |    6   |
|             j_2_reg_434            |    6   |
|              j_reg_368             |    6   |
|   mat_A_M_imag_V_addr_2_reg_1082   |   14   |
|   mat_A_M_real_V_addr_2_reg_1077   |   14   |
|            p_i_V_reg_957           |   14   |
|       p_r_M_imag_V_2_reg_1015      |   32   |
|        p_r_M_imag_V_reg_1046       |   32   |
|       p_r_M_real_V_1_reg_1010      |   32   |
|          p_r_V_2_reg_1041          |   32   |
|            p_r_V_reg_952           |   14   |
|        p_x_M_imag_V_reg_1000       |   14   |
|        p_x_M_real_V_reg_995        |   14   |
|       real_V_addr_2_reg_1101       |   14   |
|        real_V_load_reg_1106        |   32   |
|       select_ln108_1_reg_977       |    9   |
|        select_ln108_reg_971        |    6   |
|        select_ln37_1_reg_935       |    9   |
|         select_ln37_reg_929        |    6   |
|       select_ln59_1_reg_1065       |    9   |
|        select_ln59_reg_1060        |    6   |
|       sext_ln1118_1_reg_1036       |   40   |
|        sext_ln1118_reg_1031        |   40   |
|        zext_ln110_2_reg_989        |   64   |
|        zext_ln1118_reg_1025        |   40   |
+------------------------------------+--------+
|                Total               |   840  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_154 |  p2  |   4  |  32  |   128  ||    20   |
| grp_access_fu_167 |  p0  |   6  |  14  |   84   ||    31   |
| grp_access_fu_167 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_180 |  p0  |   6  |  14  |   84   ||    31   |
| grp_access_fu_180 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_213 |  p0  |   5  |  14  |   70   ||    25   |
| grp_access_fu_220 |  p0  |   5  |  14  |   70   ||    25   |
| grp_access_fu_248 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_739    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_739    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_748    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_748    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   740  || 20.9648 ||   195   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   58   |  5019  |  3010  |
|   Memory  |   200  |    -   |    -   |    9   |    6   |
|Multiplexer|    -   |    -   |   20   |    -   |   195  |
|  Register |    -   |    -   |    -   |   840  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   200  |    2   |   79   |  5868  |  3211  |
+-----------+--------+--------+--------+--------+--------+
