# LearnToBuildCPU - Refactor Project
Iâ€™m refactoring my first RISC-V pipeline CPU project into a more modular, beginner-friendly version â€” and Iâ€™d love to team up with other students or early learners who want to build practical experience and strengthen their resumes through hands-on work.

---

## ğŸ§  The Goal
Transform this project into a clear, educational resource by:
- Flattening the I/O (no records) so new learners can easily follow the signal flow
- Making modules clean and modular for easier study, modification, and extension
- Documenting everything clearly for those just starting out

---

## ğŸ“‹ What Iâ€™ll Provide
- A detailed list of input/output signals for each module to guide the refactor
- Clear credit for contributors in the repo, documentation, and any related blog posts

---

## ğŸ™Œ Collaboration and Support
- Iâ€™ll be available for questions anytime â€” during the project and beyond
- Iâ€™m also seeking someone with strong computer architecture fundamentals, especially pipeline or control logic expertise, for guidance and feedback to validate design decisions

---

## ğŸ§ª Testbench Plans
Once I finish my current superscalar project, I will:
- Write a SystemVerilog testbench with assertions to ensure all contributor-built modules are rock solid
- Inject bugs to demonstrate debugging techniques
- Add a TCL + waveform debugging guide
- Possibly publish a tutorial or blog post for learners to follow

---

## âš ï¸ Acknowledgement
Iâ€™m aware that my project currently has many flaws. While Iâ€™ll work to refactor the modules and connect the pieces properly based on the RISC-V standard, Iâ€™m also actively seeking knowledgeable reviewers to help ensure the design follows best practices and standards.

---

## ğŸ”§ Note to all contributors:
Iâ€™m currently working on the task lists that youâ€™ll be able to choose from based on your interests and comfort level. Each contributor will have their own branch with their first name on it, so everyone can work independently while keeping things organized.

---

## ğŸ™ Contributors & Early Supporters
Thank you to everyone who has already shown interest and joined this project! Your enthusiasm and support mean a lot.

**NoridelHerron** [NoridelHerron](https://github.com/NoridelHerron)  
**Pavan SV** [30383] (https://github.com/30383)
**Omar Abdelkareem** [OmarAbdelkareem21] (https://github.com/OmarAbdelkareem21) 
**Siva Naik Kurra** [sivanaik828] (https://github.com/sivanaik828) 
**Sivanandham Kuppusamy** 
**Tejeswara Reddy Dudyala** 
**S N Ravindra** 
........

If this sounds exciting or meaningful to you and like be listed as a contributor, just reach out! Letâ€™s build something that helps the next generation of CPU designers.