{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582782857290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582782857299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 00:54:17 2020 " "Processing started: Thu Feb 27 00:54:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582782857299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582782857299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab03b -c Lab03b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab03b -c Lab03b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582782857299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582782858688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582782858688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab03b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab03b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab03b-Behavioral " "Found design unit 1: Lab03b-Behavioral" {  } { { "Lab03b.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/Lab03b.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582782876615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab03b " "Found entity 1: Lab03b" {  } { { "Lab03b.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/Lab03b.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582782876615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582782876615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_module-Behavioral " "Found design unit 1: shift_module-Behavioral" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582782876622 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_module " "Found entity 1: shift_module" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582782876622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582782876622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slow_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slow_clock-Behavioral " "Found design unit 1: slow_clock-Behavioral" {  } { { "slow_clock.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/slow_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582782876627 ""} { "Info" "ISGN_ENTITY_NAME" "1 slow_clock " "Found entity 1: slow_clock" {  } { { "slow_clock.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/slow_clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582782876627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582782876627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab03b " "Elaborating entity \"Lab03b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582782876677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clock slow_clock:U0 " "Elaborating entity \"slow_clock\" for hierarchy \"slow_clock:U0\"" {  } { { "Lab03b.vhd" "U0" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/Lab03b.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582782876679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_module shift_module:U1 " "Elaborating entity \"shift_module\" for hierarchy \"shift_module:U1\"" {  } { { "Lab03b.vhd" "U1" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/Lab03b.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582782876682 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg shift_module.vhd(28) " "VHDL Process Statement warning at shift_module.vhd(28): signal \"shift_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1582782876732 "|Lab03b|shift_module:U1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582782877796 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[0\] Low " "Register shift_module:U1\|shift_reg\[0\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[1\] Low " "Register shift_module:U1\|shift_reg\[1\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[2\] Low " "Register shift_module:U1\|shift_reg\[2\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[3\] Low " "Register shift_module:U1\|shift_reg\[3\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[4\] Low " "Register shift_module:U1\|shift_reg\[4\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[5\] Low " "Register shift_module:U1\|shift_reg\[5\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[6\] Low " "Register shift_module:U1\|shift_reg\[6\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "shift_module:U1\|shift_reg\[7\] Low " "Register shift_module:U1\|shift_reg\[7\] will power up to Low" {  } { { "shift_module.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 3/Lab03b/shift_module.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1582782877967 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1582782877967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582782878826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582782878826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582782878967 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582782878967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582782878967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582782878967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582782879037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 00:54:39 2020 " "Processing ended: Thu Feb 27 00:54:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582782879037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582782879037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582782879037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582782879037 ""}
