m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/work/github/ltang_fpga/v3_fpga/top_down
T_opt
!s110 1720710849
V0D:MZITV9@H5ln;IX07_S3
04 6 4 work tb_top fast 0
=1-7c214a0af767-668ff6c1-1f6-5968
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
va_and_b
Z1 !s110 1720710839
!i10b 1
!s100 AFdY8DW20=]TfzN_QNm1P3
I:8m]5oE19TfjYAM7[SZ3d2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/work/github/ltang_fpga/v3_fpga/top_down/test
w1720703505
8D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/a_and_b.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/test/design/a_and_b.v
Z4 L0 12
Z5 OL;L;10.7;67
r1
!s85 0
31
Z6 !s108 1720710839.000000
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/a_and_b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/a_and_b.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vdiv_clk1
R1
!i10b 1
!s100 b?`z84oCKni2nUWE]kA3E1
Igk;l?fPBE]`R28]?Dg:7j2
R2
R3
w1720707236
8D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk1.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk1.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk1.v|
!i113 0
R7
R0
vdiv_clk2
R1
!i10b 1
!s100 H`Z`GO?`H8BU>leLIndez2
IdTAHY7YjZ8:S:A]R]XBK11
R2
R3
w1720710822
8D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk2.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk2.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk2.v|
!i113 0
R7
R0
vtb_top
R1
!i10b 1
!s100 TQ>dmRVSz1=RmdeARBZhc2
I4?BS0^l:EJ7P<gCU`z1;k1
R2
R3
w1720705061
8D:/work/github/ltang_fpga/v3_fpga/top_down/test/sim/tb_top.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/test/sim/tb_top.v
L0 15
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/test/sim/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/test/sim/tb_top.v|
!i113 0
R7
R0
vtop
R1
!i10b 1
!s100 :KdKm`5bMnFDMGUcb_``n1
I??5K<_LSB>[oBc9i2U@D83
R2
R3
w1720708337
8D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/top.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/test/design/top.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/top.v|
!i113 0
R7
R0
