
build/mBrd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000060  00800100  0000078c  00000820  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000078c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000622  00800160  00800160  00000880  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000880  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000008b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003f8  00000000  00000000  000008f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000078d9  00000000  00000000  00000ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014d1  00000000  00000000  000085c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002c1f  00000000  00000000  00009a92  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b20  00000000  00000000  0000c6b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001ad7  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004f2c  00000000  00000000  0000ecab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000538  00000000  00000000  00013bd7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 ae 03 	jmp	0x75c	; 0x75c <__vector_14>
  3c:	0c 94 b9 03 	jmp	0x772	; 0x772 <__vector_15>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 87 03 	jmp	0x70e	; 0x70e <__vector_17>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ec e8       	ldi	r30, 0x8C	; 140
  7c:	f7 e0       	ldi	r31, 0x07	; 7
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 36       	cpi	r26, 0x60	; 96
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	27 e0       	ldi	r18, 0x07	; 7
  8c:	a0 e6       	ldi	r26, 0x60	; 96
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a2 38       	cpi	r26, 0x82	; 130
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 69 03 	call	0x6d2	; 0x6d2 <main>
  9e:	0c 94 c4 03 	jmp	0x788	; 0x788 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ClearPendingSpiInterrupt_Implementation>:
}
bool (*SpiResponseIsReady)(void) = SpiResponseIsReady_Implementation;
void SpiMasterWaitForResponse(void)
{
    while( !SpiResponseIsReady() );
}
  a6:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <ReadSpiStatusRegister>
  aa:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <ReadSpiStatusRegister+0x1>
  ae:	09 95       	icall
  b0:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <ReadSpiDataRegister>
  b4:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <ReadSpiDataRegister+0x1>
  b8:	09 94       	ijmp

000000ba <ReadSpiStatusRegister_Implementation>:
  ba:	e0 91 54 01 	lds	r30, 0x0154	; 0x800154 <Spi_spsr>
  be:	f0 91 55 01 	lds	r31, 0x0155	; 0x800155 <Spi_spsr+0x1>
  c2:	80 81       	ld	r24, Z
  c4:	08 95       	ret

000000c6 <DisableSpi_Implementation>:
  c6:	e0 91 56 01 	lds	r30, 0x0156	; 0x800156 <Spi_spcr>
  ca:	f0 91 57 01 	lds	r31, 0x0157	; 0x800157 <Spi_spcr+0x1>
  ce:	20 81       	ld	r18, Z
  d0:	81 e0       	ldi	r24, 0x01	; 1
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	00 90 50 01 	lds	r0, 0x0150	; 0x800150 <Spi_Enable>
  d8:	02 c0       	rjmp	.+4      	; 0xde <DisableSpi_Implementation+0x18>
  da:	88 0f       	add	r24, r24
  dc:	99 1f       	adc	r25, r25
  de:	0a 94       	dec	r0
  e0:	e2 f7       	brpl	.-8      	; 0xda <DisableSpi_Implementation+0x14>
  e2:	80 95       	com	r24
  e4:	82 23       	and	r24, r18
  e6:	80 83       	st	Z, r24
  e8:	08 95       	ret

000000ea <EnableSpi_Implementation>:
  ea:	e0 91 56 01 	lds	r30, 0x0156	; 0x800156 <Spi_spcr>
  ee:	f0 91 57 01 	lds	r31, 0x0157	; 0x800157 <Spi_spcr+0x1>
  f2:	20 81       	ld	r18, Z
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	00 90 50 01 	lds	r0, 0x0150	; 0x800150 <Spi_Enable>
  fc:	02 c0       	rjmp	.+4      	; 0x102 <EnableSpi_Implementation+0x18>
  fe:	88 0f       	add	r24, r24
 100:	99 1f       	adc	r25, r25
 102:	0a 94       	dec	r0
 104:	e2 f7       	brpl	.-8      	; 0xfe <EnableSpi_Implementation+0x14>
 106:	82 2b       	or	r24, r18
 108:	80 83       	st	Z, r24
 10a:	08 95       	ret

0000010c <SpiTransferIsDone_Implementation>:
 10c:	e0 91 54 01 	lds	r30, 0x0154	; 0x800154 <Spi_spsr>
 110:	f0 91 55 01 	lds	r31, 0x0155	; 0x800155 <Spi_spsr+0x1>
 114:	80 81       	ld	r24, Z
 116:	21 e0       	ldi	r18, 0x01	; 1
 118:	30 e0       	ldi	r19, 0x00	; 0
 11a:	00 90 4f 01 	lds	r0, 0x014F	; 0x80014f <Spi_InterruptFlag>
 11e:	02 c0       	rjmp	.+4      	; 0x124 <SpiTransferIsDone_Implementation+0x18>
 120:	22 0f       	add	r18, r18
 122:	33 1f       	adc	r19, r19
 124:	0a 94       	dec	r0
 126:	e2 f7       	brpl	.-8      	; 0x120 <SpiTransferIsDone_Implementation+0x14>
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	28 23       	and	r18, r24
 12c:	39 23       	and	r19, r25
 12e:	81 e0       	ldi	r24, 0x01	; 1
 130:	23 2b       	or	r18, r19
 132:	09 f4       	brne	.+2      	; 0x136 <SpiTransferIsDone_Implementation+0x2a>
 134:	80 e0       	ldi	r24, 0x00	; 0
 136:	08 95       	ret

00000138 <ReadSpiDataRegister_Implementation>:
 138:	e0 91 52 01 	lds	r30, 0x0152	; 0x800152 <Spi_spdr>
 13c:	f0 91 53 01 	lds	r31, 0x0153	; 0x800153 <Spi_spdr+0x1>
 140:	80 81       	ld	r24, Z
 142:	08 95       	ret

00000144 <SpiSlaveSignalDataIsReady_Implementation>:
 144:	e0 91 58 01 	lds	r30, 0x0158	; 0x800158 <Spi_port>
 148:	f0 91 59 01 	lds	r31, 0x0159	; 0x800159 <Spi_port+0x1>
 14c:	20 81       	ld	r18, Z
 14e:	81 e0       	ldi	r24, 0x01	; 1
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	00 90 51 01 	lds	r0, 0x0151	; 0x800151 <Spi_Miso>
 156:	02 c0       	rjmp	.+4      	; 0x15c <SpiSlaveSignalDataIsReady_Implementation+0x18>
 158:	88 0f       	add	r24, r24
 15a:	99 1f       	adc	r25, r25
 15c:	0a 94       	dec	r0
 15e:	e2 f7       	brpl	.-8      	; 0x158 <SpiSlaveSignalDataIsReady_Implementation+0x14>
 160:	80 95       	com	r24
 162:	82 23       	and	r24, r18
 164:	80 83       	st	Z, r24
 166:	e0 91 0a 01 	lds	r30, 0x010A	; 0x80010a <DisableSpi>
 16a:	f0 91 0b 01 	lds	r31, 0x010B	; 0x80010b <DisableSpi+0x1>
 16e:	09 95       	icall
 170:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <EnableSpi>
 174:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <EnableSpi+0x1>
 178:	09 94       	ijmp

0000017a <WriteSpiDataRegister_Implementation>:
 17a:	e0 91 52 01 	lds	r30, 0x0152	; 0x800152 <Spi_spdr>
 17e:	f0 91 53 01 	lds	r31, 0x0153	; 0x800153 <Spi_spdr+0x1>
 182:	80 83       	st	Z, r24
 184:	08 95       	ret

00000186 <SensorLed1Green>:
 186:	cf 92       	push	r12
 188:	df 92       	push	r13
 18a:	ef 92       	push	r14
 18c:	ff 92       	push	r15
 18e:	0f 93       	push	r16
 190:	1f 93       	push	r17
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	00 d0       	rcall	.+0      	; 0x198 <SensorLed1Green+0x12>
 198:	00 d0       	rcall	.+0      	; 0x19a <SensorLed1Green+0x14>
 19a:	cd b7       	in	r28, 0x3d	; 61
 19c:	de b7       	in	r29, 0x3e	; 62
 19e:	e0 91 5d 01 	lds	r30, 0x015D	; 0x80015d <BiColorLed_port>
 1a2:	f0 91 5e 01 	lds	r31, 0x015E	; 0x80015e <BiColorLed_port+0x1>
 1a6:	20 81       	ld	r18, Z
 1a8:	81 e0       	ldi	r24, 0x01	; 1
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	00 90 5c 01 	lds	r0, 0x015C	; 0x80015c <status_led1>
 1b0:	02 c0       	rjmp	.+4      	; 0x1b6 <SensorLed1Green+0x30>
 1b2:	88 0f       	add	r24, r24
 1b4:	99 1f       	adc	r25, r25
 1b6:	0a 94       	dec	r0
 1b8:	e2 f7       	brpl	.-8      	; 0x1b2 <SensorLed1Green+0x2c>
 1ba:	80 95       	com	r24
 1bc:	82 23       	and	r24, r18
 1be:	80 83       	st	Z, r24
 1c0:	19 82       	std	Y+1, r1	; 0x01
 1c2:	82 e0       	ldi	r24, 0x02	; 2
 1c4:	8a 83       	std	Y+2, r24	; 0x02
 1c6:	1b 82       	std	Y+3, r1	; 0x03
 1c8:	1c 82       	std	Y+4, r1	; 0x04
 1ca:	c0 90 52 01 	lds	r12, 0x0152	; 0x800152 <Spi_spdr>
 1ce:	d0 90 53 01 	lds	r13, 0x0153	; 0x800153 <Spi_spdr+0x1>
 1d2:	8e 01       	movw	r16, r28
 1d4:	0f 5f       	subi	r16, 0xFF	; 255
 1d6:	1f 4f       	sbci	r17, 0xFF	; 255
 1d8:	7e 01       	movw	r14, r28
 1da:	85 e0       	ldi	r24, 0x05	; 5
 1dc:	e8 0e       	add	r14, r24
 1de:	f1 1c       	adc	r15, r1
 1e0:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <WriteSpiDataRegister>
 1e4:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <WriteSpiDataRegister+0x1>
 1e8:	d8 01       	movw	r26, r16
 1ea:	8d 91       	ld	r24, X+
 1ec:	8d 01       	movw	r16, r26
 1ee:	09 95       	icall
 1f0:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <SpiSlaveSignalDataIsReady>
 1f4:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <SpiSlaveSignalDataIsReady+0x1>
 1f8:	09 95       	icall
 1fa:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <SpiTransferIsDone>
 1fe:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <SpiTransferIsDone+0x1>
 202:	09 95       	icall
 204:	88 23       	and	r24, r24
 206:	c9 f3       	breq	.-14     	; 0x1fa <SensorLed1Green+0x74>
 208:	f6 01       	movw	r30, r12
 20a:	80 81       	ld	r24, Z
 20c:	0e 15       	cp	r16, r14
 20e:	1f 05       	cpc	r17, r15
 210:	39 f7       	brne	.-50     	; 0x1e0 <SensorLed1Green+0x5a>
 212:	0f 90       	pop	r0
 214:	0f 90       	pop	r0
 216:	0f 90       	pop	r0
 218:	0f 90       	pop	r0
 21a:	df 91       	pop	r29
 21c:	cf 91       	pop	r28
 21e:	1f 91       	pop	r17
 220:	0f 91       	pop	r16
 222:	ff 90       	pop	r15
 224:	ef 90       	pop	r14
 226:	df 90       	pop	r13
 228:	cf 90       	pop	r12
 22a:	08 95       	ret

0000022c <SensorLed1Red>:
 22c:	cf 92       	push	r12
 22e:	df 92       	push	r13
 230:	ef 92       	push	r14
 232:	ff 92       	push	r15
 234:	0f 93       	push	r16
 236:	1f 93       	push	r17
 238:	cf 93       	push	r28
 23a:	df 93       	push	r29
 23c:	00 d0       	rcall	.+0      	; 0x23e <SensorLed1Red+0x12>
 23e:	00 d0       	rcall	.+0      	; 0x240 <SensorLed1Red+0x14>
 240:	cd b7       	in	r28, 0x3d	; 61
 242:	de b7       	in	r29, 0x3e	; 62
 244:	e0 91 5d 01 	lds	r30, 0x015D	; 0x80015d <BiColorLed_port>
 248:	f0 91 5e 01 	lds	r31, 0x015E	; 0x80015e <BiColorLed_port+0x1>
 24c:	20 81       	ld	r18, Z
 24e:	81 e0       	ldi	r24, 0x01	; 1
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	00 90 5c 01 	lds	r0, 0x015C	; 0x80015c <status_led1>
 256:	02 c0       	rjmp	.+4      	; 0x25c <SensorLed1Red+0x30>
 258:	88 0f       	add	r24, r24
 25a:	99 1f       	adc	r25, r25
 25c:	0a 94       	dec	r0
 25e:	e2 f7       	brpl	.-8      	; 0x258 <SensorLed1Red+0x2c>
 260:	82 2b       	or	r24, r18
 262:	80 83       	st	Z, r24
 264:	19 82       	std	Y+1, r1	; 0x01
 266:	82 e0       	ldi	r24, 0x02	; 2
 268:	8a 83       	std	Y+2, r24	; 0x02
 26a:	1b 82       	std	Y+3, r1	; 0x03
 26c:	81 e0       	ldi	r24, 0x01	; 1
 26e:	8c 83       	std	Y+4, r24	; 0x04
 270:	c0 90 52 01 	lds	r12, 0x0152	; 0x800152 <Spi_spdr>
 274:	d0 90 53 01 	lds	r13, 0x0153	; 0x800153 <Spi_spdr+0x1>
 278:	8e 01       	movw	r16, r28
 27a:	0f 5f       	subi	r16, 0xFF	; 255
 27c:	1f 4f       	sbci	r17, 0xFF	; 255
 27e:	7e 01       	movw	r14, r28
 280:	85 e0       	ldi	r24, 0x05	; 5
 282:	e8 0e       	add	r14, r24
 284:	f1 1c       	adc	r15, r1
 286:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <WriteSpiDataRegister>
 28a:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <WriteSpiDataRegister+0x1>
 28e:	d8 01       	movw	r26, r16
 290:	8d 91       	ld	r24, X+
 292:	8d 01       	movw	r16, r26
 294:	09 95       	icall
 296:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <SpiSlaveSignalDataIsReady>
 29a:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <SpiSlaveSignalDataIsReady+0x1>
 29e:	09 95       	icall
 2a0:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <SpiTransferIsDone>
 2a4:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <SpiTransferIsDone+0x1>
 2a8:	09 95       	icall
 2aa:	88 23       	and	r24, r24
 2ac:	c9 f3       	breq	.-14     	; 0x2a0 <SensorLed1Red+0x74>
 2ae:	f6 01       	movw	r30, r12
 2b0:	80 81       	ld	r24, Z
 2b2:	0e 15       	cp	r16, r14
 2b4:	1f 05       	cpc	r17, r15
 2b6:	39 f7       	brne	.-50     	; 0x286 <SensorLed1Red+0x5a>
 2b8:	0f 90       	pop	r0
 2ba:	0f 90       	pop	r0
 2bc:	0f 90       	pop	r0
 2be:	0f 90       	pop	r0
 2c0:	df 91       	pop	r29
 2c2:	cf 91       	pop	r28
 2c4:	1f 91       	pop	r17
 2c6:	0f 91       	pop	r16
 2c8:	ff 90       	pop	r15
 2ca:	ef 90       	pop	r14
 2cc:	df 90       	pop	r13
 2ce:	cf 90       	pop	r12
 2d0:	08 95       	ret

000002d2 <LookupSensorCmd>:
 2d2:	82 30       	cpi	r24, 0x02	; 2
 2d4:	48 f4       	brcc	.+18     	; 0x2e8 <LookupSensorCmd+0x16>
 2d6:	e8 2f       	mov	r30, r24
 2d8:	f0 e0       	ldi	r31, 0x00	; 0
 2da:	ee 0f       	add	r30, r30
 2dc:	ff 1f       	adc	r31, r31
 2de:	e4 5e       	subi	r30, 0xE4	; 228
 2e0:	fe 4f       	sbci	r31, 0xFE	; 254
 2e2:	80 81       	ld	r24, Z
 2e4:	91 81       	ldd	r25, Z+1	; 0x01
 2e6:	08 95       	ret
 2e8:	80 e0       	ldi	r24, 0x00	; 0
 2ea:	90 e0       	ldi	r25, 0x00	; 0
 2ec:	08 95       	ret

000002ee <SpiSlaveWrite_StatusInvalid>:
 2ee:	cf 92       	push	r12
 2f0:	df 92       	push	r13
 2f2:	ef 92       	push	r14
 2f4:	ff 92       	push	r15
 2f6:	0f 93       	push	r16
 2f8:	1f 93       	push	r17
 2fa:	cf 93       	push	r28
 2fc:	df 93       	push	r29
 2fe:	00 d0       	rcall	.+0      	; 0x300 <SpiSlaveWrite_StatusInvalid+0x12>
 300:	00 d0       	rcall	.+0      	; 0x302 <SpiSlaveWrite_StatusInvalid+0x14>
 302:	cd b7       	in	r28, 0x3d	; 61
 304:	de b7       	in	r29, 0x3e	; 62
 306:	19 82       	std	Y+1, r1	; 0x01
 308:	92 e0       	ldi	r25, 0x02	; 2
 30a:	9a 83       	std	Y+2, r25	; 0x02
 30c:	9f ef       	ldi	r25, 0xFF	; 255
 30e:	9b 83       	std	Y+3, r25	; 0x03
 310:	8c 83       	std	Y+4, r24	; 0x04
 312:	c0 90 52 01 	lds	r12, 0x0152	; 0x800152 <Spi_spdr>
 316:	d0 90 53 01 	lds	r13, 0x0153	; 0x800153 <Spi_spdr+0x1>
 31a:	8e 01       	movw	r16, r28
 31c:	0f 5f       	subi	r16, 0xFF	; 255
 31e:	1f 4f       	sbci	r17, 0xFF	; 255
 320:	7e 01       	movw	r14, r28
 322:	85 e0       	ldi	r24, 0x05	; 5
 324:	e8 0e       	add	r14, r24
 326:	f1 1c       	adc	r15, r1
 328:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <WriteSpiDataRegister>
 32c:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <WriteSpiDataRegister+0x1>
 330:	d8 01       	movw	r26, r16
 332:	8d 91       	ld	r24, X+
 334:	8d 01       	movw	r16, r26
 336:	09 95       	icall
 338:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <SpiSlaveSignalDataIsReady>
 33c:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <SpiSlaveSignalDataIsReady+0x1>
 340:	09 95       	icall
 342:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <SpiTransferIsDone>
 346:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <SpiTransferIsDone+0x1>
 34a:	09 95       	icall
 34c:	88 23       	and	r24, r24
 34e:	c9 f3       	breq	.-14     	; 0x342 <SpiSlaveWrite_StatusInvalid+0x54>
 350:	f6 01       	movw	r30, r12
 352:	80 81       	ld	r24, Z
 354:	0e 15       	cp	r16, r14
 356:	1f 05       	cpc	r17, r15
 358:	39 f7       	brne	.-50     	; 0x328 <SpiSlaveWrite_StatusInvalid+0x3a>
 35a:	0f 90       	pop	r0
 35c:	0f 90       	pop	r0
 35e:	0f 90       	pop	r0
 360:	0f 90       	pop	r0
 362:	df 91       	pop	r29
 364:	cf 91       	pop	r28
 366:	1f 91       	pop	r17
 368:	0f 91       	pop	r16
 36a:	ff 90       	pop	r15
 36c:	ef 90       	pop	r14
 36e:	df 90       	pop	r13
 370:	cf 90       	pop	r12
 372:	08 95       	ret

00000374 <SpiSlaveInit>:
static void SetMisoAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Miso);
}
void SpiSlaveInit(void)
{
 374:	cf 93       	push	r28
 376:	df 93       	push	r29
//
/* =====[ Spi Slave ]===== */
//
static void SetMisoAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Miso);
 378:	e0 91 5a 01 	lds	r30, 0x015A	; 0x80015a <Spi_ddr>
 37c:	f0 91 5b 01 	lds	r31, 0x015B	; 0x80015b <Spi_ddr+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 380:	80 81       	ld	r24, Z
 382:	c1 e0       	ldi	r28, 0x01	; 1
 384:	d0 e0       	ldi	r29, 0x00	; 0
 386:	00 90 51 01 	lds	r0, 0x0151	; 0x800151 <Spi_Miso>
 38a:	02 c0       	rjmp	.+4      	; 0x390 <SpiSlaveInit+0x1c>
 38c:	cc 0f       	add	r28, r28
 38e:	dd 1f       	adc	r29, r29
 390:	0a 94       	dec	r0
 392:	e2 f7       	brpl	.-8      	; 0x38c <SpiSlaveInit+0x18>
 394:	8c 2b       	or	r24, r28
 396:	80 83       	st	Z, r24
    // MISO is only driven hard high or hard low when:
    // - a SPI tranfer is in progress
    // - SPI is disabled
    // When not driven hard, the SPI module makes MISO a pull-up.
    SetMisoAsOutput();         // pin-direction is user-defined
    EnableSpi();
 398:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <EnableSpi>
 39c:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <EnableSpi+0x1>
 3a0:	09 95       	icall
    /* ------------------------ */
    /* | Added on 2019-03-04: | */
    /* Drive Spi_Miso pin low when the SPI module is disabled. */
    /* See SpiSlaveSignalDataIsReady for explanation. */
    ClearBit(Spi_port, Spi_Miso);
 3a2:	e0 91 58 01 	lds	r30, 0x0158	; 0x800158 <Spi_port>
 3a6:	f0 91 59 01 	lds	r31, 0x0159	; 0x800159 <Spi_port+0x1>
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 3aa:	80 81       	ld	r24, Z
 3ac:	c0 95       	com	r28
 3ae:	c8 23       	and	r28, r24
 3b0:	c0 83       	st	Z, r28
    /* ------------------------ */
    ClearPendingSpiInterrupt();
 3b2:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <ClearPendingSpiInterrupt>
 3b6:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <ClearPendingSpiInterrupt+0x1>
}
 3ba:	df 91       	pop	r29
 3bc:	cf 91       	pop	r28
    /* | Added on 2019-03-04: | */
    /* Drive Spi_Miso pin low when the SPI module is disabled. */
    /* See SpiSlaveSignalDataIsReady for explanation. */
    ClearBit(Spi_port, Spi_Miso);
    /* ------------------------ */
    ClearPendingSpiInterrupt();
 3be:	09 94       	ijmp

000003c0 <StartAdcReadout>:
uint8_t (*UartSpiReadDataRegister)(void) = ReadDataRegister;
static void Transfer16bits(void)
{
    uint8_t byte_to_send = 0x00; // arbitrary choice -- write zeroes
    *UartSpi_data = byte_to_send;  // load tx buffer and start SPI transmission
    *UartSpi_data = byte_to_send;  // this makes it a 16-bit transmission ?
 3c0:	e0 91 4b 01 	lds	r30, 0x014B	; 0x80014b <UartSpi_port>
 3c4:	f0 91 4c 01 	lds	r31, 0x014C	; 0x80014c <UartSpi_port+0x1>
 3c8:	20 81       	ld	r18, Z
 3ca:	81 e0       	ldi	r24, 0x01	; 1
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	00 90 44 01 	lds	r0, 0x0144	; 0x800144 <UartSpi_AdcConv>
 3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <StartAdcReadout+0x18>
 3d4:	88 0f       	add	r24, r24
 3d6:	99 1f       	adc	r25, r25
 3d8:	0a 94       	dec	r0
 3da:	e2 f7       	brpl	.-8      	; 0x3d4 <StartAdcReadout+0x14>
 3dc:	80 95       	com	r24
 3de:	82 23       	and	r24, r18
 3e0:	80 83       	st	Z, r24
 3e2:	08 95       	ret

000003e4 <UartSpiInit>:
    UseSpiDataModeCpol1CPha1();
    CfgSpiToTransferMsbFirst();
    GiveSpiControlOverMisoAndMosiPins();
}
void UartSpiInit(void)
{
 3e4:	ef 92       	push	r14
 3e6:	ff 92       	push	r15
 3e8:	0f 93       	push	r16
 3ea:	1f 93       	push	r17
 3ec:	cf 93       	push	r28
 3ee:	df 93       	push	r29
        // baudrate in bits per second = fosc/(2*(UBBR0+1))
        // for (baudrate = fosc/2) set UBBR0=0
        // Check:
        // UBRR0 (baud rate register)  = ( fosc/(2*baudrate) ) -1
        // yes, UBBR0 is 0 if fosc=10MHz and baudrate=5MHz
    *UartSpi_br = 0;
 3f0:	00 91 45 01 	lds	r16, 0x0145	; 0x800145 <UartSpi_br>
 3f4:	10 91 46 01 	lds	r17, 0x0146	; 0x800146 <UartSpi_br+0x1>
 3f8:	f8 01       	movw	r30, r16
 3fa:	11 82       	std	Z+1, r1	; 0x01
 3fc:	10 82       	st	Z, r1
}
static void SetSckAsOutput(void)
{
    // Cfg XCK as an output. CPOL=1 makes the clock idle high.
    SetBit(UartSpi_ddr, UartSpi_Sck);
 3fe:	e0 90 4d 01 	lds	r14, 0x014D	; 0x80014d <UartSpi_ddr>
 402:	f0 90 4e 01 	lds	r15, 0x014E	; 0x80014e <UartSpi_ddr+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 406:	f7 01       	movw	r30, r14
 408:	20 81       	ld	r18, Z
 40a:	c1 e0       	ldi	r28, 0x01	; 1
 40c:	d0 e0       	ldi	r29, 0x00	; 0
 40e:	ce 01       	movw	r24, r28
 410:	00 90 43 01 	lds	r0, 0x0143	; 0x800143 <UartSpi_Sck>
 414:	02 c0       	rjmp	.+4      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
 416:	88 0f       	add	r24, r24
 418:	99 1f       	adc	r25, r25
 41a:	0a 94       	dec	r0
 41c:	e2 f7       	brpl	.-8      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
 41e:	82 2b       	or	r24, r18
 420:	80 83       	st	Z, r24
}
void UartSpiInit(void)
{
    RunSpiAt5Mhz(); // datasheet says to call this first
    SetSckAsOutput();
    AdcConvIdleLow(); SetAdcConvAsOutput();
 422:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <StartAdcReadout>
 426:	f7 01       	movw	r30, r14
 428:	20 81       	ld	r18, Z
 42a:	ce 01       	movw	r24, r28
 42c:	00 90 44 01 	lds	r0, 0x0144	; 0x800144 <UartSpi_AdcConv>
 430:	02 c0       	rjmp	.+4      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 432:	88 0f       	add	r24, r24
 434:	99 1f       	adc	r25, r25
 436:	0a 94       	dec	r0
 438:	e2 f7       	brpl	.-8      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
 43a:	82 2b       	or	r24, r18
 43c:	80 83       	st	Z, r24
    // cfg general purpose output for conversion-start and readout-start
    SetBit(UartSpi_ddr, UartSpi_AdcConv);
}
static void EnableAtmega328UsartInSpiMasterMode(void)
{
    SetBit(UartSpi_csrc, UartSpi_ModeSelect0);
 43e:	e0 91 47 01 	lds	r30, 0x0147	; 0x800147 <UartSpi_csrc>
 442:	f0 91 48 01 	lds	r31, 0x0148	; 0x800148 <UartSpi_csrc+0x1>
 446:	20 81       	ld	r18, Z
 448:	ce 01       	movw	r24, r28
 44a:	00 90 42 01 	lds	r0, 0x0142	; 0x800142 <UartSpi_ModeSelect0>
 44e:	02 c0       	rjmp	.+4      	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
 450:	88 0f       	add	r24, r24
 452:	99 1f       	adc	r25, r25
 454:	0a 94       	dec	r0
 456:	e2 f7       	brpl	.-8      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
 458:	82 2b       	or	r24, r18
 45a:	80 83       	st	Z, r24
 45c:	20 81       	ld	r18, Z
 45e:	ce 01       	movw	r24, r28
 460:	00 90 41 01 	lds	r0, 0x0141	; 0x800141 <UartSpi_ModeSelect1>
 464:	02 c0       	rjmp	.+4      	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
 466:	88 0f       	add	r24, r24
 468:	99 1f       	adc	r25, r25
 46a:	0a 94       	dec	r0
 46c:	e2 f7       	brpl	.-8      	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
 46e:	82 2b       	or	r24, r18
 470:	80 83       	st	Z, r24
 472:	20 81       	ld	r18, Z
 474:	ce 01       	movw	r24, r28
 476:	00 90 3e 01 	lds	r0, 0x013E	; 0x80013e <UartSpi_ClockPolarity>
 47a:	02 c0       	rjmp	.+4      	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
 47c:	88 0f       	add	r24, r24
 47e:	99 1f       	adc	r25, r25
 480:	0a 94       	dec	r0
 482:	e2 f7       	brpl	.-8      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
 484:	82 2b       	or	r24, r18
 486:	80 83       	st	Z, r24
 488:	20 81       	ld	r18, Z
 48a:	ce 01       	movw	r24, r28
 48c:	00 90 3d 01 	lds	r0, 0x013D	; 0x80013d <UartSpi_ClockPhase>
 490:	02 c0       	rjmp	.+4      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
 492:	88 0f       	add	r24, r24
 494:	99 1f       	adc	r25, r25
 496:	0a 94       	dec	r0
 498:	e2 f7       	brpl	.-8      	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
 49a:	82 2b       	or	r24, r18
 49c:	80 83       	st	Z, r24
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 49e:	90 81       	ld	r25, Z
 4a0:	9e 01       	movw	r18, r28
 4a2:	00 90 3c 01 	lds	r0, 0x013C	; 0x80013c <UartSpi_DataOrder>
 4a6:	02 c0       	rjmp	.+4      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
 4a8:	22 0f       	add	r18, r18
 4aa:	33 1f       	adc	r19, r19
 4ac:	0a 94       	dec	r0
 4ae:	e2 f7       	brpl	.-8      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
 4b0:	82 2f       	mov	r24, r18
 4b2:	80 95       	com	r24
 4b4:	89 23       	and	r24, r25
 4b6:	80 83       	st	Z, r24
}
static void GiveSpiControlOverMisoAndMosiPins(void)
{
    /* ---Enabling Rx and Tx overrides normal port operation--- */
    // Enable the receiver. The UART Rx pin becomes the SPI Miso.
    SetBit(UartSpi_csrb, UartSpi_RxEnable);
 4b8:	e0 91 49 01 	lds	r30, 0x0149	; 0x800149 <UartSpi_csrb>
 4bc:	f0 91 4a 01 	lds	r31, 0x014A	; 0x80014a <UartSpi_csrb+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 4c0:	20 81       	ld	r18, Z
 4c2:	ce 01       	movw	r24, r28
 4c4:	00 90 40 01 	lds	r0, 0x0140	; 0x800140 <UartSpi_RxEnable>
 4c8:	02 c0       	rjmp	.+4      	; 0x4ce <__LOCK_REGION_LENGTH__+0xce>
 4ca:	88 0f       	add	r24, r24
 4cc:	99 1f       	adc	r25, r25
 4ce:	0a 94       	dec	r0
 4d0:	e2 f7       	brpl	.-8      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
 4d2:	82 2b       	or	r24, r18
 4d4:	80 83       	st	Z, r24
 4d6:	80 81       	ld	r24, Z
 4d8:	00 90 3f 01 	lds	r0, 0x013F	; 0x80013f <UartSpi_TxEnable>
 4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
 4de:	cc 0f       	add	r28, r28
 4e0:	dd 1f       	adc	r29, r29
 4e2:	0a 94       	dec	r0
 4e4:	e2 f7       	brpl	.-8      	; 0x4de <__LOCK_REGION_LENGTH__+0xde>
 4e6:	c8 2b       	or	r28, r24
 4e8:	c0 83       	st	Z, r28
        // baudrate in bits per second = fosc/(2*(UBBR0+1))
        // for (baudrate = fosc/2) set UBBR0=0
        // Check:
        // UBRR0 (baud rate register)  = ( fosc/(2*baudrate) ) -1
        // yes, UBBR0 is 0 if fosc=10MHz and baudrate=5MHz
    *UartSpi_br = 0;
 4ea:	f8 01       	movw	r30, r16
 4ec:	11 82       	std	Z+1, r1	; 0x01
 4ee:	10 82       	st	Z, r1
    RunSpiAt5Mhz(); // datasheet says to call this first
    SetSckAsOutput();
    AdcConvIdleLow(); SetAdcConvAsOutput();
    SpiMasterCfg();
    RunSpiAt5Mhz(); // datasheet says to call this again after enable
}
 4f0:	df 91       	pop	r29
 4f2:	cf 91       	pop	r28
 4f4:	1f 91       	pop	r17
 4f6:	0f 91       	pop	r16
 4f8:	ff 90       	pop	r15
 4fa:	ef 90       	pop	r14
 4fc:	08 95       	ret

000004fe <LisRunClkAt50kHz_Implementation>:
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 4fe:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <PwmResetCounterAtTop>
 502:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <PwmResetCounterAtTop+0x1>
 506:	09 95       	icall
 508:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <PwmTopIsOcr0a>
 50c:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <PwmTopIsOcr0a+0x1>
 510:	09 95       	icall
 512:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <PwmClkIsCpuClk>
 516:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <PwmClkIsCpuClk+0x1>
 51a:	09 95       	icall
 51c:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <Lis_clktop>
 520:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <Lis_clktop+0x1>
 524:	88 ec       	ldi	r24, 0xC8	; 200
 526:	80 83       	st	Z, r24
 528:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <Lis_clkth>
 52c:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <Lis_clkth+0x1>
 530:	20 81       	ld	r18, Z
 532:	26 95       	lsr	r18
 534:	fc 01       	movw	r30, r24
 536:	20 83       	st	Z, r18
 538:	08 95       	ret

0000053a <LisClkOn_Implementation>:
 53a:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <PwmEnableOutputSetUntilMatch>
 53e:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <PwmEnableOutputSetUntilMatch+0x1>
 542:	09 94       	ijmp

00000544 <LisInit>:
    ClearBit(Lis_port2, Lis_PixSelect);
}

static void SetPixSelectAsOutput(void)
{
    SetBit(Lis_ddr2, Lis_PixSelect);
 544:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <Lis_ddr2>
 548:	f0 91 39 01 	lds	r31, 0x0139	; 0x800139 <Lis_ddr2+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 54c:	40 81       	ld	r20, Z
 54e:	81 e0       	ldi	r24, 0x01	; 1
 550:	90 e0       	ldi	r25, 0x00	; 0
 552:	9c 01       	movw	r18, r24
 554:	00 90 2f 01 	lds	r0, 0x012F	; 0x80012f <Lis_PixSelect>
 558:	02 c0       	rjmp	.+4      	; 0x55e <LisInit+0x1a>
 55a:	22 0f       	add	r18, r18
 55c:	33 1f       	adc	r19, r19
 55e:	0a 94       	dec	r0
 560:	e2 f7       	brpl	.-8      	; 0x55a <LisInit+0x16>
 562:	34 2f       	mov	r19, r20
 564:	32 2b       	or	r19, r18
 566:	30 83       	st	Z, r19
{
    ClearBit(Lis_ddr1, Lis_Sync);
}
static void PixSelectIdleLow(void)
{
    ClearBit(Lis_port2, Lis_PixSelect);
 568:	e0 91 34 01 	lds	r30, 0x0134	; 0x800134 <Lis_port2>
 56c:	f0 91 35 01 	lds	r31, 0x0135	; 0x800135 <Lis_port2+0x1>
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 570:	30 81       	ld	r19, Z
 572:	20 95       	com	r18
 574:	23 23       	and	r18, r19
 576:	20 83       	st	Z, r18
{
    SetBit(Lis_ddr2, Lis_PixSelect);
}
static void SetClkAsOutput(void)
{
    SetBit(Lis_ddr1, Lis_Clk);
 578:	e0 91 3a 01 	lds	r30, 0x013A	; 0x80013a <Lis_ddr1>
 57c:	f0 91 3b 01 	lds	r31, 0x013B	; 0x80013b <Lis_ddr1+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 580:	40 81       	ld	r20, Z
 582:	9c 01       	movw	r18, r24
 584:	00 90 2e 01 	lds	r0, 0x012E	; 0x80012e <Lis_Clk>
 588:	02 c0       	rjmp	.+4      	; 0x58e <LisInit+0x4a>
 58a:	22 0f       	add	r18, r18
 58c:	33 1f       	adc	r19, r19
 58e:	0a 94       	dec	r0
 590:	e2 f7       	brpl	.-8      	; 0x58a <LisInit+0x46>
 592:	24 2b       	or	r18, r20
 594:	20 83       	st	Z, r18
 596:	40 81       	ld	r20, Z
 598:	9c 01       	movw	r18, r24
 59a:	00 90 2d 01 	lds	r0, 0x012D	; 0x80012d <Lis_Rst>
 59e:	02 c0       	rjmp	.+4      	; 0x5a4 <LisInit+0x60>
 5a0:	22 0f       	add	r18, r18
 5a2:	33 1f       	adc	r19, r19
 5a4:	0a 94       	dec	r0
 5a6:	e2 f7       	brpl	.-8      	; 0x5a0 <LisInit+0x5c>
 5a8:	34 2f       	mov	r19, r20
 5aa:	32 2b       	or	r19, r18
 5ac:	30 83       	st	Z, r19
{
    ClearBit(Lis_port2, Lis_PixSelect);
}
static void RstIdleLowAfterPowerUp(void)
{
    ClearBit(Lis_port1, Lis_Rst);
 5ae:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <Lis_port1>
 5b2:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <Lis_port1+0x1>
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 5b6:	3c 91       	ld	r19, X
 5b8:	20 95       	com	r18
 5ba:	23 23       	and	r18, r19
 5bc:	2c 93       	st	X, r18
 5be:	20 81       	ld	r18, Z
 5c0:	00 90 2c 01 	lds	r0, 0x012C	; 0x80012c <Lis_Sync>
 5c4:	02 c0       	rjmp	.+4      	; 0x5ca <LisInit+0x86>
 5c6:	88 0f       	add	r24, r24
 5c8:	99 1f       	adc	r25, r25
 5ca:	0a 94       	dec	r0
 5cc:	e2 f7       	brpl	.-8      	; 0x5c6 <LisInit+0x82>
 5ce:	80 95       	com	r24
 5d0:	82 23       	and	r24, r18
 5d2:	80 83       	st	Z, r24
    PixSelectIdleLow();
    SetClkAsOutput();
    SetRstAsOutput();
    RstIdleLowAfterPowerUp();
    SetSyncAsInput();
    LisRunClkAt50kHz();
 5d4:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <LisRunClkAt50kHz>
 5d8:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <LisRunClkAt50kHz+0x1>
 5dc:	09 95       	icall
    LisClkOn();
 5de:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <LisClkOn>
 5e2:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <LisClkOn+0x1>
 5e6:	09 94       	ijmp

000005e8 <ResetCounterAtTop>:
#include "Pwm.h"
#include "ReadWriteBits.h"
static void ResetCounterAtTop(void)
{
    SetBit(Pwm_tccr0a, Pwm_Wgm00);
 5e8:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <Pwm_tccr0a>
 5ec:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <Pwm_tccr0a+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 5f0:	40 81       	ld	r20, Z
 5f2:	81 e0       	ldi	r24, 0x01	; 1
 5f4:	90 e0       	ldi	r25, 0x00	; 0
 5f6:	9c 01       	movw	r18, r24
 5f8:	00 90 27 01 	lds	r0, 0x0127	; 0x800127 <Pwm_Wgm00>
 5fc:	02 c0       	rjmp	.+4      	; 0x602 <ResetCounterAtTop+0x1a>
 5fe:	22 0f       	add	r18, r18
 600:	33 1f       	adc	r19, r19
 602:	0a 94       	dec	r0
 604:	e2 f7       	brpl	.-8      	; 0x5fe <ResetCounterAtTop+0x16>
 606:	24 2b       	or	r18, r20
 608:	20 83       	st	Z, r18
 60a:	20 81       	ld	r18, Z
 60c:	00 90 26 01 	lds	r0, 0x0126	; 0x800126 <Pwm_Wgm01>
 610:	02 c0       	rjmp	.+4      	; 0x616 <ResetCounterAtTop+0x2e>
 612:	88 0f       	add	r24, r24
 614:	99 1f       	adc	r25, r25
 616:	0a 94       	dec	r0
 618:	e2 f7       	brpl	.-8      	; 0x612 <ResetCounterAtTop+0x2a>
 61a:	82 2b       	or	r24, r18
 61c:	80 83       	st	Z, r24
 61e:	08 95       	ret

00000620 <TopIsOcr0a>:
}
void (*PwmResetCounterAtTop)(void) = ResetCounterAtTop;

static void TopIsOcr0a(void)
{
    SetBit(Pwm_tccr0b, Pwm_Wgm02);
 620:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <Pwm_tccr0b>
 624:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <Pwm_tccr0b+0x1>
 628:	20 81       	ld	r18, Z
 62a:	81 e0       	ldi	r24, 0x01	; 1
 62c:	90 e0       	ldi	r25, 0x00	; 0
 62e:	00 90 25 01 	lds	r0, 0x0125	; 0x800125 <Pwm_Wgm02>
 632:	02 c0       	rjmp	.+4      	; 0x638 <TopIsOcr0a+0x18>
 634:	88 0f       	add	r24, r24
 636:	99 1f       	adc	r25, r25
 638:	0a 94       	dec	r0
 63a:	e2 f7       	brpl	.-8      	; 0x634 <TopIsOcr0a+0x14>
 63c:	82 2b       	or	r24, r18
 63e:	80 83       	st	Z, r24
 640:	08 95       	ret

00000642 <PwmClkIsCpuClk_Implementation>:
}
void (*PwmTopIsOcr0a)(void) = TopIsOcr0a;

static void PwmClkIsCpuClk_Implementation(void)
{
    SetBit  (Pwm_tccr0b, Pwm_Cs00);
 642:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <Pwm_tccr0b>
 646:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <Pwm_tccr0b+0x1>
 64a:	40 81       	ld	r20, Z
 64c:	81 e0       	ldi	r24, 0x01	; 1
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	9c 01       	movw	r18, r24
 652:	00 90 24 01 	lds	r0, 0x0124	; 0x800124 <Pwm_Cs00>
 656:	02 c0       	rjmp	.+4      	; 0x65c <PwmClkIsCpuClk_Implementation+0x1a>
 658:	22 0f       	add	r18, r18
 65a:	33 1f       	adc	r19, r19
 65c:	0a 94       	dec	r0
 65e:	e2 f7       	brpl	.-8      	; 0x658 <PwmClkIsCpuClk_Implementation+0x16>
 660:	24 2b       	or	r18, r20
 662:	20 83       	st	Z, r18
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 664:	30 81       	ld	r19, Z
 666:	ac 01       	movw	r20, r24
 668:	00 90 23 01 	lds	r0, 0x0123	; 0x800123 <Pwm_Cs01>
 66c:	02 c0       	rjmp	.+4      	; 0x672 <PwmClkIsCpuClk_Implementation+0x30>
 66e:	44 0f       	add	r20, r20
 670:	55 1f       	adc	r21, r21
 672:	0a 94       	dec	r0
 674:	e2 f7       	brpl	.-8      	; 0x66e <PwmClkIsCpuClk_Implementation+0x2c>
 676:	24 2f       	mov	r18, r20
 678:	20 95       	com	r18
 67a:	23 23       	and	r18, r19
 67c:	20 83       	st	Z, r18
 67e:	20 81       	ld	r18, Z
 680:	00 90 22 01 	lds	r0, 0x0122	; 0x800122 <Pwm_Cs02>
 684:	02 c0       	rjmp	.+4      	; 0x68a <PwmClkIsCpuClk_Implementation+0x48>
 686:	88 0f       	add	r24, r24
 688:	99 1f       	adc	r25, r25
 68a:	0a 94       	dec	r0
 68c:	e2 f7       	brpl	.-8      	; 0x686 <PwmClkIsCpuClk_Implementation+0x44>
 68e:	80 95       	com	r24
 690:	82 23       	and	r24, r18
 692:	80 83       	st	Z, r24
 694:	08 95       	ret

00000696 <EnableOutputSetUntilMatch>:
}
void (*PwmClkIsCpuClk)(void) = PwmClkIsCpuClk_Implementation;

static void EnableOutputSetUntilMatch(void)
{
    ClearBit(Pwm_tccr0a, Pwm_Com0b0);
 696:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <Pwm_tccr0a>
 69a:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <Pwm_tccr0a+0x1>
 69e:	30 81       	ld	r19, Z
 6a0:	81 e0       	ldi	r24, 0x01	; 1
 6a2:	90 e0       	ldi	r25, 0x00	; 0
 6a4:	ac 01       	movw	r20, r24
 6a6:	00 90 21 01 	lds	r0, 0x0121	; 0x800121 <Pwm_Com0b0>
 6aa:	02 c0       	rjmp	.+4      	; 0x6b0 <EnableOutputSetUntilMatch+0x1a>
 6ac:	44 0f       	add	r20, r20
 6ae:	55 1f       	adc	r21, r21
 6b0:	0a 94       	dec	r0
 6b2:	e2 f7       	brpl	.-8      	; 0x6ac <EnableOutputSetUntilMatch+0x16>
 6b4:	24 2f       	mov	r18, r20
 6b6:	20 95       	com	r18
 6b8:	23 23       	and	r18, r19
 6ba:	20 83       	st	Z, r18
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 6bc:	20 81       	ld	r18, Z
 6be:	00 90 20 01 	lds	r0, 0x0120	; 0x800120 <Pwm_Com0b1>
 6c2:	02 c0       	rjmp	.+4      	; 0x6c8 <EnableOutputSetUntilMatch+0x32>
 6c4:	88 0f       	add	r24, r24
 6c6:	99 1f       	adc	r25, r25
 6c8:	0a 94       	dec	r0
 6ca:	e2 f7       	brpl	.-8      	; 0x6c4 <EnableOutputSetUntilMatch+0x2e>
 6cc:	82 2b       	or	r24, r18
 6ce:	80 83       	st	Z, r24
 6d0:	08 95       	ret

000006d2 <main>:
    uint8_t *pfour_bits = &four_bits;
    if (BitIsSet(pfour_bits, 0)) BiColorLedRed(status_led1);
    if (BitIsSet(pfour_bits, 1)) BiColorLedRed(status_led2);
    if (BitIsSet(pfour_bits, 2)) BiColorLedRed(status_led3);
    if (BitIsSet(pfour_bits, 3)) BiColorLedRed(status_led4);
}
 6d2:	38 9a       	sbi	0x07, 0	; 7
 6d4:	39 9a       	sbi	0x07, 1	; 7
 6d6:	3a 9a       	sbi	0x07, 2	; 7
 6d8:	3b 9a       	sbi	0x07, 3	; 7
 6da:	0e 94 ba 01 	call	0x374	; 0x374 <SpiSlaveInit>
 6de:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <UartSpiInit>
 6e2:	0e 94 a2 02 	call	0x544	; 0x544 <LisInit>
 6e6:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <SpiTransferIsDone>
 6ea:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <SpiTransferIsDone+0x1>
 6ee:	09 95       	icall
 6f0:	88 23       	and	r24, r24
 6f2:	c9 f3       	breq	.-14     	; 0x6e6 <main+0x14>
 6f4:	ce b5       	in	r28, 0x2e	; 46
 6f6:	8c 2f       	mov	r24, r28
 6f8:	0e 94 69 01 	call	0x2d2	; 0x2d2 <LookupSensorCmd>
 6fc:	00 97       	sbiw	r24, 0x00	; 0
 6fe:	19 f0       	breq	.+6      	; 0x706 <main+0x34>
 700:	fc 01       	movw	r30, r24
 702:	09 95       	icall
 704:	f0 cf       	rjmp	.-32     	; 0x6e6 <main+0x14>
 706:	8c 2f       	mov	r24, r28
 708:	0e 94 77 01 	call	0x2ee	; 0x2ee <SpiSlaveWrite_StatusInvalid>
 70c:	ec cf       	rjmp	.-40     	; 0x6e6 <main+0x14>

0000070e <__vector_17>:
void SPI_read_in_ISR_and_show_data_on_debug_leds(void);
/* =====[ Move control over the SPI ISR into the test code ]===== */
typedef void (SPI_ISR_task)(void); SPI_ISR_task *DoTaskForThisTest;
//
ISR(SPI_STC_vect)
{
 70e:	1f 92       	push	r1
 710:	0f 92       	push	r0
 712:	0f b6       	in	r0, 0x3f	; 63
 714:	0f 92       	push	r0
 716:	11 24       	eor	r1, r1
 718:	2f 93       	push	r18
 71a:	3f 93       	push	r19
 71c:	4f 93       	push	r20
 71e:	5f 93       	push	r21
 720:	6f 93       	push	r22
 722:	7f 93       	push	r23
 724:	8f 93       	push	r24
 726:	9f 93       	push	r25
 728:	af 93       	push	r26
 72a:	bf 93       	push	r27
 72c:	ef 93       	push	r30
 72e:	ff 93       	push	r31
    DoTaskForThisTest(); // fptr assigned in test code
 730:	e0 91 60 01 	lds	r30, 0x0160	; 0x800160 <__data_end>
 734:	f0 91 61 01 	lds	r31, 0x0161	; 0x800161 <__data_end+0x1>
 738:	09 95       	icall
}
 73a:	ff 91       	pop	r31
 73c:	ef 91       	pop	r30
 73e:	bf 91       	pop	r27
 740:	af 91       	pop	r26
 742:	9f 91       	pop	r25
 744:	8f 91       	pop	r24
 746:	7f 91       	pop	r23
 748:	6f 91       	pop	r22
 74a:	5f 91       	pop	r21
 74c:	4f 91       	pop	r20
 74e:	3f 91       	pop	r19
 750:	2f 91       	pop	r18
 752:	0f 90       	pop	r0
 754:	0f be       	out	0x3f, r0	; 63
 756:	0f 90       	pop	r0
 758:	1f 90       	pop	r1
 75a:	18 95       	reti

0000075c <__vector_14>:
ISR(TIMER0_COMPA_vect)
{
 75c:	1f 92       	push	r1
 75e:	0f 92       	push	r0
 760:	0f b6       	in	r0, 0x3f	; 63
 762:	0f 92       	push	r0
 764:	11 24       	eor	r1, r1
    // high-level delay:
    /* SetBit(Lis_port1, Lis_Rst); */
    // low-level delay:
    PORTD |= 1<<PD6;    // set bit: Rst High
 766:	5e 9a       	sbi	0x0b, 6	; 11
    // delay is 1.8us-2us from redge to Rst High
}
 768:	0f 90       	pop	r0
 76a:	0f be       	out	0x3f, r0	; 63
 76c:	0f 90       	pop	r0
 76e:	1f 90       	pop	r1
 770:	18 95       	reti

00000772 <__vector_15>:
ISR(TIMER0_COMPB_vect)
{
 772:	1f 92       	push	r1
 774:	0f 92       	push	r0
 776:	0f b6       	in	r0, 0x3f	; 63
 778:	0f 92       	push	r0
 77a:	11 24       	eor	r1, r1
    // high-level delay:
    /* ClearBit(Lis_port1, Lis_Rst); */
    // low-level delay:
    PORTD &= ~(1<<PD6); // clear bit: Rst Low
 77c:	5e 98       	cbi	0x0b, 6	; 11
    // delay is 1.8us-2us from fedge to Rst low
} 
 77e:	0f 90       	pop	r0
 780:	0f be       	out	0x3f, r0	; 63
 782:	0f 90       	pop	r0
 784:	1f 90       	pop	r1
 786:	18 95       	reti

00000788 <_exit>:
 788:	f8 94       	cli

0000078a <__stop_program>:
 78a:	ff cf       	rjmp	.-2      	; 0x78a <__stop_program>
