{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 01:05:00 2018 " "Info: Processing started: Fri Nov 30 01:05:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegFile -c RegFile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegFile -c RegFile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R\[4\]\[29\] A3\[1\] clk 8.580 ns register " "Info: tsu for register \"R\[4\]\[29\]\" (data pin = \"A3\[1\]\", clock pin = \"clk\") is 8.580 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.273 ns + Longest pin register " "Info: + Longest pin to register delay is 11.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A3\[1\] 1 PIN PIN_L10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L10; Fanout = 5; PIN Node = 'A3\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3[1] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.602 ns) + CELL(0.398 ns) 6.832 ns Decoder0~13 2 COMB LCCOMB_X28_Y23_N0 4 " "Info: 2: + IC(5.602 ns) + CELL(0.398 ns) = 6.832 ns; Loc. = LCCOMB_X28_Y23_N0; Fanout = 4; COMB Node = 'Decoder0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { A3[1] Decoder0~13 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.150 ns) 7.981 ns Decoder0~23 3 COMB LCCOMB_X29_Y25_N18 32 " "Info: 3: + IC(0.999 ns) + CELL(0.150 ns) = 7.981 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 32; COMB Node = 'Decoder0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { Decoder0~13 Decoder0~23 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(0.660 ns) 11.273 ns R\[4\]\[29\] 4 REG LCFF_X34_Y23_N5 2 " "Info: 4: + IC(2.632 ns) + CELL(0.660 ns) = 11.273 ns; Loc. = LCFF_X34_Y23_N5; Fanout = 2; REG Node = 'R\[4\]\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { Decoder0~23 R[4][29] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.040 ns ( 18.10 % ) " "Info: Total cell delay = 2.040 ns ( 18.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.233 ns ( 81.90 % ) " "Info: Total interconnect delay = 9.233 ns ( 81.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.273 ns" { A3[1] Decoder0~13 Decoder0~23 R[4][29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.273 ns" { A3[1] {} A3[1]~combout {} Decoder0~13 {} Decoder0~23 {} R[4][29] {} } { 0.000ns 0.000ns 5.602ns 0.999ns 2.632ns } { 0.000ns 0.832ns 0.398ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 512 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns R\[4\]\[29\] 3 REG LCFF_X34_Y23_N5 2 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X34_Y23_N5; Fanout = 2; REG Node = 'R\[4\]\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk~clkctrl R[4][29] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clk clk~clkctrl R[4][29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clk {} clk~combout {} clk~clkctrl {} R[4][29] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.273 ns" { A3[1] Decoder0~13 Decoder0~23 R[4][29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.273 ns" { A3[1] {} A3[1]~combout {} Decoder0~13 {} Decoder0~23 {} R[4][29] {} } { 0.000ns 0.000ns 5.602ns 0.999ns 2.632ns } { 0.000ns 0.832ns 0.398ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clk clk~clkctrl R[4][29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { clk {} clk~combout {} clk~clkctrl {} R[4][29] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RD1\[24\] R\[0\]\[24\] 14.552 ns register " "Info: tco from clock \"clk\" to destination pin \"RD1\[24\]\" through register \"R\[0\]\[24\]\" is 14.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 512 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns R\[0\]\[24\] 3 REG LCFF_X30_Y25_N27 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X30_Y25_N27; Fanout = 2; REG Node = 'R\[0\]\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl R[0][24] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl R[0][24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} R[0][24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.628 ns + Longest register pin " "Info: + Longest register to pin delay is 11.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R\[0\]\[24\] 1 REG LCFF_X30_Y25_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y25_N27; Fanout = 2; REG Node = 'R\[0\]\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0][24] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.438 ns) 1.716 ns Mux7~4 2 COMB LCCOMB_X34_Y24_N22 1 " "Info: 2: + IC(1.278 ns) + CELL(0.438 ns) = 1.716 ns; Loc. = LCCOMB_X34_Y24_N22; Fanout = 1; COMB Node = 'Mux7~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { R[0][24] Mux7~4 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.420 ns) 3.336 ns Mux7~5 3 COMB LCCOMB_X30_Y25_N24 1 " "Info: 3: + IC(1.200 ns) + CELL(0.420 ns) = 3.336 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 1; COMB Node = 'Mux7~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { Mux7~4 Mux7~5 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.438 ns) 5.074 ns Mux7~6 4 COMB LCCOMB_X34_Y21_N0 1 " "Info: 4: + IC(1.300 ns) + CELL(0.438 ns) = 5.074 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 1; COMB Node = 'Mux7~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { Mux7~5 Mux7~6 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.469 ns Mux7~9 5 COMB LCCOMB_X34_Y21_N26 1 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.469 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'Mux7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux7~6 Mux7~9 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(2.632 ns) 11.628 ns RD1\[24\] 6 PIN PIN_R3 0 " "Info: 6: + IC(3.527 ns) + CELL(2.632 ns) = 11.628 ns; Loc. = PIN_R3; Fanout = 0; PIN Node = 'RD1\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { Mux7~9 RD1[24] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.078 ns ( 35.07 % ) " "Info: Total cell delay = 4.078 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.550 ns ( 64.93 % ) " "Info: Total interconnect delay = 7.550 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.628 ns" { R[0][24] Mux7~4 Mux7~5 Mux7~6 Mux7~9 RD1[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.628 ns" { R[0][24] {} Mux7~4 {} Mux7~5 {} Mux7~6 {} Mux7~9 {} RD1[24] {} } { 0.000ns 1.278ns 1.200ns 1.300ns 0.245ns 3.527ns } { 0.000ns 0.438ns 0.420ns 0.438ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl R[0][24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} R[0][24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.628 ns" { R[0][24] Mux7~4 Mux7~5 Mux7~6 Mux7~9 RD1[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.628 ns" { R[0][24] {} Mux7~4 {} Mux7~5 {} Mux7~6 {} Mux7~9 {} RD1[24] {} } { 0.000ns 1.278ns 1.200ns 1.300ns 0.245ns 3.527ns } { 0.000ns 0.438ns 0.420ns 0.438ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1\[1\] RD1\[29\] 18.017 ns Longest " "Info: Longest tpd from source pin \"A1\[1\]\" to destination pin \"RD1\[29\]\" is 18.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A1\[1\] 1 PIN PIN_J13 120 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 120; PIN Node = 'A1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1[1] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.051 ns) + CELL(0.438 ns) 8.319 ns Mux2~2 2 COMB LCCOMB_X34_Y22_N22 1 " "Info: 2: + IC(7.051 ns) + CELL(0.438 ns) = 8.319 ns; Loc. = LCCOMB_X34_Y22_N22; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.489 ns" { A1[1] Mux2~2 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.416 ns) 10.249 ns Mux2~3 3 COMB LCCOMB_X34_Y24_N12 1 " "Info: 3: + IC(1.514 ns) + CELL(0.416 ns) = 10.249 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.150 ns) 11.405 ns Mux2~6 4 COMB LCCOMB_X32_Y22_N24 1 " "Info: 4: + IC(1.006 ns) + CELL(0.150 ns) = 11.405 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 1; COMB Node = 'Mux2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { Mux2~3 Mux2~6 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 11.925 ns Mux2~9 5 COMB LCCOMB_X32_Y22_N10 1 " "Info: 5: + IC(0.249 ns) + CELL(0.271 ns) = 11.925 ns; Loc. = LCCOMB_X32_Y22_N10; Fanout = 1; COMB Node = 'Mux2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Mux2~6 Mux2~9 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(2.798 ns) 18.017 ns RD1\[29\] 6 PIN PIN_AF13 0 " "Info: 6: + IC(3.294 ns) + CELL(2.798 ns) = 18.017 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'RD1\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { Mux2~9 RD1[29] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.903 ns ( 27.21 % ) " "Info: Total cell delay = 4.903 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.114 ns ( 72.79 % ) " "Info: Total interconnect delay = 13.114 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.017 ns" { A1[1] Mux2~2 Mux2~3 Mux2~6 Mux2~9 RD1[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.017 ns" { A1[1] {} A1[1]~combout {} Mux2~2 {} Mux2~3 {} Mux2~6 {} Mux2~9 {} RD1[29] {} } { 0.000ns 0.000ns 7.051ns 1.514ns 1.006ns 0.249ns 3.294ns } { 0.000ns 0.830ns 0.438ns 0.416ns 0.150ns 0.271ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R\[0\]\[10\] WD3\[10\] clk -3.537 ns register " "Info: th for register \"R\[0\]\[10\]\" (data pin = \"WD3\[10\]\", clock pin = \"clk\") is -3.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 512 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns R\[0\]\[10\] 3 REG LCFF_X32_Y25_N17 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X32_Y25_N17; Fanout = 2; REG Node = 'R\[0\]\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl R[0][10] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl R[0][10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} R[0][10] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.477 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns WD3\[10\] 1 PIN PIN_B12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 15; PIN Node = 'WD3\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WD3[10] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.271 ns) + CELL(0.366 ns) 6.477 ns R\[0\]\[10\] 2 REG LCFF_X32_Y25_N17 2 " "Info: 2: + IC(5.271 ns) + CELL(0.366 ns) = 6.477 ns; Loc. = LCFF_X32_Y25_N17; Fanout = 2; REG Node = 'R\[0\]\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.637 ns" { WD3[10] R[0][10] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 18.62 % ) " "Info: Total cell delay = 1.206 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 81.38 % ) " "Info: Total interconnect delay = 5.271 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { WD3[10] R[0][10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { WD3[10] {} WD3[10]~combout {} R[0][10] {} } { 0.000ns 0.000ns 5.271ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl R[0][10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} R[0][10] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { WD3[10] R[0][10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { WD3[10] {} WD3[10]~combout {} R[0][10] {} } { 0.000ns 0.000ns 5.271ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 01:05:00 2018 " "Info: Processing ended: Fri Nov 30 01:05:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
