Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 15:46:55 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.951        0.000                      0                  612        0.090        0.000                      0                  612        1.858        0.000                       0                   417  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.951        0.000                      0                  612        0.090        0.000                      0                  612        1.858        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.463ns (16.163%)  route 2.402ns (83.837%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.126     1.715 r  bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3/O
                         net (fo=4, routed)           0.473     2.188    bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3_n_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.358     2.589    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.632 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.437     3.069    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2_n_0
    SLICE_X12Y164        LUT5 (Prop_lut5_I2_O)        0.047     3.116 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_1/O
                         net (fo=1, routed)           0.285     3.402    bd_0_i/hls_inst/inst/p_0_in[39]
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y167        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.122     5.353    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.459ns (16.093%)  route 2.393ns (83.907%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.126     1.715 r  bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3/O
                         net (fo=4, routed)           0.473     2.188    bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3_n_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.358     2.589    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.632 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.437     3.069    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2_n_0
    SLICE_X12Y164        LUT5 (Prop_lut5_I0_O)        0.043     3.112 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.277     3.389    bd_0_i/hls_inst/inst/p_0_in[23]
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y166        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.459ns (17.028%)  route 2.237ns (82.972%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.126     1.715 r  bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3/O
                         net (fo=4, routed)           0.473     2.188    bd_0_i/hls_inst/inst/m_5_reg_897[5]_i_3_n_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.358     2.589    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[47]_srl2_i_4_n_0
    SLICE_X10Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.632 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.254     2.886    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[39]_srl2_i_2_n_0
    SLICE_X10Y163        LUT3 (Prop_lut3_I2_O)        0.043     2.929 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           0.303     3.233    bd_0_i/hls_inst/inst/p_0_in[7]
    SLICE_X10Y164        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y164        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X10Y164        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.345ns (12.763%)  route 2.358ns (87.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[2]/Q
                         net (fo=24, routed)          1.303     2.099    bd_0_i/hls_inst/inst/sub_ln962_reg_887[2]
    SLICE_X12Y164        LUT6 (Prop_lut6_I4_O)        0.043     2.142 r  bd_0_i/hls_inst/inst/m_5_reg_897[3]_i_1/O
                         net (fo=7, routed)           0.653     2.795    bd_0_i/hls_inst/inst/m_5_reg_897[3]_i_1_n_0
    SLICE_X14Y167        LUT6 (Prop_lut6_I1_O)        0.043     2.838 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2_i_1/O
                         net (fo=1, routed)           0.402     3.240    bd_0_i/hls_inst/inst/p_0_in[51]
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X8Y167         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[51]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.440ns (16.450%)  route 2.235ns (83.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/Q
                         net (fo=28, routed)          1.158     1.954    bd_0_i/hls_inst/inst/sub_ln962_reg_887[1]
    SLICE_X8Y163         LUT5 (Prop_lut5_I0_O)        0.047     2.001 r  bd_0_i/hls_inst/inst/m_5_reg_897[0]_i_1/O
                         net (fo=7, routed)           0.875     2.876    bd_0_i/hls_inst/inst/m_5_reg_897[0]_i_1_n_0
    SLICE_X8Y168         LUT6 (Prop_lut6_I0_O)        0.134     3.010 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2_i_1/O
                         net (fo=1, routed)           0.202     3.212    bd_0_i/hls_inst/inst/p_0_in[32]
    SLICE_X8Y166         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y166         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X8Y166         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.345ns (12.921%)  route 2.325ns (87.079%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[1]/Q
                         net (fo=28, routed)          1.239     2.035    bd_0_i/hls_inst/inst/sub_ln962_reg_887[1]
    SLICE_X8Y168         LUT6 (Prop_lut6_I1_O)        0.043     2.078 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_2/O
                         net (fo=5, routed)           0.639     2.717    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_2_n_0
    SLICE_X8Y164         LUT6 (Prop_lut6_I5_O)        0.043     2.760 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2_i_1/O
                         net (fo=1, routed)           0.447     3.207    bd_0_i/hls_inst/inst/p_0_in[42]
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y167        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[42]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.521ns (19.523%)  route 2.148ns (80.477%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.648     1.389    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X15Y165        LUT3 (Prop_lut3_I1_O)        0.137     1.526 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_5/O
                         net (fo=4, routed)           0.568     2.094    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_5_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I0_O)        0.137     2.231 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_3/O
                         net (fo=6, routed)           0.544     2.775    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[50]_srl2_i_3_n_0
    SLICE_X8Y165         LUT6 (Prop_lut6_I0_O)        0.043     2.818 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2_i_1/O
                         net (fo=1, routed)           0.388     3.206    bd_0_i/hls_inst/inst/p_0_in[26]
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y166        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     5.441    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.515ns (19.285%)  route 2.156ns (80.715%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.134     1.723 r  bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3/O
                         net (fo=3, routed)           0.445     2.169    bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I1_O)        0.134     2.303 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.585     2.888    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3_n_0
    SLICE_X13Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.931 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2_i_1/O
                         net (fo=1, routed)           0.277     3.208    bd_0_i/hls_inst/inst/p_0_in[16]
    SLICE_X12Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y165        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.515ns (19.472%)  route 2.130ns (80.528%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.134     1.723 r  bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3/O
                         net (fo=3, routed)           0.445     2.169    bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I1_O)        0.134     2.303 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.550     2.853    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3_n_0
    SLICE_X10Y167        LUT6 (Prop_lut6_I2_O)        0.043     2.896 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_1/O
                         net (fo=1, routed)           0.286     3.182    bd_0_i/hls_inst/inst/p_0_in[48]
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y167         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X8Y167         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.515ns (19.733%)  route 2.095ns (80.267%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y170        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/sub_ln962_reg_887_reg[0]/Q
                         net (fo=31, routed)          0.848     1.589    bd_0_i/hls_inst/inst/sub_ln962_reg_887[0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.134     1.723 r  bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3/O
                         net (fo=3, routed)           0.445     2.169    bd_0_i/hls_inst/inst/m_5_reg_897[4]_i_3_n_0
    SLICE_X9Y163         LUT6 (Prop_lut6_I1_O)        0.134     2.303 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3/O
                         net (fo=6, routed)           0.500     2.803    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[48]_srl2_i_3_n_0
    SLICE_X13Y167        LUT6 (Prop_lut6_I0_O)        0.043     2.846 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2_i_1/O
                         net (fo=1, routed)           0.301     3.147    bd_0_i/hls_inst/inst/p_0_in[40]
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X12Y167        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[40]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.759%)  route 0.158ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y164        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y164        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg_reg[7]/Q
                         net (fo=3, routed)           0.158     0.524    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg[7]
    SLICE_X16Y164        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y164        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[7]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X16Y164        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.280%)  route 0.103ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y164        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y164        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg_reg[9]/Q
                         net (fo=3, routed)           0.103     0.469    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter1_reg[9]
    SLICE_X18Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[9]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[9]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.231%)  route 0.162ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y166        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y166        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[9]/Q
                         net (fo=1, routed)           0.162     0.528    bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[7]
    SLICE_X22Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[9]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[9]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[9]_srl7
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.964%)  route 0.109ns (48.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y167        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[12]/Q
                         net (fo=2, routed)           0.109     0.493    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg[12]
    SLICE_X18Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y167        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.130ns (55.257%)  route 0.105ns (44.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y168        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y168        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/Q
                         net (fo=7, routed)           0.105     0.472    bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg[0]
    SLICE_X14Y168        LUT5 (Prop_lut5_I1_O)        0.030     0.502 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918[55]_i_1/O
                         net (fo=1, routed)           0.000     0.502    bd_0_i/hls_inst/inst/p_Result_7_reg_918[55]_i_1_n_0
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[55]/C
                         clock pessimism              0.000     0.280    
    SLICE_X14Y168        FDRE (Hold_fdre_C_D)         0.096     0.376    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.106%)  route 0.060ns (25.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y167        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y167        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[14]/Q
                         net (fo=2, routed)           0.060     0.433    bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg[14]
    SLICE_X16Y167        LUT4 (Prop_lut4_I3_O)        0.064     0.497 r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_912[0]_i_1/O
                         net (fo=1, routed)           0.000     0.497    bd_0_i/hls_inst/inst/icmp_ln1549_fu_468_p2
    SLICE_X16Y167        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y167        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y167        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/xor_ln1560_reg_948_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.433%)  route 0.062ns (26.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.062     0.435    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/icmp_ln1549_reg_912_pp0_iter4_reg
    SLICE_X16Y166        LUT3 (Prop_lut3_I1_O)        0.064     0.499 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/xor_ln1560_reg_948[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1_n_0
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_948_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_948_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y166        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/xor_ln1560_reg_948_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.874%)  route 0.105ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y168        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y168        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/Q
                         net (fo=7, routed)           0.105     0.472    bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg[0]
    SLICE_X14Y168        LUT4 (Prop_lut4_I2_O)        0.028     0.500 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918[54]_i_1/O
                         net (fo=1, routed)           0.000     0.500    bd_0_i/hls_inst/inst/p_Result_7_reg_918[54]_i_1_n_0
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[54]/C
                         clock pessimism              0.000     0.280    
    SLICE_X14Y168        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[3]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.722%)  route 0.146ns (59.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y165        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[3]/Q
                         net (fo=1, routed)           0.146     0.512    bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_reg[1]
    SLICE_X22Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[3]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y165        SRL16E                                       r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[3]_srl7/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/trunc_ln1352_reg_985_pp0_iter15_reg_reg[3]_srl7
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.407%)  route 0.107ns (45.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y168        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y168        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg_reg[0]/Q
                         net (fo=7, routed)           0.107     0.474    bd_0_i/hls_inst/inst/trunc_ln946_reg_852_pp0_iter2_reg[0]
    SLICE_X14Y168        LUT6 (Prop_lut6_I3_O)        0.028     0.502 r  bd_0_i/hls_inst/inst/p_Result_7_reg_918[56]_i_1/O
                         net (fo=1, routed)           0.000     0.502    bd_0_i/hls_inst/inst/p_Result_7_reg_918[56]_i_1_n_0
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=416, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[56]/C
                         clock pessimism              0.000     0.280    
    SLICE_X14Y168        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/p_Result_7_reg_918_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X1Y65    bd_0_i/hls_inst/inst/mul_ln1246_reg_1015_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X1Y66    bd_0_i/hls_inst/inst/r_V_6_reg_995_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X1Y64    bd_0_i/hls_inst/inst/mul_17s_32ns_43_5_1_U2/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y64    bd_0_i/hls_inst/inst/mul_mul_15ns_15ns_30_4_1_U5/sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y62    bd_0_i/hls_inst/inst/mul_mul_16ns_13ns_29_4_1_U3/sigmoid_top_mul_mul_16ns_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y65    bd_0_i/hls_inst/inst/mul_mul_8ns_12ns_20_4_1_U4/sigmoid_top_mul_mul_8ns_12ns_20_4_1_DSP48_1_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X18Y169  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_857_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X16Y166  bd_0_i/hls_inst/inst/icmp_ln1549_reg_912_pp0_iter4_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X16Y167  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter2_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X16Y164  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter5_reg_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y169  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_857_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y169  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_857_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y164  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y164  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y167  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y167  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y169  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_857_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y169  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_857_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y164  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X16Y164  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y165  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y167  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X18Y167  bd_0_i/hls_inst/inst/in_read_reg_825_pp0_iter4_reg_reg[12]_srl2/CLK



