// Seed: 608176809
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_6;
  assign id_6 = 0;
  logic id_7;
  logic id_8;
  logic id_9 = 1;
  logic id_10;
  assign id_7 = id_8;
  initial begin
    id_8#(
        .id_3(1),
        .id_1(1 && id_2)
    ) = 1;
  end
  assign id_6 = 1;
endmodule
