# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Lab1/graphic_controller.v" \
"../../../../project_1.srcs/sources_1/imports/Lab1/core_logic.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0_1/sim/design_1_graphic_controller_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0_2/sim/design_1_core_logic_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_1.srcs/sim_1/imports/new/test1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
