ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB144:
   1:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_hal_msp.c **** /**
   3:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f7xx_hal_msp.c ****   *
  10:Core/Src/stm32f7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f7xx_hal_msp.c ****   *
  13:Core/Src/stm32f7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f7xx_hal_msp.c ****   *
  17:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_hal_msp.c ****   */
  19:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_hal_msp.c **** 
  21:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f7xx_hal_msp.c **** 
  25:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_dcmi;
  27:Core/Src/stm32f7xx_hal_msp.c **** 
  28:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdmmc1;
  29:Core/Src/stm32f7xx_hal_msp.c **** 
  30:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 2


  31:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f7xx_hal_msp.c **** 
  33:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32f7xx_hal_msp.c **** 
  35:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32f7xx_hal_msp.c **** 
  38:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32f7xx_hal_msp.c **** 
  40:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32f7xx_hal_msp.c **** 
  43:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32f7xx_hal_msp.c **** 
  45:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f7xx_hal_msp.c **** 
  48:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32f7xx_hal_msp.c **** 
  50:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f7xx_hal_msp.c **** 
  53:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f7xx_hal_msp.c **** 
  55:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32f7xx_hal_msp.c **** 
  58:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32f7xx_hal_msp.c **** 
  60:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32f7xx_hal_msp.c **** 
  62:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32f7xx_hal_msp.c **** 
  64:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32f7xx_hal_msp.c ****                     /**
  66:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32f7xx_hal_msp.c ****   */
  68:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32f7xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  70:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32f7xx_hal_msp.c **** 
  72:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32f7xx_hal_msp.c **** 
  74:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  36              		.loc 1 74 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 74 3 view .LVU2
  39              		.loc 1 74 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 3


  42 0006 42F08052 		orr	r2, r2, #268435456
  43 000a 1A64     		str	r2, [r3, #64]
  44              		.loc 1 74 3 view .LVU4
  45 000c 1A6C     		ldr	r2, [r3, #64]
  46 000e 02F08052 		and	r2, r2, #268435456
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 74 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  52              		.loc 1 75 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 75 3 view .LVU8
  55              		.loc 1 75 3 view .LVU9
  56 0016 5A6C     		ldr	r2, [r3, #68]
  57 0018 42F48042 		orr	r2, r2, #16384
  58 001c 5A64     		str	r2, [r3, #68]
  59              		.loc 1 75 3 view .LVU10
  60 001e 5B6C     		ldr	r3, [r3, #68]
  61 0020 03F48043 		and	r3, r3, #16384
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 75 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32f7xx_hal_msp.c **** 
  77:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f7xx_hal_msp.c **** 
  79:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f7xx_hal_msp.c **** 
  81:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f7xx_hal_msp.c **** }
  67              		.loc 1 82 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00380240 		.word	1073887232
  76              		.cfi_endproc
  77              	.LFE144:
  79              		.section	.text.HAL_DCMI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_DCMI_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_DCMI_MspInit:
  87              	.LVL0:
  88              	.LFB145:
  83:Core/Src/stm32f7xx_hal_msp.c **** 
  84:Core/Src/stm32f7xx_hal_msp.c **** /**
  85:Core/Src/stm32f7xx_hal_msp.c **** * @brief DCMI MSP Initialization
  86:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 4


  87:Core/Src/stm32f7xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
  88:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f7xx_hal_msp.c **** */
  90:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
  91:Core/Src/stm32f7xx_hal_msp.c **** {
  89              		.loc 1 91 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 48
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 91 1 is_stmt 0 view .LVU15
  94 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  95              		.cfi_def_cfa_offset 20
  96              		.cfi_offset 4, -20
  97              		.cfi_offset 5, -16
  98              		.cfi_offset 6, -12
  99              		.cfi_offset 7, -8
 100              		.cfi_offset 14, -4
 101 0002 8DB0     		sub	sp, sp, #52
 102              		.cfi_def_cfa_offset 72
  92:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 92 3 is_stmt 1 view .LVU16
 104              		.loc 1 92 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0793     		str	r3, [sp, #28]
 107 0008 0893     		str	r3, [sp, #32]
 108 000a 0993     		str	r3, [sp, #36]
 109 000c 0A93     		str	r3, [sp, #40]
 110 000e 0B93     		str	r3, [sp, #44]
  93:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 111              		.loc 1 93 3 is_stmt 1 view .LVU18
 112              		.loc 1 93 11 is_stmt 0 view .LVU19
 113 0010 0268     		ldr	r2, [r0]
 114              		.loc 1 93 5 view .LVU20
 115 0012 514B     		ldr	r3, .L11
 116 0014 9A42     		cmp	r2, r3
 117 0016 01D0     		beq	.L9
 118              	.LVL1:
 119              	.L5:
  94:Core/Src/stm32f7xx_hal_msp.c ****   {
  95:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 0 */
  96:Core/Src/stm32f7xx_hal_msp.c **** 
  97:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 0 */
  98:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_ENABLE();
 100:Core/Src/stm32f7xx_hal_msp.c **** 
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 105:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 106:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 107:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> DCMI_D6
 108:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> DCMI_D7
 109:Core/Src/stm32f7xx_hal_msp.c ****     PD3     ------> DCMI_D5
 110:Core/Src/stm32f7xx_hal_msp.c ****     PG9     ------> DCMI_VSYNC
 111:Core/Src/stm32f7xx_hal_msp.c ****     PH14     ------> DCMI_D4
 112:Core/Src/stm32f7xx_hal_msp.c ****     PH12     ------> DCMI_D3
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 5


 113:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 114:Core/Src/stm32f7xx_hal_msp.c ****     PH9     ------> DCMI_D0
 115:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> DCMI_D2
 116:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 117:Core/Src/stm32f7xx_hal_msp.c ****     PH10     ------> DCMI_D1
 118:Core/Src/stm32f7xx_hal_msp.c ****     */
 119:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 120:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 121:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 123:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 124:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 125:Core/Src/stm32f7xx_hal_msp.c **** 
 126:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D5_Pin;
 127:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 130:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 131:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 133:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 134:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 138:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 139:Core/Src/stm32f7xx_hal_msp.c **** 
 140:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 141:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 142:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 145:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 146:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 147:Core/Src/stm32f7xx_hal_msp.c **** 
 148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 153:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154:Core/Src/stm32f7xx_hal_msp.c **** 
 155:Core/Src/stm32f7xx_hal_msp.c ****     /* DCMI DMA Init */
 156:Core/Src/stm32f7xx_hal_msp.c ****     /* DCMI Init */
 157:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Instance = DMA2_Stream1;
 158:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 159:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 160:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 161:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 162:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 163:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 164:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 165:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 166:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 167:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 168:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 169:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 6


 170:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 171:Core/Src/stm32f7xx_hal_msp.c ****     {
 172:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 173:Core/Src/stm32f7xx_hal_msp.c ****     }
 174:Core/Src/stm32f7xx_hal_msp.c **** 
 175:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 176:Core/Src/stm32f7xx_hal_msp.c **** 
 177:Core/Src/stm32f7xx_hal_msp.c ****     /* DCMI interrupt Init */
 178:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 179:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DCMI_IRQn);
 180:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 1 */
 181:Core/Src/stm32f7xx_hal_msp.c **** 
 182:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 1 */
 183:Core/Src/stm32f7xx_hal_msp.c ****   }
 184:Core/Src/stm32f7xx_hal_msp.c **** 
 185:Core/Src/stm32f7xx_hal_msp.c **** }
 120              		.loc 1 185 1 view .LVU21
 121 0018 0DB0     		add	sp, sp, #52
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 20
 124              		@ sp needed
 125 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 126              	.LVL2:
 127              	.L9:
 128              		.cfi_restore_state
 129              		.loc 1 185 1 view .LVU22
 130 001c 0446     		mov	r4, r0
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 131              		.loc 1 99 5 is_stmt 1 view .LVU23
 132              	.LBB4:
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 133              		.loc 1 99 5 view .LVU24
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 134              		.loc 1 99 5 view .LVU25
 135 001e 4F4B     		ldr	r3, .L11+4
 136 0020 5A6B     		ldr	r2, [r3, #52]
 137 0022 42F00102 		orr	r2, r2, #1
 138 0026 5A63     		str	r2, [r3, #52]
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 139              		.loc 1 99 5 view .LVU26
 140 0028 5A6B     		ldr	r2, [r3, #52]
 141 002a 02F00102 		and	r2, r2, #1
 142 002e 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 143              		.loc 1 99 5 view .LVU27
 144 0030 019A     		ldr	r2, [sp, #4]
 145              	.LBE4:
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 146              		.loc 1 99 5 view .LVU28
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 147              		.loc 1 101 5 view .LVU29
 148              	.LBB5:
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 149              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 150              		.loc 1 101 5 view .LVU31
 151 0032 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 7


 152 0034 42F01002 		orr	r2, r2, #16
 153 0038 1A63     		str	r2, [r3, #48]
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 154              		.loc 1 101 5 view .LVU32
 155 003a 1A6B     		ldr	r2, [r3, #48]
 156 003c 02F01002 		and	r2, r2, #16
 157 0040 0292     		str	r2, [sp, #8]
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 158              		.loc 1 101 5 view .LVU33
 159 0042 029A     		ldr	r2, [sp, #8]
 160              	.LBE5:
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 161              		.loc 1 101 5 view .LVU34
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 162              		.loc 1 102 5 view .LVU35
 163              	.LBB6:
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 164              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 165              		.loc 1 102 5 view .LVU37
 166 0044 1A6B     		ldr	r2, [r3, #48]
 167 0046 42F00802 		orr	r2, r2, #8
 168 004a 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 169              		.loc 1 102 5 view .LVU38
 170 004c 1A6B     		ldr	r2, [r3, #48]
 171 004e 02F00802 		and	r2, r2, #8
 172 0052 0392     		str	r2, [sp, #12]
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 173              		.loc 1 102 5 view .LVU39
 174 0054 039A     		ldr	r2, [sp, #12]
 175              	.LBE6:
 102:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 176              		.loc 1 102 5 view .LVU40
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 177              		.loc 1 103 5 view .LVU41
 178              	.LBB7:
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 179              		.loc 1 103 5 view .LVU42
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 180              		.loc 1 103 5 view .LVU43
 181 0056 1A6B     		ldr	r2, [r3, #48]
 182 0058 42F04002 		orr	r2, r2, #64
 183 005c 1A63     		str	r2, [r3, #48]
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 184              		.loc 1 103 5 view .LVU44
 185 005e 1A6B     		ldr	r2, [r3, #48]
 186 0060 02F04002 		and	r2, r2, #64
 187 0064 0492     		str	r2, [sp, #16]
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 188              		.loc 1 103 5 view .LVU45
 189 0066 049A     		ldr	r2, [sp, #16]
 190              	.LBE7:
 103:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 191              		.loc 1 103 5 view .LVU46
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 192              		.loc 1 104 5 view .LVU47
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 8


 193              	.LBB8:
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 194              		.loc 1 104 5 view .LVU48
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 195              		.loc 1 104 5 view .LVU49
 196 0068 1A6B     		ldr	r2, [r3, #48]
 197 006a 42F08002 		orr	r2, r2, #128
 198 006e 1A63     		str	r2, [r3, #48]
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 199              		.loc 1 104 5 view .LVU50
 200 0070 1A6B     		ldr	r2, [r3, #48]
 201 0072 02F08002 		and	r2, r2, #128
 202 0076 0592     		str	r2, [sp, #20]
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 203              		.loc 1 104 5 view .LVU51
 204 0078 059A     		ldr	r2, [sp, #20]
 205              	.LBE8:
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 206              		.loc 1 104 5 view .LVU52
 105:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 207              		.loc 1 105 5 view .LVU53
 208              	.LBB9:
 105:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 209              		.loc 1 105 5 view .LVU54
 105:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 210              		.loc 1 105 5 view .LVU55
 211 007a 1A6B     		ldr	r2, [r3, #48]
 212 007c 42F00102 		orr	r2, r2, #1
 213 0080 1A63     		str	r2, [r3, #48]
 105:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 214              		.loc 1 105 5 view .LVU56
 215 0082 1B6B     		ldr	r3, [r3, #48]
 216 0084 03F00103 		and	r3, r3, #1
 217 0088 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 218              		.loc 1 105 5 view .LVU57
 219 008a 069B     		ldr	r3, [sp, #24]
 220              	.LBE9:
 105:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 221              		.loc 1 105 5 view .LVU58
 119:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222              		.loc 1 119 5 view .LVU59
 119:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 119 25 is_stmt 0 view .LVU60
 224 008c 6023     		movs	r3, #96
 225 008e 0793     		str	r3, [sp, #28]
 120:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 120 5 is_stmt 1 view .LVU61
 120:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 120 26 is_stmt 0 view .LVU62
 228 0090 0227     		movs	r7, #2
 229 0092 0897     		str	r7, [sp, #32]
 121:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 230              		.loc 1 121 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 231              		.loc 1 122 5 view .LVU64
 123:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 9


 232              		.loc 1 123 5 view .LVU65
 123:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 233              		.loc 1 123 31 is_stmt 0 view .LVU66
 234 0094 0D26     		movs	r6, #13
 235 0096 0B96     		str	r6, [sp, #44]
 124:Core/Src/stm32f7xx_hal_msp.c **** 
 236              		.loc 1 124 5 is_stmt 1 view .LVU67
 237 0098 07A9     		add	r1, sp, #28
 238 009a 3148     		ldr	r0, .L11+8
 239              	.LVL3:
 124:Core/Src/stm32f7xx_hal_msp.c **** 
 240              		.loc 1 124 5 is_stmt 0 view .LVU68
 241 009c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL4:
 126:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 126 5 is_stmt 1 view .LVU69
 126:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 126 25 is_stmt 0 view .LVU70
 245 00a0 0823     		movs	r3, #8
 246 00a2 0793     		str	r3, [sp, #28]
 127:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 127 5 is_stmt 1 view .LVU71
 127:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 127 26 is_stmt 0 view .LVU72
 249 00a4 0897     		str	r7, [sp, #32]
 128:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250              		.loc 1 128 5 is_stmt 1 view .LVU73
 128:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251              		.loc 1 128 26 is_stmt 0 view .LVU74
 252 00a6 0025     		movs	r5, #0
 253 00a8 0995     		str	r5, [sp, #36]
 129:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 254              		.loc 1 129 5 is_stmt 1 view .LVU75
 129:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 255              		.loc 1 129 27 is_stmt 0 view .LVU76
 256 00aa 0A95     		str	r5, [sp, #40]
 130:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 257              		.loc 1 130 5 is_stmt 1 view .LVU77
 130:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 258              		.loc 1 130 31 is_stmt 0 view .LVU78
 259 00ac 0B96     		str	r6, [sp, #44]
 131:Core/Src/stm32f7xx_hal_msp.c **** 
 260              		.loc 1 131 5 is_stmt 1 view .LVU79
 261 00ae 07A9     		add	r1, sp, #28
 262 00b0 2C48     		ldr	r0, .L11+12
 263 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL5:
 133:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265              		.loc 1 133 5 view .LVU80
 133:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 266              		.loc 1 133 25 is_stmt 0 view .LVU81
 267 00b6 4FF40073 		mov	r3, #512
 268 00ba 0793     		str	r3, [sp, #28]
 134:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 134 5 is_stmt 1 view .LVU82
 134:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 134 26 is_stmt 0 view .LVU83
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 10


 271 00bc 0897     		str	r7, [sp, #32]
 135:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 135 5 is_stmt 1 view .LVU84
 135:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273              		.loc 1 135 26 is_stmt 0 view .LVU85
 274 00be 0995     		str	r5, [sp, #36]
 136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 275              		.loc 1 136 5 is_stmt 1 view .LVU86
 136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 276              		.loc 1 136 27 is_stmt 0 view .LVU87
 277 00c0 0A95     		str	r5, [sp, #40]
 137:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 278              		.loc 1 137 5 is_stmt 1 view .LVU88
 137:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 279              		.loc 1 137 31 is_stmt 0 view .LVU89
 280 00c2 0B96     		str	r6, [sp, #44]
 138:Core/Src/stm32f7xx_hal_msp.c **** 
 281              		.loc 1 138 5 is_stmt 1 view .LVU90
 282 00c4 07A9     		add	r1, sp, #28
 283 00c6 2848     		ldr	r0, .L11+16
 284 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 285              	.LVL6:
 140:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 286              		.loc 1 140 5 view .LVU91
 140:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 287              		.loc 1 140 25 is_stmt 0 view .LVU92
 288 00cc 4FF4BC43 		mov	r3, #24064
 289 00d0 0793     		str	r3, [sp, #28]
 142:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 142 5 is_stmt 1 view .LVU93
 142:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 142 26 is_stmt 0 view .LVU94
 292 00d2 0897     		str	r7, [sp, #32]
 143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 293              		.loc 1 143 5 is_stmt 1 view .LVU95
 143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 294              		.loc 1 143 26 is_stmt 0 view .LVU96
 295 00d4 0995     		str	r5, [sp, #36]
 144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 296              		.loc 1 144 5 is_stmt 1 view .LVU97
 144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 297              		.loc 1 144 27 is_stmt 0 view .LVU98
 298 00d6 0A95     		str	r5, [sp, #40]
 145:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 299              		.loc 1 145 5 is_stmt 1 view .LVU99
 145:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 300              		.loc 1 145 31 is_stmt 0 view .LVU100
 301 00d8 0B96     		str	r6, [sp, #44]
 146:Core/Src/stm32f7xx_hal_msp.c **** 
 302              		.loc 1 146 5 is_stmt 1 view .LVU101
 303 00da 07A9     		add	r1, sp, #28
 304 00dc 2348     		ldr	r0, .L11+20
 305 00de FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL7:
 148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 148 5 view .LVU102
 148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 11


 308              		.loc 1 148 25 is_stmt 0 view .LVU103
 309 00e2 5023     		movs	r3, #80
 310 00e4 0793     		str	r3, [sp, #28]
 149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 149 5 is_stmt 1 view .LVU104
 149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 149 26 is_stmt 0 view .LVU105
 313 00e6 0897     		str	r7, [sp, #32]
 150:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 314              		.loc 1 150 5 is_stmt 1 view .LVU106
 150:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315              		.loc 1 150 26 is_stmt 0 view .LVU107
 316 00e8 0995     		str	r5, [sp, #36]
 151:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 317              		.loc 1 151 5 is_stmt 1 view .LVU108
 151:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 318              		.loc 1 151 27 is_stmt 0 view .LVU109
 319 00ea 0A95     		str	r5, [sp, #40]
 152:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 320              		.loc 1 152 5 is_stmt 1 view .LVU110
 152:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 321              		.loc 1 152 31 is_stmt 0 view .LVU111
 322 00ec 0B96     		str	r6, [sp, #44]
 153:Core/Src/stm32f7xx_hal_msp.c **** 
 323              		.loc 1 153 5 is_stmt 1 view .LVU112
 324 00ee 07A9     		add	r1, sp, #28
 325 00f0 1F48     		ldr	r0, .L11+24
 326 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 327              	.LVL8:
 157:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 328              		.loc 1 157 5 view .LVU113
 157:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 329              		.loc 1 157 24 is_stmt 0 view .LVU114
 330 00f6 1F48     		ldr	r0, .L11+28
 331 00f8 1F4B     		ldr	r3, .L11+32
 332 00fa 0360     		str	r3, [r0]
 158:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 333              		.loc 1 158 5 is_stmt 1 view .LVU115
 158:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 334              		.loc 1 158 28 is_stmt 0 view .LVU116
 335 00fc 4FF00073 		mov	r3, #33554432
 336 0100 4360     		str	r3, [r0, #4]
 159:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 337              		.loc 1 159 5 is_stmt 1 view .LVU117
 159:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 338              		.loc 1 159 30 is_stmt 0 view .LVU118
 339 0102 8560     		str	r5, [r0, #8]
 160:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 340              		.loc 1 160 5 is_stmt 1 view .LVU119
 160:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 341              		.loc 1 160 30 is_stmt 0 view .LVU120
 342 0104 C560     		str	r5, [r0, #12]
 161:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 343              		.loc 1 161 5 is_stmt 1 view .LVU121
 161:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 344              		.loc 1 161 27 is_stmt 0 view .LVU122
 345 0106 4FF48063 		mov	r3, #1024
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 12


 346 010a 0361     		str	r3, [r0, #16]
 162:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 347              		.loc 1 162 5 is_stmt 1 view .LVU123
 162:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 348              		.loc 1 162 40 is_stmt 0 view .LVU124
 349 010c 4FF48053 		mov	r3, #4096
 350 0110 4361     		str	r3, [r0, #20]
 163:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 351              		.loc 1 163 5 is_stmt 1 view .LVU125
 163:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 352              		.loc 1 163 37 is_stmt 0 view .LVU126
 353 0112 4FF48043 		mov	r3, #16384
 354 0116 8361     		str	r3, [r0, #24]
 164:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 355              		.loc 1 164 5 is_stmt 1 view .LVU127
 164:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 356              		.loc 1 164 25 is_stmt 0 view .LVU128
 357 0118 4FF48073 		mov	r3, #256
 358 011c C361     		str	r3, [r0, #28]
 165:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 359              		.loc 1 165 5 is_stmt 1 view .LVU129
 165:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 360              		.loc 1 165 29 is_stmt 0 view .LVU130
 361 011e 4FF40033 		mov	r3, #131072
 362 0122 0362     		str	r3, [r0, #32]
 166:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 363              		.loc 1 166 5 is_stmt 1 view .LVU131
 166:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 364              		.loc 1 166 29 is_stmt 0 view .LVU132
 365 0124 0423     		movs	r3, #4
 366 0126 4362     		str	r3, [r0, #36]
 167:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 367              		.loc 1 167 5 is_stmt 1 view .LVU133
 167:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 368              		.loc 1 167 34 is_stmt 0 view .LVU134
 369 0128 0323     		movs	r3, #3
 370 012a 8362     		str	r3, [r0, #40]
 168:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 371              		.loc 1 168 5 is_stmt 1 view .LVU135
 168:Core/Src/stm32f7xx_hal_msp.c ****     hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 372              		.loc 1 168 29 is_stmt 0 view .LVU136
 373 012c 4FF40003 		mov	r3, #8388608
 374 0130 C362     		str	r3, [r0, #44]
 169:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 375              		.loc 1 169 5 is_stmt 1 view .LVU137
 169:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 376              		.loc 1 169 32 is_stmt 0 view .LVU138
 377 0132 0563     		str	r5, [r0, #48]
 170:Core/Src/stm32f7xx_hal_msp.c ****     {
 378              		.loc 1 170 5 is_stmt 1 view .LVU139
 170:Core/Src/stm32f7xx_hal_msp.c ****     {
 379              		.loc 1 170 9 is_stmt 0 view .LVU140
 380 0134 FFF7FEFF 		bl	HAL_DMA_Init
 381              	.LVL9:
 170:Core/Src/stm32f7xx_hal_msp.c ****     {
 382              		.loc 1 170 8 view .LVU141
 383 0138 58B9     		cbnz	r0, .L10
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 13


 384              	.L7:
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 385              		.loc 1 175 5 is_stmt 1 view .LVU142
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 386              		.loc 1 175 5 view .LVU143
 387 013a 0E4B     		ldr	r3, .L11+28
 388 013c A364     		str	r3, [r4, #72]
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 389              		.loc 1 175 5 view .LVU144
 390 013e 9C63     		str	r4, [r3, #56]
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 391              		.loc 1 175 5 view .LVU145
 178:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DCMI_IRQn);
 392              		.loc 1 178 5 view .LVU146
 393 0140 0022     		movs	r2, #0
 394 0142 1146     		mov	r1, r2
 395 0144 4E20     		movs	r0, #78
 396 0146 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 397              	.LVL10:
 179:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 1 */
 398              		.loc 1 179 5 view .LVU147
 399 014a 4E20     		movs	r0, #78
 400 014c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 401              	.LVL11:
 402              		.loc 1 185 1 is_stmt 0 view .LVU148
 403 0150 62E7     		b	.L5
 404              	.L10:
 172:Core/Src/stm32f7xx_hal_msp.c ****     }
 405              		.loc 1 172 7 is_stmt 1 view .LVU149
 406 0152 FFF7FEFF 		bl	Error_Handler
 407              	.LVL12:
 408 0156 F0E7     		b	.L7
 409              	.L12:
 410              		.align	2
 411              	.L11:
 412 0158 00000550 		.word	1342504960
 413 015c 00380240 		.word	1073887232
 414 0160 00100240 		.word	1073876992
 415 0164 000C0240 		.word	1073875968
 416 0168 00180240 		.word	1073879040
 417 016c 001C0240 		.word	1073880064
 418 0170 00000240 		.word	1073872896
 419 0174 00000000 		.word	hdma_dcmi
 420 0178 28640240 		.word	1073898536
 421              		.cfi_endproc
 422              	.LFE145:
 424              		.section	.text.HAL_DCMI_MspDeInit,"ax",%progbits
 425              		.align	1
 426              		.global	HAL_DCMI_MspDeInit
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	HAL_DCMI_MspDeInit:
 432              	.LVL13:
 433              	.LFB146:
 186:Core/Src/stm32f7xx_hal_msp.c **** 
 187:Core/Src/stm32f7xx_hal_msp.c **** /**
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 14


 188:Core/Src/stm32f7xx_hal_msp.c **** * @brief DCMI MSP De-Initialization
 189:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f7xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
 191:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f7xx_hal_msp.c **** */
 193:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi)
 194:Core/Src/stm32f7xx_hal_msp.c **** {
 434              		.loc 1 194 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 195:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 438              		.loc 1 195 3 view .LVU151
 439              		.loc 1 195 11 is_stmt 0 view .LVU152
 440 0000 0268     		ldr	r2, [r0]
 441              		.loc 1 195 5 view .LVU153
 442 0002 144B     		ldr	r3, .L20
 443 0004 9A42     		cmp	r2, r3
 444 0006 00D0     		beq	.L19
 445 0008 7047     		bx	lr
 446              	.L19:
 194:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 447              		.loc 1 194 1 view .LVU154
 448 000a 10B5     		push	{r4, lr}
 449              		.cfi_def_cfa_offset 8
 450              		.cfi_offset 4, -8
 451              		.cfi_offset 14, -4
 452 000c 0446     		mov	r4, r0
 196:Core/Src/stm32f7xx_hal_msp.c ****   {
 197:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 0 */
 198:Core/Src/stm32f7xx_hal_msp.c **** 
 199:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 0 */
 200:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_DISABLE();
 453              		.loc 1 201 5 is_stmt 1 view .LVU155
 454 000e 124A     		ldr	r2, .L20+4
 455 0010 536B     		ldr	r3, [r2, #52]
 456 0012 23F00103 		bic	r3, r3, #1
 457 0016 5363     		str	r3, [r2, #52]
 202:Core/Src/stm32f7xx_hal_msp.c **** 
 203:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 204:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> DCMI_D6
 205:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> DCMI_D7
 206:Core/Src/stm32f7xx_hal_msp.c ****     PD3     ------> DCMI_D5
 207:Core/Src/stm32f7xx_hal_msp.c ****     PG9     ------> DCMI_VSYNC
 208:Core/Src/stm32f7xx_hal_msp.c ****     PH14     ------> DCMI_D4
 209:Core/Src/stm32f7xx_hal_msp.c ****     PH12     ------> DCMI_D3
 210:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 211:Core/Src/stm32f7xx_hal_msp.c ****     PH9     ------> DCMI_D0
 212:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> DCMI_D2
 213:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 214:Core/Src/stm32f7xx_hal_msp.c ****     PH10     ------> DCMI_D1
 215:Core/Src/stm32f7xx_hal_msp.c ****     */
 216:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, DCMI_D6_Pin|DCMI_D7_Pin);
 458              		.loc 1 216 5 view .LVU156
 459 0018 6021     		movs	r1, #96
 460 001a 1048     		ldr	r0, .L20+8
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 15


 461              	.LVL14:
 462              		.loc 1 216 5 is_stmt 0 view .LVU157
 463 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 464              	.LVL15:
 217:Core/Src/stm32f7xx_hal_msp.c **** 
 218:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(DCMI_D5_GPIO_Port, DCMI_D5_Pin);
 465              		.loc 1 218 5 is_stmt 1 view .LVU158
 466 0020 0821     		movs	r1, #8
 467 0022 0F48     		ldr	r0, .L20+12
 468 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 469              	.LVL16:
 219:Core/Src/stm32f7xx_hal_msp.c **** 
 220:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(DCMI_VSYNC_GPIO_Port, DCMI_VSYNC_Pin);
 470              		.loc 1 220 5 view .LVU159
 471 0028 4FF40071 		mov	r1, #512
 472 002c 0D48     		ldr	r0, .L20+16
 473 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 474              	.LVL17:
 221:Core/Src/stm32f7xx_hal_msp.c **** 
 222:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 475              		.loc 1 222 5 view .LVU160
 476 0032 4FF4BC41 		mov	r1, #24064
 477 0036 0C48     		ldr	r0, .L20+20
 478 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 479              	.LVL18:
 223:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin);
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 225:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, DCMI_HSYNC_Pin|GPIO_PIN_6);
 480              		.loc 1 225 5 view .LVU161
 481 003c 5021     		movs	r1, #80
 482 003e 0B48     		ldr	r0, .L20+24
 483 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 484              	.LVL19:
 226:Core/Src/stm32f7xx_hal_msp.c **** 
 227:Core/Src/stm32f7xx_hal_msp.c ****     /* DCMI DMA DeInit */
 228:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hdcmi->DMA_Handle);
 485              		.loc 1 228 5 view .LVU162
 486 0044 A06C     		ldr	r0, [r4, #72]
 487 0046 FFF7FEFF 		bl	HAL_DMA_DeInit
 488              	.LVL20:
 229:Core/Src/stm32f7xx_hal_msp.c **** 
 230:Core/Src/stm32f7xx_hal_msp.c ****     /* DCMI interrupt DeInit */
 231:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DCMI_IRQn);
 489              		.loc 1 231 5 view .LVU163
 490 004a 4E20     		movs	r0, #78
 491 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 492              	.LVL21:
 232:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 1 */
 233:Core/Src/stm32f7xx_hal_msp.c **** 
 234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 1 */
 235:Core/Src/stm32f7xx_hal_msp.c ****   }
 236:Core/Src/stm32f7xx_hal_msp.c **** 
 237:Core/Src/stm32f7xx_hal_msp.c **** }
 493              		.loc 1 237 1 is_stmt 0 view .LVU164
 494 0050 10BD     		pop	{r4, pc}
 495              	.LVL22:
 496              	.L21:
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 16


 497              		.loc 1 237 1 view .LVU165
 498 0052 00BF     		.align	2
 499              	.L20:
 500 0054 00000550 		.word	1342504960
 501 0058 00380240 		.word	1073887232
 502 005c 00100240 		.word	1073876992
 503 0060 000C0240 		.word	1073875968
 504 0064 00180240 		.word	1073879040
 505 0068 001C0240 		.word	1073880064
 506 006c 00000240 		.word	1073872896
 507              		.cfi_endproc
 508              	.LFE146:
 510              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 511              		.align	1
 512              		.global	HAL_I2C_MspInit
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	HAL_I2C_MspInit:
 518              	.LVL23:
 519              	.LFB147:
 238:Core/Src/stm32f7xx_hal_msp.c **** 
 239:Core/Src/stm32f7xx_hal_msp.c **** /**
 240:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP Initialization
 241:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 242:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 243:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 244:Core/Src/stm32f7xx_hal_msp.c **** */
 245:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 246:Core/Src/stm32f7xx_hal_msp.c **** {
 520              		.loc 1 246 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 160
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		.loc 1 246 1 is_stmt 0 view .LVU167
 525 0000 10B5     		push	{r4, lr}
 526              		.cfi_def_cfa_offset 8
 527              		.cfi_offset 4, -8
 528              		.cfi_offset 14, -4
 529 0002 A8B0     		sub	sp, sp, #160
 530              		.cfi_def_cfa_offset 168
 531 0004 0446     		mov	r4, r0
 247:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 532              		.loc 1 247 3 is_stmt 1 view .LVU168
 533              		.loc 1 247 20 is_stmt 0 view .LVU169
 534 0006 0021     		movs	r1, #0
 535 0008 2391     		str	r1, [sp, #140]
 536 000a 2491     		str	r1, [sp, #144]
 537 000c 2591     		str	r1, [sp, #148]
 538 000e 2691     		str	r1, [sp, #152]
 539 0010 2791     		str	r1, [sp, #156]
 248:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 540              		.loc 1 248 3 is_stmt 1 view .LVU170
 541              		.loc 1 248 28 is_stmt 0 view .LVU171
 542 0012 8422     		movs	r2, #132
 543 0014 02A8     		add	r0, sp, #8
 544              	.LVL24:
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 17


 545              		.loc 1 248 28 view .LVU172
 546 0016 FFF7FEFF 		bl	memset
 547              	.LVL25:
 249:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 548              		.loc 1 249 3 is_stmt 1 view .LVU173
 549              		.loc 1 249 10 is_stmt 0 view .LVU174
 550 001a 2268     		ldr	r2, [r4]
 551              		.loc 1 249 5 view .LVU175
 552 001c 184B     		ldr	r3, .L28
 553 001e 9A42     		cmp	r2, r3
 554 0020 01D0     		beq	.L26
 555              	.LVL26:
 556              	.L22:
 250:Core/Src/stm32f7xx_hal_msp.c ****   {
 251:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 252:Core/Src/stm32f7xx_hal_msp.c **** 
 253:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 254:Core/Src/stm32f7xx_hal_msp.c **** 
 255:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 256:Core/Src/stm32f7xx_hal_msp.c ****   */
 257:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 258:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 259:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 260:Core/Src/stm32f7xx_hal_msp.c ****     {
 261:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 262:Core/Src/stm32f7xx_hal_msp.c ****     }
 263:Core/Src/stm32f7xx_hal_msp.c **** 
 264:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 265:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 266:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 267:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 268:Core/Src/stm32f7xx_hal_msp.c ****     */
 269:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 270:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 271:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 274:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 275:Core/Src/stm32f7xx_hal_msp.c **** 
 276:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 277:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 278:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 279:Core/Src/stm32f7xx_hal_msp.c **** 
 280:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 281:Core/Src/stm32f7xx_hal_msp.c ****   }
 282:Core/Src/stm32f7xx_hal_msp.c **** 
 283:Core/Src/stm32f7xx_hal_msp.c **** }
 557              		.loc 1 283 1 view .LVU176
 558 0022 28B0     		add	sp, sp, #160
 559              		.cfi_remember_state
 560              		.cfi_def_cfa_offset 8
 561              		@ sp needed
 562 0024 10BD     		pop	{r4, pc}
 563              	.LVL27:
 564              	.L26:
 565              		.cfi_restore_state
 257:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 18


 566              		.loc 1 257 5 is_stmt 1 view .LVU177
 257:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 567              		.loc 1 257 46 is_stmt 0 view .LVU178
 568 0026 4FF48043 		mov	r3, #16384
 569 002a 0293     		str	r3, [sp, #8]
 258:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 570              		.loc 1 258 5 is_stmt 1 view .LVU179
 259:Core/Src/stm32f7xx_hal_msp.c ****     {
 571              		.loc 1 259 5 view .LVU180
 259:Core/Src/stm32f7xx_hal_msp.c ****     {
 572              		.loc 1 259 9 is_stmt 0 view .LVU181
 573 002c 02A8     		add	r0, sp, #8
 574 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 575              	.LVL28:
 259:Core/Src/stm32f7xx_hal_msp.c ****     {
 576              		.loc 1 259 8 view .LVU182
 577 0032 08BB     		cbnz	r0, .L27
 578              	.L24:
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 579              		.loc 1 264 5 is_stmt 1 view .LVU183
 580              	.LBB10:
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 581              		.loc 1 264 5 view .LVU184
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 582              		.loc 1 264 5 view .LVU185
 583 0034 134C     		ldr	r4, .L28+4
 584              	.LVL29:
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 585              		.loc 1 264 5 is_stmt 0 view .LVU186
 586 0036 236B     		ldr	r3, [r4, #48]
 587 0038 43F00203 		orr	r3, r3, #2
 588 003c 2363     		str	r3, [r4, #48]
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 589              		.loc 1 264 5 is_stmt 1 view .LVU187
 590 003e 236B     		ldr	r3, [r4, #48]
 591 0040 03F00203 		and	r3, r3, #2
 592 0044 0093     		str	r3, [sp]
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 593              		.loc 1 264 5 view .LVU188
 594 0046 009B     		ldr	r3, [sp]
 595              	.LBE10:
 264:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 596              		.loc 1 264 5 view .LVU189
 269:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 597              		.loc 1 269 5 view .LVU190
 269:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 598              		.loc 1 269 25 is_stmt 0 view .LVU191
 599 0048 4FF44073 		mov	r3, #768
 600 004c 2393     		str	r3, [sp, #140]
 270:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 601              		.loc 1 270 5 is_stmt 1 view .LVU192
 270:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 602              		.loc 1 270 26 is_stmt 0 view .LVU193
 603 004e 1223     		movs	r3, #18
 604 0050 2493     		str	r3, [sp, #144]
 271:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 605              		.loc 1 271 5 is_stmt 1 view .LVU194
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 19


 271:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 606              		.loc 1 271 26 is_stmt 0 view .LVU195
 607 0052 0023     		movs	r3, #0
 608 0054 2593     		str	r3, [sp, #148]
 272:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 609              		.loc 1 272 5 is_stmt 1 view .LVU196
 272:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 610              		.loc 1 272 27 is_stmt 0 view .LVU197
 611 0056 2693     		str	r3, [sp, #152]
 273:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 612              		.loc 1 273 5 is_stmt 1 view .LVU198
 273:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 613              		.loc 1 273 31 is_stmt 0 view .LVU199
 614 0058 0423     		movs	r3, #4
 615 005a 2793     		str	r3, [sp, #156]
 274:Core/Src/stm32f7xx_hal_msp.c **** 
 616              		.loc 1 274 5 is_stmt 1 view .LVU200
 617 005c 23A9     		add	r1, sp, #140
 618 005e 0A48     		ldr	r0, .L28+8
 619 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 620              	.LVL30:
 277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 621              		.loc 1 277 5 view .LVU201
 622              	.LBB11:
 277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 623              		.loc 1 277 5 view .LVU202
 277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 624              		.loc 1 277 5 view .LVU203
 625 0064 236C     		ldr	r3, [r4, #64]
 626 0066 43F40013 		orr	r3, r3, #2097152
 627 006a 2364     		str	r3, [r4, #64]
 277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 628              		.loc 1 277 5 view .LVU204
 629 006c 236C     		ldr	r3, [r4, #64]
 630 006e 03F40013 		and	r3, r3, #2097152
 631 0072 0193     		str	r3, [sp, #4]
 277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 632              		.loc 1 277 5 view .LVU205
 633 0074 019B     		ldr	r3, [sp, #4]
 634              	.LBE11:
 277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 635              		.loc 1 277 5 view .LVU206
 636              		.loc 1 283 1 is_stmt 0 view .LVU207
 637 0076 D4E7     		b	.L22
 638              	.LVL31:
 639              	.L27:
 261:Core/Src/stm32f7xx_hal_msp.c ****     }
 640              		.loc 1 261 7 is_stmt 1 view .LVU208
 641 0078 FFF7FEFF 		bl	Error_Handler
 642              	.LVL32:
 643 007c DAE7     		b	.L24
 644              	.L29:
 645 007e 00BF     		.align	2
 646              	.L28:
 647 0080 00540040 		.word	1073763328
 648 0084 00380240 		.word	1073887232
 649 0088 00040240 		.word	1073873920
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 20


 650              		.cfi_endproc
 651              	.LFE147:
 653              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 654              		.align	1
 655              		.global	HAL_I2C_MspDeInit
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 660              	HAL_I2C_MspDeInit:
 661              	.LVL33:
 662              	.LFB148:
 284:Core/Src/stm32f7xx_hal_msp.c **** 
 285:Core/Src/stm32f7xx_hal_msp.c **** /**
 286:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 287:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 288:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 289:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 290:Core/Src/stm32f7xx_hal_msp.c **** */
 291:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 292:Core/Src/stm32f7xx_hal_msp.c **** {
 663              		.loc 1 292 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 293:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 667              		.loc 1 293 3 view .LVU210
 668              		.loc 1 293 10 is_stmt 0 view .LVU211
 669 0000 0268     		ldr	r2, [r0]
 670              		.loc 1 293 5 view .LVU212
 671 0002 0B4B     		ldr	r3, .L37
 672 0004 9A42     		cmp	r2, r3
 673 0006 00D0     		beq	.L36
 674 0008 7047     		bx	lr
 675              	.L36:
 292:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 676              		.loc 1 292 1 view .LVU213
 677 000a 10B5     		push	{r4, lr}
 678              		.cfi_def_cfa_offset 8
 679              		.cfi_offset 4, -8
 680              		.cfi_offset 14, -4
 294:Core/Src/stm32f7xx_hal_msp.c ****   {
 295:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 296:Core/Src/stm32f7xx_hal_msp.c **** 
 297:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 298:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 299:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 681              		.loc 1 299 5 is_stmt 1 view .LVU214
 682 000c 094A     		ldr	r2, .L37+4
 683 000e 136C     		ldr	r3, [r2, #64]
 684 0010 23F40013 		bic	r3, r3, #2097152
 685 0014 1364     		str	r3, [r2, #64]
 300:Core/Src/stm32f7xx_hal_msp.c **** 
 301:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 302:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 303:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 304:Core/Src/stm32f7xx_hal_msp.c ****     */
 305:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 21


 686              		.loc 1 305 5 view .LVU215
 687 0016 084C     		ldr	r4, .L37+8
 688 0018 4FF48071 		mov	r1, #256
 689 001c 2046     		mov	r0, r4
 690              	.LVL34:
 691              		.loc 1 305 5 is_stmt 0 view .LVU216
 692 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 693              	.LVL35:
 306:Core/Src/stm32f7xx_hal_msp.c **** 
 307:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 694              		.loc 1 307 5 is_stmt 1 view .LVU217
 695 0022 4FF40071 		mov	r1, #512
 696 0026 2046     		mov	r0, r4
 697 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 698              	.LVL36:
 308:Core/Src/stm32f7xx_hal_msp.c **** 
 309:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 310:Core/Src/stm32f7xx_hal_msp.c **** 
 311:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 312:Core/Src/stm32f7xx_hal_msp.c ****   }
 313:Core/Src/stm32f7xx_hal_msp.c **** 
 314:Core/Src/stm32f7xx_hal_msp.c **** }
 699              		.loc 1 314 1 is_stmt 0 view .LVU218
 700 002c 10BD     		pop	{r4, pc}
 701              	.L38:
 702 002e 00BF     		.align	2
 703              	.L37:
 704 0030 00540040 		.word	1073763328
 705 0034 00380240 		.word	1073887232
 706 0038 00040240 		.word	1073873920
 707              		.cfi_endproc
 708              	.LFE148:
 710              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 711              		.align	1
 712              		.global	HAL_SD_MspInit
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	HAL_SD_MspInit:
 718              	.LVL37:
 719              	.LFB149:
 315:Core/Src/stm32f7xx_hal_msp.c **** 
 316:Core/Src/stm32f7xx_hal_msp.c **** /**
 317:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP Initialization
 318:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 319:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 320:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 321:Core/Src/stm32f7xx_hal_msp.c **** */
 322:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 323:Core/Src/stm32f7xx_hal_msp.c **** {
 720              		.loc 1 323 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 168
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724              		.loc 1 323 1 is_stmt 0 view .LVU220
 725 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 726              		.cfi_def_cfa_offset 28
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 22


 727              		.cfi_offset 4, -28
 728              		.cfi_offset 5, -24
 729              		.cfi_offset 6, -20
 730              		.cfi_offset 7, -16
 731              		.cfi_offset 8, -12
 732              		.cfi_offset 9, -8
 733              		.cfi_offset 14, -4
 734 0004 ABB0     		sub	sp, sp, #172
 735              		.cfi_def_cfa_offset 200
 736 0006 0446     		mov	r4, r0
 324:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 737              		.loc 1 324 3 is_stmt 1 view .LVU221
 738              		.loc 1 324 20 is_stmt 0 view .LVU222
 739 0008 0021     		movs	r1, #0
 740 000a 2591     		str	r1, [sp, #148]
 741 000c 2691     		str	r1, [sp, #152]
 742 000e 2791     		str	r1, [sp, #156]
 743 0010 2891     		str	r1, [sp, #160]
 744 0012 2991     		str	r1, [sp, #164]
 325:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 745              		.loc 1 325 3 is_stmt 1 view .LVU223
 746              		.loc 1 325 28 is_stmt 0 view .LVU224
 747 0014 8422     		movs	r2, #132
 748 0016 04A8     		add	r0, sp, #16
 749              	.LVL38:
 750              		.loc 1 325 28 view .LVU225
 751 0018 FFF7FEFF 		bl	memset
 752              	.LVL39:
 326:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 753              		.loc 1 326 3 is_stmt 1 view .LVU226
 754              		.loc 1 326 9 is_stmt 0 view .LVU227
 755 001c 2268     		ldr	r2, [r4]
 756              		.loc 1 326 5 view .LVU228
 757 001e 3D4B     		ldr	r3, .L47
 758 0020 9A42     		cmp	r2, r3
 759 0022 02D0     		beq	.L44
 760              	.L39:
 327:Core/Src/stm32f7xx_hal_msp.c ****   {
 328:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 0 */
 329:Core/Src/stm32f7xx_hal_msp.c **** 
 330:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 0 */
 331:Core/Src/stm32f7xx_hal_msp.c **** 
 332:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 333:Core/Src/stm32f7xx_hal_msp.c ****   */
 334:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 335:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 336:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 337:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 338:Core/Src/stm32f7xx_hal_msp.c ****     {
 339:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 340:Core/Src/stm32f7xx_hal_msp.c ****     }
 341:Core/Src/stm32f7xx_hal_msp.c **** 
 342:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 343:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_ENABLE();
 344:Core/Src/stm32f7xx_hal_msp.c **** 
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 346:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 23


 347:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 348:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 349:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 350:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 351:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 352:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 353:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 354:Core/Src/stm32f7xx_hal_msp.c ****     */
 355:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 356:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 357:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 359:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 360:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 361:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 362:Core/Src/stm32f7xx_hal_msp.c **** 
 363:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 364:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 366:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 367:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 368:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 369:Core/Src/stm32f7xx_hal_msp.c **** 
 370:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 DMA Init */
 371:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 Init */
 372:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Instance = DMA2_Stream3;
 373:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Channel = DMA_CHANNEL_4;
 374:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 375:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphInc = DMA_PINC_DISABLE;
 376:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemInc = DMA_MINC_ENABLE;
 377:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 378:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 379:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Mode = DMA_PFCTRL;
 380:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Priority = DMA_PRIORITY_LOW;
 381:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 382:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 383:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemBurst = DMA_MBURST_INC4;
 384:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphBurst = DMA_PBURST_INC4;
 385:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1) != HAL_OK)
 386:Core/Src/stm32f7xx_hal_msp.c ****     {
 387:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 388:Core/Src/stm32f7xx_hal_msp.c ****     }
 389:Core/Src/stm32f7xx_hal_msp.c **** 
 390:Core/Src/stm32f7xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 391:Core/Src/stm32f7xx_hal_msp.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 392:Core/Src/stm32f7xx_hal_msp.c ****     /* Be sure to change transfer direction before calling
 393:Core/Src/stm32f7xx_hal_msp.c ****      HAL_SD_ReadBlocks_DMA or HAL_SD_WriteBlocks_DMA. */
 394:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1);
 395:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 396:Core/Src/stm32f7xx_hal_msp.c **** 
 397:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 interrupt Init */
 398:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 399:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 401:Core/Src/stm32f7xx_hal_msp.c **** 
 402:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 1 */
 403:Core/Src/stm32f7xx_hal_msp.c ****   }
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 24


 404:Core/Src/stm32f7xx_hal_msp.c **** 
 405:Core/Src/stm32f7xx_hal_msp.c **** }
 761              		.loc 1 405 1 view .LVU229
 762 0024 2BB0     		add	sp, sp, #172
 763              		.cfi_remember_state
 764              		.cfi_def_cfa_offset 28
 765              		@ sp needed
 766 0026 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 767              	.LVL40:
 768              	.L44:
 769              		.cfi_restore_state
 334:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 770              		.loc 1 334 5 is_stmt 1 view .LVU230
 334:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 771              		.loc 1 334 46 is_stmt 0 view .LVU231
 772 002a 4FF42003 		mov	r3, #10485760
 773 002e 0493     		str	r3, [sp, #16]
 335:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 774              		.loc 1 335 5 is_stmt 1 view .LVU232
 336:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 775              		.loc 1 336 5 view .LVU233
 337:Core/Src/stm32f7xx_hal_msp.c ****     {
 776              		.loc 1 337 5 view .LVU234
 337:Core/Src/stm32f7xx_hal_msp.c ****     {
 777              		.loc 1 337 9 is_stmt 0 view .LVU235
 778 0030 04A8     		add	r0, sp, #16
 779 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 780              	.LVL41:
 337:Core/Src/stm32f7xx_hal_msp.c ****     {
 781              		.loc 1 337 8 view .LVU236
 782 0036 0028     		cmp	r0, #0
 783 0038 66D1     		bne	.L45
 784              	.L41:
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 785              		.loc 1 343 5 is_stmt 1 view .LVU237
 786              	.LBB12:
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 787              		.loc 1 343 5 view .LVU238
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 788              		.loc 1 343 5 view .LVU239
 789 003a 374B     		ldr	r3, .L47+4
 790 003c 5A6C     		ldr	r2, [r3, #68]
 791 003e 42F40062 		orr	r2, r2, #2048
 792 0042 5A64     		str	r2, [r3, #68]
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 793              		.loc 1 343 5 view .LVU240
 794 0044 5A6C     		ldr	r2, [r3, #68]
 795 0046 02F40062 		and	r2, r2, #2048
 796 004a 0192     		str	r2, [sp, #4]
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 797              		.loc 1 343 5 view .LVU241
 798 004c 019A     		ldr	r2, [sp, #4]
 799              	.LBE12:
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 800              		.loc 1 343 5 view .LVU242
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 801              		.loc 1 345 5 view .LVU243
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 25


 802              	.LBB13:
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 803              		.loc 1 345 5 view .LVU244
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 804              		.loc 1 345 5 view .LVU245
 805 004e 1A6B     		ldr	r2, [r3, #48]
 806 0050 42F00402 		orr	r2, r2, #4
 807 0054 1A63     		str	r2, [r3, #48]
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 808              		.loc 1 345 5 view .LVU246
 809 0056 1A6B     		ldr	r2, [r3, #48]
 810 0058 02F00402 		and	r2, r2, #4
 811 005c 0292     		str	r2, [sp, #8]
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 812              		.loc 1 345 5 view .LVU247
 813 005e 029A     		ldr	r2, [sp, #8]
 814              	.LBE13:
 345:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 815              		.loc 1 345 5 view .LVU248
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 816              		.loc 1 346 5 view .LVU249
 817              	.LBB14:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 818              		.loc 1 346 5 view .LVU250
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 819              		.loc 1 346 5 view .LVU251
 820 0060 1A6B     		ldr	r2, [r3, #48]
 821 0062 42F00802 		orr	r2, r2, #8
 822 0066 1A63     		str	r2, [r3, #48]
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 823              		.loc 1 346 5 view .LVU252
 824 0068 1B6B     		ldr	r3, [r3, #48]
 825 006a 03F00803 		and	r3, r3, #8
 826 006e 0393     		str	r3, [sp, #12]
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 827              		.loc 1 346 5 view .LVU253
 828 0070 039B     		ldr	r3, [sp, #12]
 829              	.LBE14:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 830              		.loc 1 346 5 view .LVU254
 355:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 831              		.loc 1 355 5 view .LVU255
 355:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 832              		.loc 1 355 25 is_stmt 0 view .LVU256
 833 0072 4FF4F853 		mov	r3, #7936
 834 0076 2593     		str	r3, [sp, #148]
 357:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 835              		.loc 1 357 5 is_stmt 1 view .LVU257
 357:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 836              		.loc 1 357 26 is_stmt 0 view .LVU258
 837 0078 4FF00209 		mov	r9, #2
 838 007c CDF89890 		str	r9, [sp, #152]
 358:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 839              		.loc 1 358 5 is_stmt 1 view .LVU259
 358:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 840              		.loc 1 358 26 is_stmt 0 view .LVU260
 841 0080 0025     		movs	r5, #0
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 26


 842 0082 2795     		str	r5, [sp, #156]
 359:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 843              		.loc 1 359 5 is_stmt 1 view .LVU261
 359:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 844              		.loc 1 359 27 is_stmt 0 view .LVU262
 845 0084 0326     		movs	r6, #3
 846 0086 2896     		str	r6, [sp, #160]
 360:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 847              		.loc 1 360 5 is_stmt 1 view .LVU263
 360:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 848              		.loc 1 360 31 is_stmt 0 view .LVU264
 849 0088 4FF00C08 		mov	r8, #12
 850 008c CDF8A480 		str	r8, [sp, #164]
 361:Core/Src/stm32f7xx_hal_msp.c **** 
 851              		.loc 1 361 5 is_stmt 1 view .LVU265
 852 0090 25A9     		add	r1, sp, #148
 853 0092 2248     		ldr	r0, .L47+8
 854 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 855              	.LVL42:
 363:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 856              		.loc 1 363 5 view .LVU266
 363:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 857              		.loc 1 363 25 is_stmt 0 view .LVU267
 858 0098 0427     		movs	r7, #4
 859 009a 2597     		str	r7, [sp, #148]
 364:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 860              		.loc 1 364 5 is_stmt 1 view .LVU268
 364:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 861              		.loc 1 364 26 is_stmt 0 view .LVU269
 862 009c CDF89890 		str	r9, [sp, #152]
 365:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 863              		.loc 1 365 5 is_stmt 1 view .LVU270
 365:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 864              		.loc 1 365 26 is_stmt 0 view .LVU271
 865 00a0 2795     		str	r5, [sp, #156]
 366:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 866              		.loc 1 366 5 is_stmt 1 view .LVU272
 366:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 867              		.loc 1 366 27 is_stmt 0 view .LVU273
 868 00a2 2896     		str	r6, [sp, #160]
 367:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 869              		.loc 1 367 5 is_stmt 1 view .LVU274
 367:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 870              		.loc 1 367 31 is_stmt 0 view .LVU275
 871 00a4 CDF8A480 		str	r8, [sp, #164]
 368:Core/Src/stm32f7xx_hal_msp.c **** 
 872              		.loc 1 368 5 is_stmt 1 view .LVU276
 873 00a8 25A9     		add	r1, sp, #148
 874 00aa 1D48     		ldr	r0, .L47+12
 875 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 876              	.LVL43:
 372:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Channel = DMA_CHANNEL_4;
 877              		.loc 1 372 5 view .LVU277
 372:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Channel = DMA_CHANNEL_4;
 878              		.loc 1 372 26 is_stmt 0 view .LVU278
 879 00b0 1C48     		ldr	r0, .L47+16
 880 00b2 1D4B     		ldr	r3, .L47+20
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 27


 881 00b4 0360     		str	r3, [r0]
 373:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 882              		.loc 1 373 5 is_stmt 1 view .LVU279
 373:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 883              		.loc 1 373 30 is_stmt 0 view .LVU280
 884 00b6 4FF00063 		mov	r3, #134217728
 885 00ba 4360     		str	r3, [r0, #4]
 374:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphInc = DMA_PINC_DISABLE;
 886              		.loc 1 374 5 is_stmt 1 view .LVU281
 374:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphInc = DMA_PINC_DISABLE;
 887              		.loc 1 374 32 is_stmt 0 view .LVU282
 888 00bc 8560     		str	r5, [r0, #8]
 375:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemInc = DMA_MINC_ENABLE;
 889              		.loc 1 375 5 is_stmt 1 view .LVU283
 375:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemInc = DMA_MINC_ENABLE;
 890              		.loc 1 375 32 is_stmt 0 view .LVU284
 891 00be C560     		str	r5, [r0, #12]
 376:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 892              		.loc 1 376 5 is_stmt 1 view .LVU285
 376:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 893              		.loc 1 376 29 is_stmt 0 view .LVU286
 894 00c0 4FF48063 		mov	r3, #1024
 895 00c4 0361     		str	r3, [r0, #16]
 377:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 896              		.loc 1 377 5 is_stmt 1 view .LVU287
 377:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 897              		.loc 1 377 42 is_stmt 0 view .LVU288
 898 00c6 4FF48053 		mov	r3, #4096
 899 00ca 4361     		str	r3, [r0, #20]
 378:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Mode = DMA_PFCTRL;
 900              		.loc 1 378 5 is_stmt 1 view .LVU289
 378:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Mode = DMA_PFCTRL;
 901              		.loc 1 378 39 is_stmt 0 view .LVU290
 902 00cc 4FF48043 		mov	r3, #16384
 903 00d0 8361     		str	r3, [r0, #24]
 379:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Priority = DMA_PRIORITY_LOW;
 904              		.loc 1 379 5 is_stmt 1 view .LVU291
 379:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.Priority = DMA_PRIORITY_LOW;
 905              		.loc 1 379 27 is_stmt 0 view .LVU292
 906 00d2 2023     		movs	r3, #32
 907 00d4 C361     		str	r3, [r0, #28]
 380:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 908              		.loc 1 380 5 is_stmt 1 view .LVU293
 380:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 909              		.loc 1 380 31 is_stmt 0 view .LVU294
 910 00d6 0562     		str	r5, [r0, #32]
 381:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 911              		.loc 1 381 5 is_stmt 1 view .LVU295
 381:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 912              		.loc 1 381 31 is_stmt 0 view .LVU296
 913 00d8 4762     		str	r7, [r0, #36]
 382:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemBurst = DMA_MBURST_INC4;
 914              		.loc 1 382 5 is_stmt 1 view .LVU297
 382:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.MemBurst = DMA_MBURST_INC4;
 915              		.loc 1 382 36 is_stmt 0 view .LVU298
 916 00da 8662     		str	r6, [r0, #40]
 383:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphBurst = DMA_PBURST_INC4;
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 28


 917              		.loc 1 383 5 is_stmt 1 view .LVU299
 383:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1.Init.PeriphBurst = DMA_PBURST_INC4;
 918              		.loc 1 383 31 is_stmt 0 view .LVU300
 919 00dc 4FF40003 		mov	r3, #8388608
 920 00e0 C362     		str	r3, [r0, #44]
 384:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1) != HAL_OK)
 921              		.loc 1 384 5 is_stmt 1 view .LVU301
 384:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1) != HAL_OK)
 922              		.loc 1 384 34 is_stmt 0 view .LVU302
 923 00e2 4FF40013 		mov	r3, #2097152
 924 00e6 0363     		str	r3, [r0, #48]
 385:Core/Src/stm32f7xx_hal_msp.c ****     {
 925              		.loc 1 385 5 is_stmt 1 view .LVU303
 385:Core/Src/stm32f7xx_hal_msp.c ****     {
 926              		.loc 1 385 9 is_stmt 0 view .LVU304
 927 00e8 FFF7FEFF 		bl	HAL_DMA_Init
 928              	.LVL44:
 385:Core/Src/stm32f7xx_hal_msp.c ****     {
 929              		.loc 1 385 8 view .LVU305
 930 00ec 78B9     		cbnz	r0, .L46
 931              	.L42:
 394:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 932              		.loc 1 394 5 is_stmt 1 view .LVU306
 394:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 933              		.loc 1 394 5 view .LVU307
 934 00ee 0D4B     		ldr	r3, .L47+16
 935 00f0 2364     		str	r3, [r4, #64]
 394:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 936              		.loc 1 394 5 view .LVU308
 937 00f2 9C63     		str	r4, [r3, #56]
 394:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1);
 938              		.loc 1 394 5 view .LVU309
 395:Core/Src/stm32f7xx_hal_msp.c **** 
 939              		.loc 1 395 5 view .LVU310
 395:Core/Src/stm32f7xx_hal_msp.c **** 
 940              		.loc 1 395 5 view .LVU311
 941 00f4 E363     		str	r3, [r4, #60]
 395:Core/Src/stm32f7xx_hal_msp.c **** 
 942              		.loc 1 395 5 view .LVU312
 395:Core/Src/stm32f7xx_hal_msp.c **** 
 943              		.loc 1 395 5 view .LVU313
 398:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 944              		.loc 1 398 5 view .LVU314
 945 00f6 0022     		movs	r2, #0
 946 00f8 1146     		mov	r1, r2
 947 00fa 3120     		movs	r0, #49
 948 00fc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 949              	.LVL45:
 399:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 950              		.loc 1 399 5 view .LVU315
 951 0100 3120     		movs	r0, #49
 952 0102 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 953              	.LVL46:
 954              		.loc 1 405 1 is_stmt 0 view .LVU316
 955 0106 8DE7     		b	.L39
 956              	.L45:
 339:Core/Src/stm32f7xx_hal_msp.c ****     }
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 29


 957              		.loc 1 339 7 is_stmt 1 view .LVU317
 958 0108 FFF7FEFF 		bl	Error_Handler
 959              	.LVL47:
 960 010c 95E7     		b	.L41
 961              	.L46:
 387:Core/Src/stm32f7xx_hal_msp.c ****     }
 962              		.loc 1 387 7 view .LVU318
 963 010e FFF7FEFF 		bl	Error_Handler
 964              	.LVL48:
 965 0112 ECE7     		b	.L42
 966              	.L48:
 967              		.align	2
 968              	.L47:
 969 0114 002C0140 		.word	1073818624
 970 0118 00380240 		.word	1073887232
 971 011c 00080240 		.word	1073874944
 972 0120 000C0240 		.word	1073875968
 973 0124 00000000 		.word	hdma_sdmmc1
 974 0128 58640240 		.word	1073898584
 975              		.cfi_endproc
 976              	.LFE149:
 978              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 979              		.align	1
 980              		.global	HAL_SD_MspDeInit
 981              		.syntax unified
 982              		.thumb
 983              		.thumb_func
 985              	HAL_SD_MspDeInit:
 986              	.LVL49:
 987              	.LFB150:
 406:Core/Src/stm32f7xx_hal_msp.c **** 
 407:Core/Src/stm32f7xx_hal_msp.c **** /**
 408:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP De-Initialization
 409:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 410:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 411:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 412:Core/Src/stm32f7xx_hal_msp.c **** */
 413:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 414:Core/Src/stm32f7xx_hal_msp.c **** {
 988              		.loc 1 414 1 view -0
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 415:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 992              		.loc 1 415 3 view .LVU320
 993              		.loc 1 415 9 is_stmt 0 view .LVU321
 994 0000 0268     		ldr	r2, [r0]
 995              		.loc 1 415 5 view .LVU322
 996 0002 0F4B     		ldr	r3, .L56
 997 0004 9A42     		cmp	r2, r3
 998 0006 00D0     		beq	.L55
 999 0008 7047     		bx	lr
 1000              	.L55:
 414:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1001              		.loc 1 414 1 view .LVU323
 1002 000a 10B5     		push	{r4, lr}
 1003              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 30


 1004              		.cfi_offset 4, -8
 1005              		.cfi_offset 14, -4
 1006 000c 0446     		mov	r4, r0
 416:Core/Src/stm32f7xx_hal_msp.c ****   {
 417:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 0 */
 418:Core/Src/stm32f7xx_hal_msp.c **** 
 419:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 0 */
 420:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 421:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_DISABLE();
 1007              		.loc 1 421 5 is_stmt 1 view .LVU324
 1008 000e 0D4A     		ldr	r2, .L56+4
 1009 0010 536C     		ldr	r3, [r2, #68]
 1010 0012 23F40063 		bic	r3, r3, #2048
 1011 0016 5364     		str	r3, [r2, #68]
 422:Core/Src/stm32f7xx_hal_msp.c **** 
 423:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 424:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 425:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 426:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 427:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 428:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 429:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 430:Core/Src/stm32f7xx_hal_msp.c ****     */
 431:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 1012              		.loc 1 431 5 view .LVU325
 1013 0018 4FF4F851 		mov	r1, #7936
 1014 001c 0A48     		ldr	r0, .L56+8
 1015              	.LVL50:
 1016              		.loc 1 431 5 is_stmt 0 view .LVU326
 1017 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1018              	.LVL51:
 432:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 433:Core/Src/stm32f7xx_hal_msp.c **** 
 434:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SDMMC_D0_GPIO_Port, SDMMC_D0_Pin);
 1019              		.loc 1 434 5 is_stmt 1 view .LVU327
 1020 0022 0421     		movs	r1, #4
 1021 0024 0948     		ldr	r0, .L56+12
 1022 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1023              	.LVL52:
 435:Core/Src/stm32f7xx_hal_msp.c **** 
 436:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 DMA DeInit */
 437:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmarx);
 1024              		.loc 1 437 5 view .LVU328
 1025 002a 206C     		ldr	r0, [r4, #64]
 1026 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1027              	.LVL53:
 438:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 1028              		.loc 1 438 5 view .LVU329
 1029 0030 E06B     		ldr	r0, [r4, #60]
 1030 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 1031              	.LVL54:
 439:Core/Src/stm32f7xx_hal_msp.c **** 
 440:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 interrupt DeInit */
 441:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 1032              		.loc 1 441 5 view .LVU330
 1033 0036 3120     		movs	r0, #49
 1034 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 31


 1035              	.LVL55:
 442:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 443:Core/Src/stm32f7xx_hal_msp.c **** 
 444:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 1 */
 445:Core/Src/stm32f7xx_hal_msp.c ****   }
 446:Core/Src/stm32f7xx_hal_msp.c **** 
 447:Core/Src/stm32f7xx_hal_msp.c **** }
 1036              		.loc 1 447 1 is_stmt 0 view .LVU331
 1037 003c 10BD     		pop	{r4, pc}
 1038              	.LVL56:
 1039              	.L57:
 1040              		.loc 1 447 1 view .LVU332
 1041 003e 00BF     		.align	2
 1042              	.L56:
 1043 0040 002C0140 		.word	1073818624
 1044 0044 00380240 		.word	1073887232
 1045 0048 00080240 		.word	1073874944
 1046 004c 000C0240 		.word	1073875968
 1047              		.cfi_endproc
 1048              	.LFE150:
 1050              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1051              		.align	1
 1052              		.global	HAL_TIM_Base_MspInit
 1053              		.syntax unified
 1054              		.thumb
 1055              		.thumb_func
 1057              	HAL_TIM_Base_MspInit:
 1058              	.LVL57:
 1059              	.LFB151:
 448:Core/Src/stm32f7xx_hal_msp.c **** 
 449:Core/Src/stm32f7xx_hal_msp.c **** /**
 450:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 451:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 452:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 453:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 454:Core/Src/stm32f7xx_hal_msp.c **** */
 455:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 456:Core/Src/stm32f7xx_hal_msp.c **** {
 1060              		.loc 1 456 1 is_stmt 1 view -0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 8
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 457:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1064              		.loc 1 457 3 view .LVU334
 1065              		.loc 1 457 15 is_stmt 0 view .LVU335
 1066 0000 0268     		ldr	r2, [r0]
 1067              		.loc 1 457 5 view .LVU336
 1068 0002 0E4B     		ldr	r3, .L65
 1069 0004 9A42     		cmp	r2, r3
 1070 0006 00D0     		beq	.L64
 1071 0008 7047     		bx	lr
 1072              	.L64:
 456:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1073              		.loc 1 456 1 view .LVU337
 1074 000a 00B5     		push	{lr}
 1075              		.cfi_def_cfa_offset 4
 1076              		.cfi_offset 14, -4
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 32


 1077 000c 83B0     		sub	sp, sp, #12
 1078              		.cfi_def_cfa_offset 16
 458:Core/Src/stm32f7xx_hal_msp.c ****   {
 459:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 460:Core/Src/stm32f7xx_hal_msp.c **** 
 461:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 462:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 463:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 1079              		.loc 1 463 5 is_stmt 1 view .LVU338
 1080              	.LBB15:
 1081              		.loc 1 463 5 view .LVU339
 1082              		.loc 1 463 5 view .LVU340
 1083 000e 03F50D33 		add	r3, r3, #144384
 1084 0012 1A6C     		ldr	r2, [r3, #64]
 1085 0014 42F00202 		orr	r2, r2, #2
 1086 0018 1A64     		str	r2, [r3, #64]
 1087              		.loc 1 463 5 view .LVU341
 1088 001a 1B6C     		ldr	r3, [r3, #64]
 1089 001c 03F00203 		and	r3, r3, #2
 1090 0020 0193     		str	r3, [sp, #4]
 1091              		.loc 1 463 5 view .LVU342
 1092 0022 019B     		ldr	r3, [sp, #4]
 1093              	.LBE15:
 1094              		.loc 1 463 5 view .LVU343
 464:Core/Src/stm32f7xx_hal_msp.c ****     /* TIM3 interrupt Init */
 465:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 1095              		.loc 1 465 5 view .LVU344
 1096 0024 0022     		movs	r2, #0
 1097 0026 1146     		mov	r1, r2
 1098 0028 1D20     		movs	r0, #29
 1099              	.LVL58:
 1100              		.loc 1 465 5 is_stmt 0 view .LVU345
 1101 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1102              	.LVL59:
 466:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 1103              		.loc 1 466 5 is_stmt 1 view .LVU346
 1104 002e 1D20     		movs	r0, #29
 1105 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1106              	.LVL60:
 467:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 468:Core/Src/stm32f7xx_hal_msp.c **** 
 469:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 470:Core/Src/stm32f7xx_hal_msp.c ****   }
 471:Core/Src/stm32f7xx_hal_msp.c **** 
 472:Core/Src/stm32f7xx_hal_msp.c **** }
 1107              		.loc 1 472 1 is_stmt 0 view .LVU347
 1108 0034 03B0     		add	sp, sp, #12
 1109              		.cfi_def_cfa_offset 4
 1110              		@ sp needed
 1111 0036 5DF804FB 		ldr	pc, [sp], #4
 1112              	.L66:
 1113 003a 00BF     		.align	2
 1114              	.L65:
 1115 003c 00040040 		.word	1073742848
 1116              		.cfi_endproc
 1117              	.LFE151:
 1119              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 33


 1120              		.align	1
 1121              		.global	HAL_TIM_MspPostInit
 1122              		.syntax unified
 1123              		.thumb
 1124              		.thumb_func
 1126              	HAL_TIM_MspPostInit:
 1127              	.LVL61:
 1128              	.LFB152:
 473:Core/Src/stm32f7xx_hal_msp.c **** 
 474:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 475:Core/Src/stm32f7xx_hal_msp.c **** {
 1129              		.loc 1 475 1 is_stmt 1 view -0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 24
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133              		.loc 1 475 1 is_stmt 0 view .LVU349
 1134 0000 00B5     		push	{lr}
 1135              		.cfi_def_cfa_offset 4
 1136              		.cfi_offset 14, -4
 1137 0002 87B0     		sub	sp, sp, #28
 1138              		.cfi_def_cfa_offset 32
 476:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1139              		.loc 1 476 3 is_stmt 1 view .LVU350
 1140              		.loc 1 476 20 is_stmt 0 view .LVU351
 1141 0004 0023     		movs	r3, #0
 1142 0006 0193     		str	r3, [sp, #4]
 1143 0008 0293     		str	r3, [sp, #8]
 1144 000a 0393     		str	r3, [sp, #12]
 1145 000c 0493     		str	r3, [sp, #16]
 1146 000e 0593     		str	r3, [sp, #20]
 477:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM3)
 1147              		.loc 1 477 3 is_stmt 1 view .LVU352
 1148              		.loc 1 477 10 is_stmt 0 view .LVU353
 1149 0010 0268     		ldr	r2, [r0]
 1150              		.loc 1 477 5 view .LVU354
 1151 0012 0D4B     		ldr	r3, .L71
 1152 0014 9A42     		cmp	r2, r3
 1153 0016 02D0     		beq	.L70
 1154              	.LVL62:
 1155              	.L67:
 478:Core/Src/stm32f7xx_hal_msp.c ****   {
 479:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 480:Core/Src/stm32f7xx_hal_msp.c **** 
 481:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 482:Core/Src/stm32f7xx_hal_msp.c **** 
 483:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 484:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 485:Core/Src/stm32f7xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 486:Core/Src/stm32f7xx_hal_msp.c ****     */
 487:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 488:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 489:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 492:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 493:Core/Src/stm32f7xx_hal_msp.c **** 
 494:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 34


 495:Core/Src/stm32f7xx_hal_msp.c **** 
 496:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 497:Core/Src/stm32f7xx_hal_msp.c ****   }
 498:Core/Src/stm32f7xx_hal_msp.c **** 
 499:Core/Src/stm32f7xx_hal_msp.c **** }
 1156              		.loc 1 499 1 view .LVU355
 1157 0018 07B0     		add	sp, sp, #28
 1158              		.cfi_remember_state
 1159              		.cfi_def_cfa_offset 4
 1160              		@ sp needed
 1161 001a 5DF804FB 		ldr	pc, [sp], #4
 1162              	.LVL63:
 1163              	.L70:
 1164              		.cfi_restore_state
 483:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1165              		.loc 1 483 5 is_stmt 1 view .LVU356
 1166              	.LBB16:
 483:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1167              		.loc 1 483 5 view .LVU357
 483:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1168              		.loc 1 483 5 view .LVU358
 1169 001e 03F50D33 		add	r3, r3, #144384
 1170 0022 1A6B     		ldr	r2, [r3, #48]
 1171 0024 42F00202 		orr	r2, r2, #2
 1172 0028 1A63     		str	r2, [r3, #48]
 483:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1173              		.loc 1 483 5 view .LVU359
 1174 002a 1B6B     		ldr	r3, [r3, #48]
 1175 002c 03F00203 		and	r3, r3, #2
 1176 0030 0093     		str	r3, [sp]
 483:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1177              		.loc 1 483 5 view .LVU360
 1178 0032 009B     		ldr	r3, [sp]
 1179              	.LBE16:
 483:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1180              		.loc 1 483 5 view .LVU361
 487:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1181              		.loc 1 487 5 view .LVU362
 487:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1182              		.loc 1 487 25 is_stmt 0 view .LVU363
 1183 0034 1023     		movs	r3, #16
 1184 0036 0193     		str	r3, [sp, #4]
 488:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1185              		.loc 1 488 5 is_stmt 1 view .LVU364
 488:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1186              		.loc 1 488 26 is_stmt 0 view .LVU365
 1187 0038 0223     		movs	r3, #2
 1188 003a 0293     		str	r3, [sp, #8]
 489:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1189              		.loc 1 489 5 is_stmt 1 view .LVU366
 490:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1190              		.loc 1 490 5 view .LVU367
 491:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 1191              		.loc 1 491 5 view .LVU368
 491:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 1192              		.loc 1 491 31 is_stmt 0 view .LVU369
 1193 003c 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 35


 492:Core/Src/stm32f7xx_hal_msp.c **** 
 1194              		.loc 1 492 5 is_stmt 1 view .LVU370
 1195 003e 01A9     		add	r1, sp, #4
 1196 0040 0248     		ldr	r0, .L71+4
 1197              	.LVL64:
 492:Core/Src/stm32f7xx_hal_msp.c **** 
 1198              		.loc 1 492 5 is_stmt 0 view .LVU371
 1199 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 1200              	.LVL65:
 1201              		.loc 1 499 1 view .LVU372
 1202 0046 E7E7     		b	.L67
 1203              	.L72:
 1204              		.align	2
 1205              	.L71:
 1206 0048 00040040 		.word	1073742848
 1207 004c 00040240 		.word	1073873920
 1208              		.cfi_endproc
 1209              	.LFE152:
 1211              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1212              		.align	1
 1213              		.global	HAL_TIM_Base_MspDeInit
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	HAL_TIM_Base_MspDeInit:
 1219              	.LVL66:
 1220              	.LFB153:
 500:Core/Src/stm32f7xx_hal_msp.c **** /**
 501:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 502:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 503:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 504:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 505:Core/Src/stm32f7xx_hal_msp.c **** */
 506:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 507:Core/Src/stm32f7xx_hal_msp.c **** {
 1221              		.loc 1 507 1 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225              		.loc 1 507 1 is_stmt 0 view .LVU374
 1226 0000 08B5     		push	{r3, lr}
 1227              		.cfi_def_cfa_offset 8
 1228              		.cfi_offset 3, -8
 1229              		.cfi_offset 14, -4
 508:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1230              		.loc 1 508 3 is_stmt 1 view .LVU375
 1231              		.loc 1 508 15 is_stmt 0 view .LVU376
 1232 0002 0268     		ldr	r2, [r0]
 1233              		.loc 1 508 5 view .LVU377
 1234 0004 064B     		ldr	r3, .L77
 1235 0006 9A42     		cmp	r2, r3
 1236 0008 00D0     		beq	.L76
 1237              	.LVL67:
 1238              	.L73:
 509:Core/Src/stm32f7xx_hal_msp.c ****   {
 510:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 511:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 36


 512:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 513:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 514:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 515:Core/Src/stm32f7xx_hal_msp.c **** 
 516:Core/Src/stm32f7xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 517:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 518:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 519:Core/Src/stm32f7xx_hal_msp.c **** 
 520:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 521:Core/Src/stm32f7xx_hal_msp.c ****   }
 522:Core/Src/stm32f7xx_hal_msp.c **** 
 523:Core/Src/stm32f7xx_hal_msp.c **** }
 1239              		.loc 1 523 1 view .LVU378
 1240 000a 08BD     		pop	{r3, pc}
 1241              	.LVL68:
 1242              	.L76:
 514:Core/Src/stm32f7xx_hal_msp.c **** 
 1243              		.loc 1 514 5 is_stmt 1 view .LVU379
 1244 000c 054A     		ldr	r2, .L77+4
 1245 000e 136C     		ldr	r3, [r2, #64]
 1246 0010 23F00203 		bic	r3, r3, #2
 1247 0014 1364     		str	r3, [r2, #64]
 517:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1248              		.loc 1 517 5 view .LVU380
 1249 0016 1D20     		movs	r0, #29
 1250              	.LVL69:
 517:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1251              		.loc 1 517 5 is_stmt 0 view .LVU381
 1252 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1253              	.LVL70:
 1254              		.loc 1 523 1 view .LVU382
 1255 001c F5E7     		b	.L73
 1256              	.L78:
 1257 001e 00BF     		.align	2
 1258              	.L77:
 1259 0020 00040040 		.word	1073742848
 1260 0024 00380240 		.word	1073887232
 1261              		.cfi_endproc
 1262              	.LFE153:
 1264              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1265              		.align	1
 1266              		.global	HAL_PCD_MspInit
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1271              	HAL_PCD_MspInit:
 1272              	.LVL71:
 1273              	.LFB154:
 524:Core/Src/stm32f7xx_hal_msp.c **** 
 525:Core/Src/stm32f7xx_hal_msp.c **** /**
 526:Core/Src/stm32f7xx_hal_msp.c **** * @brief PCD MSP Initialization
 527:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 528:Core/Src/stm32f7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 529:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 530:Core/Src/stm32f7xx_hal_msp.c **** */
 531:Core/Src/stm32f7xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 532:Core/Src/stm32f7xx_hal_msp.c **** {
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 37


 1274              		.loc 1 532 1 is_stmt 1 view -0
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 48
 1277              		@ frame_needed = 0, uses_anonymous_args = 0
 1278              		.loc 1 532 1 is_stmt 0 view .LVU384
 1279 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1280              		.cfi_def_cfa_offset 24
 1281              		.cfi_offset 4, -24
 1282              		.cfi_offset 5, -20
 1283              		.cfi_offset 6, -16
 1284              		.cfi_offset 7, -12
 1285              		.cfi_offset 8, -8
 1286              		.cfi_offset 14, -4
 1287 0004 8CB0     		sub	sp, sp, #48
 1288              		.cfi_def_cfa_offset 72
 533:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1289              		.loc 1 533 3 is_stmt 1 view .LVU385
 1290              		.loc 1 533 20 is_stmt 0 view .LVU386
 1291 0006 0023     		movs	r3, #0
 1292 0008 0793     		str	r3, [sp, #28]
 1293 000a 0893     		str	r3, [sp, #32]
 1294 000c 0993     		str	r3, [sp, #36]
 1295 000e 0A93     		str	r3, [sp, #40]
 1296 0010 0B93     		str	r3, [sp, #44]
 534:Core/Src/stm32f7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_HS)
 1297              		.loc 1 534 3 is_stmt 1 view .LVU387
 1298              		.loc 1 534 10 is_stmt 0 view .LVU388
 1299 0012 0268     		ldr	r2, [r0]
 1300              		.loc 1 534 5 view .LVU389
 1301 0014 364B     		ldr	r3, .L83
 1302 0016 9A42     		cmp	r2, r3
 1303 0018 02D0     		beq	.L82
 1304              	.LVL72:
 1305              	.L79:
 535:Core/Src/stm32f7xx_hal_msp.c ****   {
 536:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */
 537:Core/Src/stm32f7xx_hal_msp.c **** 
 538:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USB_OTG_HS_MspInit 0 */
 539:Core/Src/stm32f7xx_hal_msp.c **** 
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 543:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 544:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 545:Core/Src/stm32f7xx_hal_msp.c ****     PB5     ------> USB_OTG_HS_ULPI_D7
 546:Core/Src/stm32f7xx_hal_msp.c ****     PH4     ------> USB_OTG_HS_ULPI_NXT
 547:Core/Src/stm32f7xx_hal_msp.c ****     PB13     ------> USB_OTG_HS_ULPI_D6
 548:Core/Src/stm32f7xx_hal_msp.c ****     PB12     ------> USB_OTG_HS_ULPI_D5
 549:Core/Src/stm32f7xx_hal_msp.c ****     PC0     ------> USB_OTG_HS_ULPI_STP
 550:Core/Src/stm32f7xx_hal_msp.c ****     PC2     ------> USB_OTG_HS_ULPI_DIR
 551:Core/Src/stm32f7xx_hal_msp.c ****     PA5     ------> USB_OTG_HS_ULPI_CK
 552:Core/Src/stm32f7xx_hal_msp.c ****     PB10     ------> USB_OTG_HS_ULPI_D3
 553:Core/Src/stm32f7xx_hal_msp.c ****     PA3     ------> USB_OTG_HS_ULPI_D0
 554:Core/Src/stm32f7xx_hal_msp.c ****     PB1     ------> USB_OTG_HS_ULPI_D2
 555:Core/Src/stm32f7xx_hal_msp.c ****     PB0     ------> USB_OTG_HS_ULPI_D1
 556:Core/Src/stm32f7xx_hal_msp.c ****     PB11     ------> USB_OTG_HS_ULPI_D4
 557:Core/Src/stm32f7xx_hal_msp.c ****     */
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 38


 558:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 559:Core/Src/stm32f7xx_hal_msp.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
 560:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 561:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 562:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 563:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 564:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 565:Core/Src/stm32f7xx_hal_msp.c **** 
 566:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 567:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 568:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 570:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 571:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 572:Core/Src/stm32f7xx_hal_msp.c **** 
 573:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 574:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 575:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 576:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 577:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 578:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 579:Core/Src/stm32f7xx_hal_msp.c **** 
 580:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 581:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 582:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 583:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 584:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 585:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 586:Core/Src/stm32f7xx_hal_msp.c **** 
 587:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 589:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 590:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 591:Core/Src/stm32f7xx_hal_msp.c **** 
 592:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USB_OTG_HS_MspInit 1 */
 593:Core/Src/stm32f7xx_hal_msp.c ****   }
 594:Core/Src/stm32f7xx_hal_msp.c **** 
 595:Core/Src/stm32f7xx_hal_msp.c **** }
 1306              		.loc 1 595 1 view .LVU390
 1307 001a 0CB0     		add	sp, sp, #48
 1308              		.cfi_remember_state
 1309              		.cfi_def_cfa_offset 24
 1310              		@ sp needed
 1311 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1312              	.LVL73:
 1313              	.L82:
 1314              		.cfi_restore_state
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1315              		.loc 1 540 5 is_stmt 1 view .LVU391
 1316              	.LBB17:
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1317              		.loc 1 540 5 view .LVU392
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1318              		.loc 1 540 5 view .LVU393
 1319 0020 344C     		ldr	r4, .L83+4
 1320 0022 236B     		ldr	r3, [r4, #48]
 1321 0024 43F00203 		orr	r3, r3, #2
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 39


 1322 0028 2363     		str	r3, [r4, #48]
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1323              		.loc 1 540 5 view .LVU394
 1324 002a 236B     		ldr	r3, [r4, #48]
 1325 002c 03F00203 		and	r3, r3, #2
 1326 0030 0193     		str	r3, [sp, #4]
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1327              		.loc 1 540 5 view .LVU395
 1328 0032 019B     		ldr	r3, [sp, #4]
 1329              	.LBE17:
 540:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1330              		.loc 1 540 5 view .LVU396
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1331              		.loc 1 541 5 view .LVU397
 1332              	.LBB18:
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1333              		.loc 1 541 5 view .LVU398
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1334              		.loc 1 541 5 view .LVU399
 1335 0034 236B     		ldr	r3, [r4, #48]
 1336 0036 43F08003 		orr	r3, r3, #128
 1337 003a 2363     		str	r3, [r4, #48]
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1338              		.loc 1 541 5 view .LVU400
 1339 003c 236B     		ldr	r3, [r4, #48]
 1340 003e 03F08003 		and	r3, r3, #128
 1341 0042 0293     		str	r3, [sp, #8]
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1342              		.loc 1 541 5 view .LVU401
 1343 0044 029B     		ldr	r3, [sp, #8]
 1344              	.LBE18:
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1345              		.loc 1 541 5 view .LVU402
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1346              		.loc 1 542 5 view .LVU403
 1347              	.LBB19:
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1348              		.loc 1 542 5 view .LVU404
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1349              		.loc 1 542 5 view .LVU405
 1350 0046 236B     		ldr	r3, [r4, #48]
 1351 0048 43F00403 		orr	r3, r3, #4
 1352 004c 2363     		str	r3, [r4, #48]
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1353              		.loc 1 542 5 view .LVU406
 1354 004e 236B     		ldr	r3, [r4, #48]
 1355 0050 03F00403 		and	r3, r3, #4
 1356 0054 0393     		str	r3, [sp, #12]
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1357              		.loc 1 542 5 view .LVU407
 1358 0056 039B     		ldr	r3, [sp, #12]
 1359              	.LBE19:
 542:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1360              		.loc 1 542 5 view .LVU408
 543:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 1361              		.loc 1 543 5 view .LVU409
 1362              	.LBB20:
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 40


 543:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 1363              		.loc 1 543 5 view .LVU410
 543:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 1364              		.loc 1 543 5 view .LVU411
 1365 0058 236B     		ldr	r3, [r4, #48]
 1366 005a 43F00103 		orr	r3, r3, #1
 1367 005e 2363     		str	r3, [r4, #48]
 543:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 1368              		.loc 1 543 5 view .LVU412
 1369 0060 236B     		ldr	r3, [r4, #48]
 1370 0062 03F00103 		and	r3, r3, #1
 1371 0066 0493     		str	r3, [sp, #16]
 543:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 1372              		.loc 1 543 5 view .LVU413
 1373 0068 049B     		ldr	r3, [sp, #16]
 1374              	.LBE20:
 543:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 1375              		.loc 1 543 5 view .LVU414
 558:Core/Src/stm32f7xx_hal_msp.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
 1376              		.loc 1 558 5 view .LVU415
 558:Core/Src/stm32f7xx_hal_msp.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
 1377              		.loc 1 558 25 is_stmt 0 view .LVU416
 1378 006a 43F62343 		movw	r3, #15395
 1379 006e 0793     		str	r3, [sp, #28]
 560:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1380              		.loc 1 560 5 is_stmt 1 view .LVU417
 560:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1381              		.loc 1 560 26 is_stmt 0 view .LVU418
 1382 0070 0227     		movs	r7, #2
 1383 0072 0897     		str	r7, [sp, #32]
 561:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1384              		.loc 1 561 5 is_stmt 1 view .LVU419
 562:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1385              		.loc 1 562 5 view .LVU420
 562:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1386              		.loc 1 562 27 is_stmt 0 view .LVU421
 1387 0074 0326     		movs	r6, #3
 1388 0076 0A96     		str	r6, [sp, #40]
 563:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1389              		.loc 1 563 5 is_stmt 1 view .LVU422
 563:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1390              		.loc 1 563 31 is_stmt 0 view .LVU423
 1391 0078 0A25     		movs	r5, #10
 1392 007a 0B95     		str	r5, [sp, #44]
 564:Core/Src/stm32f7xx_hal_msp.c **** 
 1393              		.loc 1 564 5 is_stmt 1 view .LVU424
 1394 007c 07A9     		add	r1, sp, #28
 1395 007e 1E48     		ldr	r0, .L83+8
 1396              	.LVL74:
 564:Core/Src/stm32f7xx_hal_msp.c **** 
 1397              		.loc 1 564 5 is_stmt 0 view .LVU425
 1398 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 1399              	.LVL75:
 566:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1400              		.loc 1 566 5 is_stmt 1 view .LVU426
 566:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1401              		.loc 1 566 25 is_stmt 0 view .LVU427
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 41


 1402 0084 1023     		movs	r3, #16
 1403 0086 0793     		str	r3, [sp, #28]
 567:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1404              		.loc 1 567 5 is_stmt 1 view .LVU428
 567:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1405              		.loc 1 567 26 is_stmt 0 view .LVU429
 1406 0088 0897     		str	r7, [sp, #32]
 568:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1407              		.loc 1 568 5 is_stmt 1 view .LVU430
 568:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1408              		.loc 1 568 26 is_stmt 0 view .LVU431
 1409 008a 4FF00008 		mov	r8, #0
 1410 008e CDF82480 		str	r8, [sp, #36]
 569:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1411              		.loc 1 569 5 is_stmt 1 view .LVU432
 569:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1412              		.loc 1 569 27 is_stmt 0 view .LVU433
 1413 0092 0A96     		str	r6, [sp, #40]
 570:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 1414              		.loc 1 570 5 is_stmt 1 view .LVU434
 570:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 1415              		.loc 1 570 31 is_stmt 0 view .LVU435
 1416 0094 0B95     		str	r5, [sp, #44]
 571:Core/Src/stm32f7xx_hal_msp.c **** 
 1417              		.loc 1 571 5 is_stmt 1 view .LVU436
 1418 0096 07A9     		add	r1, sp, #28
 1419 0098 1848     		ldr	r0, .L83+12
 1420 009a FFF7FEFF 		bl	HAL_GPIO_Init
 1421              	.LVL76:
 573:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1422              		.loc 1 573 5 view .LVU437
 573:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1423              		.loc 1 573 25 is_stmt 0 view .LVU438
 1424 009e 0523     		movs	r3, #5
 1425 00a0 0793     		str	r3, [sp, #28]
 574:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1426              		.loc 1 574 5 is_stmt 1 view .LVU439
 574:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1427              		.loc 1 574 26 is_stmt 0 view .LVU440
 1428 00a2 0897     		str	r7, [sp, #32]
 575:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1429              		.loc 1 575 5 is_stmt 1 view .LVU441
 575:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1430              		.loc 1 575 26 is_stmt 0 view .LVU442
 1431 00a4 CDF82480 		str	r8, [sp, #36]
 576:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1432              		.loc 1 576 5 is_stmt 1 view .LVU443
 576:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1433              		.loc 1 576 27 is_stmt 0 view .LVU444
 1434 00a8 0A96     		str	r6, [sp, #40]
 577:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1435              		.loc 1 577 5 is_stmt 1 view .LVU445
 577:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1436              		.loc 1 577 31 is_stmt 0 view .LVU446
 1437 00aa 0B95     		str	r5, [sp, #44]
 578:Core/Src/stm32f7xx_hal_msp.c **** 
 1438              		.loc 1 578 5 is_stmt 1 view .LVU447
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 42


 1439 00ac 07A9     		add	r1, sp, #28
 1440 00ae 1448     		ldr	r0, .L83+16
 1441 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1442              	.LVL77:
 580:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1443              		.loc 1 580 5 view .LVU448
 580:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1444              		.loc 1 580 25 is_stmt 0 view .LVU449
 1445 00b4 2823     		movs	r3, #40
 1446 00b6 0793     		str	r3, [sp, #28]
 581:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1447              		.loc 1 581 5 is_stmt 1 view .LVU450
 581:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1448              		.loc 1 581 26 is_stmt 0 view .LVU451
 1449 00b8 0897     		str	r7, [sp, #32]
 582:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1450              		.loc 1 582 5 is_stmt 1 view .LVU452
 582:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1451              		.loc 1 582 26 is_stmt 0 view .LVU453
 1452 00ba CDF82480 		str	r8, [sp, #36]
 583:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1453              		.loc 1 583 5 is_stmt 1 view .LVU454
 583:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1454              		.loc 1 583 27 is_stmt 0 view .LVU455
 1455 00be 0A96     		str	r6, [sp, #40]
 584:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1456              		.loc 1 584 5 is_stmt 1 view .LVU456
 584:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1457              		.loc 1 584 31 is_stmt 0 view .LVU457
 1458 00c0 0B95     		str	r5, [sp, #44]
 585:Core/Src/stm32f7xx_hal_msp.c **** 
 1459              		.loc 1 585 5 is_stmt 1 view .LVU458
 1460 00c2 07A9     		add	r1, sp, #28
 1461 00c4 0F48     		ldr	r0, .L83+20
 1462 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 1463              	.LVL78:
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 1464              		.loc 1 588 5 view .LVU459
 1465              	.LBB21:
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 1466              		.loc 1 588 5 view .LVU460
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 1467              		.loc 1 588 5 view .LVU461
 1468 00ca 236B     		ldr	r3, [r4, #48]
 1469 00cc 43F00053 		orr	r3, r3, #536870912
 1470 00d0 2363     		str	r3, [r4, #48]
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 1471              		.loc 1 588 5 view .LVU462
 1472 00d2 236B     		ldr	r3, [r4, #48]
 1473 00d4 03F00053 		and	r3, r3, #536870912
 1474 00d8 0593     		str	r3, [sp, #20]
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 1475              		.loc 1 588 5 view .LVU463
 1476 00da 059B     		ldr	r3, [sp, #20]
 1477              	.LBE21:
 588:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 1478              		.loc 1 588 5 view .LVU464
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 43


 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 1479              		.loc 1 589 5 view .LVU465
 1480              	.LBB22:
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 1481              		.loc 1 589 5 view .LVU466
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 1482              		.loc 1 589 5 view .LVU467
 1483 00dc 236B     		ldr	r3, [r4, #48]
 1484 00de 43F08043 		orr	r3, r3, #1073741824
 1485 00e2 2363     		str	r3, [r4, #48]
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 1486              		.loc 1 589 5 view .LVU468
 1487 00e4 236B     		ldr	r3, [r4, #48]
 1488 00e6 03F08043 		and	r3, r3, #1073741824
 1489 00ea 0693     		str	r3, [sp, #24]
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 1490              		.loc 1 589 5 view .LVU469
 1491 00ec 069B     		ldr	r3, [sp, #24]
 1492              	.LBE22:
 589:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */
 1493              		.loc 1 589 5 view .LVU470
 1494              		.loc 1 595 1 is_stmt 0 view .LVU471
 1495 00ee 94E7     		b	.L79
 1496              	.L84:
 1497              		.align	2
 1498              	.L83:
 1499 00f0 00000440 		.word	1074003968
 1500 00f4 00380240 		.word	1073887232
 1501 00f8 00040240 		.word	1073873920
 1502 00fc 001C0240 		.word	1073880064
 1503 0100 00080240 		.word	1073874944
 1504 0104 00000240 		.word	1073872896
 1505              		.cfi_endproc
 1506              	.LFE154:
 1508              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1509              		.align	1
 1510              		.global	HAL_PCD_MspDeInit
 1511              		.syntax unified
 1512              		.thumb
 1513              		.thumb_func
 1515              	HAL_PCD_MspDeInit:
 1516              	.LVL79:
 1517              	.LFB155:
 596:Core/Src/stm32f7xx_hal_msp.c **** 
 597:Core/Src/stm32f7xx_hal_msp.c **** /**
 598:Core/Src/stm32f7xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 599:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 600:Core/Src/stm32f7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 601:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 602:Core/Src/stm32f7xx_hal_msp.c **** */
 603:Core/Src/stm32f7xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 604:Core/Src/stm32f7xx_hal_msp.c **** {
 1518              		.loc 1 604 1 is_stmt 1 view -0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522              		.loc 1 604 1 is_stmt 0 view .LVU473
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 44


 1523 0000 08B5     		push	{r3, lr}
 1524              		.cfi_def_cfa_offset 8
 1525              		.cfi_offset 3, -8
 1526              		.cfi_offset 14, -4
 605:Core/Src/stm32f7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_HS)
 1527              		.loc 1 605 3 is_stmt 1 view .LVU474
 1528              		.loc 1 605 10 is_stmt 0 view .LVU475
 1529 0002 0268     		ldr	r2, [r0]
 1530              		.loc 1 605 5 view .LVU476
 1531 0004 0F4B     		ldr	r3, .L89
 1532 0006 9A42     		cmp	r2, r3
 1533 0008 00D0     		beq	.L88
 1534              	.LVL80:
 1535              	.L85:
 606:Core/Src/stm32f7xx_hal_msp.c ****   {
 607:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspDeInit 0 */
 608:Core/Src/stm32f7xx_hal_msp.c **** 
 609:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USB_OTG_HS_MspDeInit 0 */
 610:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 611:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_CLK_DISABLE();
 612:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE();
 613:Core/Src/stm32f7xx_hal_msp.c **** 
 614:Core/Src/stm32f7xx_hal_msp.c ****     /**USB_OTG_HS GPIO Configuration
 615:Core/Src/stm32f7xx_hal_msp.c ****     PB5     ------> USB_OTG_HS_ULPI_D7
 616:Core/Src/stm32f7xx_hal_msp.c ****     PH4     ------> USB_OTG_HS_ULPI_NXT
 617:Core/Src/stm32f7xx_hal_msp.c ****     PB13     ------> USB_OTG_HS_ULPI_D6
 618:Core/Src/stm32f7xx_hal_msp.c ****     PB12     ------> USB_OTG_HS_ULPI_D5
 619:Core/Src/stm32f7xx_hal_msp.c ****     PC0     ------> USB_OTG_HS_ULPI_STP
 620:Core/Src/stm32f7xx_hal_msp.c ****     PC2     ------> USB_OTG_HS_ULPI_DIR
 621:Core/Src/stm32f7xx_hal_msp.c ****     PA5     ------> USB_OTG_HS_ULPI_CK
 622:Core/Src/stm32f7xx_hal_msp.c ****     PB10     ------> USB_OTG_HS_ULPI_D3
 623:Core/Src/stm32f7xx_hal_msp.c ****     PA3     ------> USB_OTG_HS_ULPI_D0
 624:Core/Src/stm32f7xx_hal_msp.c ****     PB1     ------> USB_OTG_HS_ULPI_D2
 625:Core/Src/stm32f7xx_hal_msp.c ****     PB0     ------> USB_OTG_HS_ULPI_D1
 626:Core/Src/stm32f7xx_hal_msp.c ****     PB11     ------> USB_OTG_HS_ULPI_D4
 627:Core/Src/stm32f7xx_hal_msp.c ****     */
 628:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 629:Core/Src/stm32f7xx_hal_msp.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin);
 630:Core/Src/stm32f7xx_hal_msp.c **** 
 631:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ULPI_NXT_GPIO_Port, ULPI_NXT_Pin);
 632:Core/Src/stm32f7xx_hal_msp.c **** 
 633:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, ULPI_STP_Pin|ULPI_DIR_Pin);
 634:Core/Src/stm32f7xx_hal_msp.c **** 
 635:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ULPI_CLK_Pin|ULPI_D0_Pin);
 636:Core/Src/stm32f7xx_hal_msp.c **** 
 637:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_HS_MspDeInit 1 */
 638:Core/Src/stm32f7xx_hal_msp.c **** 
 639:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USB_OTG_HS_MspDeInit 1 */
 640:Core/Src/stm32f7xx_hal_msp.c ****   }
 641:Core/Src/stm32f7xx_hal_msp.c **** 
 642:Core/Src/stm32f7xx_hal_msp.c **** }
 1536              		.loc 1 642 1 view .LVU477
 1537 000a 08BD     		pop	{r3, pc}
 1538              	.LVL81:
 1539              	.L88:
 611:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE();
 1540              		.loc 1 611 5 is_stmt 1 view .LVU478
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 45


 1541 000c A3F5E433 		sub	r3, r3, #116736
 1542 0010 1A6B     		ldr	r2, [r3, #48]
 1543 0012 22F00052 		bic	r2, r2, #536870912
 1544 0016 1A63     		str	r2, [r3, #48]
 612:Core/Src/stm32f7xx_hal_msp.c **** 
 1545              		.loc 1 612 5 view .LVU479
 1546 0018 1A6B     		ldr	r2, [r3, #48]
 1547 001a 22F08042 		bic	r2, r2, #1073741824
 1548 001e 1A63     		str	r2, [r3, #48]
 628:Core/Src/stm32f7xx_hal_msp.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin);
 1549              		.loc 1 628 5 view .LVU480
 1550 0020 43F62341 		movw	r1, #15395
 1551 0024 0848     		ldr	r0, .L89+4
 1552              	.LVL82:
 628:Core/Src/stm32f7xx_hal_msp.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin);
 1553              		.loc 1 628 5 is_stmt 0 view .LVU481
 1554 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1555              	.LVL83:
 631:Core/Src/stm32f7xx_hal_msp.c **** 
 1556              		.loc 1 631 5 is_stmt 1 view .LVU482
 1557 002a 1021     		movs	r1, #16
 1558 002c 0748     		ldr	r0, .L89+8
 1559 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1560              	.LVL84:
 633:Core/Src/stm32f7xx_hal_msp.c **** 
 1561              		.loc 1 633 5 view .LVU483
 1562 0032 0521     		movs	r1, #5
 1563 0034 0648     		ldr	r0, .L89+12
 1564 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1565              	.LVL85:
 635:Core/Src/stm32f7xx_hal_msp.c **** 
 1566              		.loc 1 635 5 view .LVU484
 1567 003a 2821     		movs	r1, #40
 1568 003c 0548     		ldr	r0, .L89+16
 1569 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1570              	.LVL86:
 1571              		.loc 1 642 1 is_stmt 0 view .LVU485
 1572 0042 E2E7     		b	.L85
 1573              	.L90:
 1574              		.align	2
 1575              	.L89:
 1576 0044 00000440 		.word	1074003968
 1577 0048 00040240 		.word	1073873920
 1578 004c 001C0240 		.word	1073880064
 1579 0050 00080240 		.word	1073874944
 1580 0054 00000240 		.word	1073872896
 1581              		.cfi_endproc
 1582              	.LFE155:
 1584              		.text
 1585              	.Letext0:
 1586              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 1587              		.file 3 "/Users/sol/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpac
 1588              		.file 4 "/Users/sol/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpac
 1589              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1590              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 1591              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 1592              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 46


 1593              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h"
 1594              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 1595              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 1596              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 1597              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 1598              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_usb.h"
 1599              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pcd.h"
 1600              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 1601              		.file 17 "Core/Inc/main.h"
 1602              		.file 18 "<built-in>"
ARM GAS  /var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s 			page 47


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_hal_msp.c
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:21     .text.HAL_MspInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:75     .text.HAL_MspInit:000000000000002c $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:80     .text.HAL_DCMI_MspInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:86     .text.HAL_DCMI_MspInit:0000000000000000 HAL_DCMI_MspInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:412    .text.HAL_DCMI_MspInit:0000000000000158 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:425    .text.HAL_DCMI_MspDeInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:431    .text.HAL_DCMI_MspDeInit:0000000000000000 HAL_DCMI_MspDeInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:500    .text.HAL_DCMI_MspDeInit:0000000000000054 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:511    .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:517    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:647    .text.HAL_I2C_MspInit:0000000000000080 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:654    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:660    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:704    .text.HAL_I2C_MspDeInit:0000000000000030 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:711    .text.HAL_SD_MspInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:717    .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:969    .text.HAL_SD_MspInit:0000000000000114 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:979    .text.HAL_SD_MspDeInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:985    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1043   .text.HAL_SD_MspDeInit:0000000000000040 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1051   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1057   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1115   .text.HAL_TIM_Base_MspInit:000000000000003c $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1120   .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1126   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1206   .text.HAL_TIM_MspPostInit:0000000000000048 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1212   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1218   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1259   .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1265   .text.HAL_PCD_MspInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1271   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1499   .text.HAL_PCD_MspInit:00000000000000f0 $d
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1509   .text.HAL_PCD_MspDeInit:0000000000000000 $t
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1515   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
/var/folders/fz/x0kldt2j7vs_j4slv3pyc44m0000gp/T//ccQmMr8E.s:1576   .text.HAL_PCD_MspDeInit:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_dcmi
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
hdma_sdmmc1
