Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb  9 10:19:20 2022
| Host         : DESKTOP-9ED2F6A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Proj1_serialDecoder_control_sets_placed.rpt
| Design       : Proj1_serialDecoder
| Device       : xc7s50
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                     Enable Signal                    |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[2]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[1]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[5]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[4]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[3]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[0]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[7]_i_1_n_0 |                                                      |                1 |              1 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Data_Out_Temp[6]_i_1_n_0 |                                                      |                1 |              1 |
|  serialDecoder_1K_clk/clk_out_temp |                                                      |                                                      |                1 |              2 |
|  clk_100M_IBUF_BUFG                |                                                      |                                                      |                4 |              6 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Left_SegData[3]_i_1_n_0  |                                                      |                3 |              8 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/Start_Counter            | serialDecoder_UART_Receiver/Start_Counter[0]_i_1_n_0 |                4 |             16 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/baud_count[0]_i_2_n_0    | serialDecoder_UART_Receiver/baud_count[0]_i_1_n_0    |                4 |             16 |
|  clk_100M_IBUF_BUFG                |                                                      | reset_IBUF                                           |                5 |             17 |
|  clk_100M_IBUF_BUFG                | serialDecoder_UART_Receiver/bit_count                | serialDecoder_UART_Receiver/eqOp                     |                8 |             32 |
+------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+


