# Build script for synthesis of the memory module and wrapper files

set src_dir ../src/
set build_dir ../build/

read_verilog
