
Loading design for application trce from file UartTest_First_Implementation_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Mon Mar 18 02:48:01 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o UartTest_First_Implementation.tw1 -gui UartTest_First_Implementation_map.ncd UartTest_First_Implementation.prf 
Design file:     UartTest_First_Implementation_map.ncd
Preference file: UartTest_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            1090 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 35.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            clk_25mhz

   Delay:               5.000ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 35.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_105__i9  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_105__i4  (to uart_rx1/UartClk[2] +)
                   FF                        uart_rx1/r_Clock_Count_105__i3

   Delay:               3.969ns  (37.0% logic, 63.0% route), 5 logic levels.

 Constraint Details:

      3.969ns physical path delay uart_rx1/SLICE_0 to uart_rx1/SLICE_8 meets
     40.000ns delay constraint less
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.607ns

 Physical Path Details:

      Data path uart_rx1/SLICE_0 to uart_rx1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525 *1/SLICE_0.CLK to *x1/SLICE_0.Q0 uart_rx1/SLICE_0 (from uart_rx1/UartClk[2])
ROUTE         2   e 0.573 *x1/SLICE_0.Q0 to *1/SLICE_37.D0 uart_rx1/r_Clock_Count_9
CTOF_DEL    ---     0.236 *1/SLICE_37.D0 to *1/SLICE_37.F0 uart_rx1/SLICE_37
ROUTE         7   e 0.573 *1/SLICE_37.F0 to *1/SLICE_38.D0 uart_rx1/n19
CTOF_DEL    ---     0.236 *1/SLICE_38.D0 to *1/SLICE_38.F0 uart_rx1/SLICE_38
ROUTE         1   e 0.573 *1/SLICE_38.F0 to *1/SLICE_40.B0 uart_rx1/n912
CTOF_DEL    ---     0.236 *1/SLICE_40.B0 to *1/SLICE_40.F0 uart_rx1/SLICE_40
ROUTE         1   e 0.208 *1/SLICE_40.F0 to *1/SLICE_40.B1 uart_rx1/n789
CTOF_DEL    ---     0.236 *1/SLICE_40.B1 to *1/SLICE_40.F1 uart_rx1/SLICE_40
ROUTE         9   e 0.573 *1/SLICE_40.F1 to *1/SLICE_8.LSR uart_rx1/n585 (to uart_rx1/UartClk[2])
                  --------
                    3.969   (37.0% logic, 63.0% route), 5 logic levels.

Report:  200.000MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|  200.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_19.Q0   Loads: 28
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 7
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_19.Q0
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 8


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1098 paths, 2 nets, and 360 connections (97.56% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Mon Mar 18 02:48:01 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o UartTest_First_Implementation.tw1 -gui UartTest_First_Implementation_map.ncd UartTest_First_Implementation.prf 
Design file:     UartTest_First_Implementation_map.ncd
Preference file: UartTest_First_Implementation.prf
Device,speed:    LFE5U-85F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            1090 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Rx_Data_R_61  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        uart_rx1/r_Rx_Data_62  (to uart_rx1/UartClk[2] +)

   Delay:               0.222ns  (73.9% logic, 26.1% route), 1 logic levels.

 Constraint Details:

      0.222ns physical path delay uart_rx1/SLICE_31 to uart_rx1/SLICE_31 meets
      0.118ns M_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.104ns

 Physical Path Details:

      Data path uart_rx1/SLICE_31 to uart_rx1/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164 */SLICE_31.CLK to *1/SLICE_31.Q0 uart_rx1/SLICE_31 (from uart_rx1/UartClk[2])
ROUTE         1   e 0.058 *1/SLICE_31.Q0 to *1/SLICE_31.M1 uart_rx1/r_Rx_Data_R (to uart_rx1/UartClk[2])
                  --------
                    0.222   (73.9% logic, 26.1% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_19.Q0   Loads: 28
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 7
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_19.Q0
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 8


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1098 paths, 2 nets, and 360 connections (97.56% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

