<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triSYCL implementation of SYCL: trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">triSYCL implementation of SYCL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetrisycl.html">trisycl</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor.html">vendor</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx.html">xilinx</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap.html">acap</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie.html">aie</a></li><li class="navelem"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a></li><li class="navelem"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html">router_minion</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>A router input port with routing skills.  
 <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion__inherit__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1router__minion_inherit__map" alt="Inheritance graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1router__minion_inherit__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1router__minion_inherit__map">
<area shape="rect" title="A router input port with routing skills." alt="" coords="5,184,211,255"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="7,95,209,136"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="29,5,187,47"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion__coll__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1router__minion_coll__map" alt="Collaboration graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1router__minion_coll__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_3_01AXIStreamGeography_01_4_1_1router__minion_coll__map">
<area shape="rect" title="A router input port with routing skills." alt="" coords="735,196,940,267"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="401,5,603,47"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="50,5,207,47"/>
<area shape="rect" title=" " alt="" coords="109,83,148,110"/>
<area shape="rect" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch" title="An AXI stream switch parameterized with some geographic layout." alt="" coords="393,163,611,219"/>
<area shape="rect" title=" " alt="" coords="418,243,586,299"/>
<area shape="rect" title=" " alt="" coords="435,324,569,365"/>
<area shape="rect" title=" " alt="" coords="397,389,607,460"/>
<area shape="rect" title=" " alt="" coords="409,484,595,525"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="19,145,238,201"/>
<area shape="rect" title=" " alt="" coords="87,225,170,251"/>
<area shape="rect" title=" " alt="" coords="57,275,201,302"/>
<area shape="rect" title=" " alt="" coords="9,327,248,397"/>
<area shape="rect" title=" " alt="" coords="5,421,252,492"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:acf16847bc70e8b073a0707a5dd2a1a48"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> = <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td></tr>
<tr class="separator:acf16847bc70e8b073a0707a5dd2a1a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf16847bc70e8b073a0707a5dd2a1a48"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> = <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td></tr>
<tr class="separator:acf16847bc70e8b073a0707a5dd2a1a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:acc9618592745522938f099001e9cc3c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">join</a> ()</td></tr>
<tr class="memdesc:acc9618592745522938f099001e9cc3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for the fibers to complete.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">More...</a><br /></td></tr>
<tr class="separator:acc9618592745522938f099001e9cc3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bef2ec5d75b431575cb8c57c3fa720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:af7bef2ec5d75b431575cb8c57c3fa720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the router input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">More...</a><br /></td></tr>
<tr class="separator:af7bef2ec5d75b431575cb8c57c3fa720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43503366fb063ec0e624c719d6c1e867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:a43503366fb063ec0e624c719d6c1e867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet on the router input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">More...</a><br /></td></tr>
<tr class="separator:a43503366fb063ec0e624c719d6c1e867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72bf5eeb23c86577b2c8558f4b2dd83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">read</a> () override</td></tr>
<tr class="memdesc:ad72bf5eeb23c86577b2c8558f4b2dd83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">More...</a><br /></td></tr>
<tr class="separator:ad72bf5eeb23c86577b2c8558f4b2dd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59c17bfb85b06b97c62b7a96562ddc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">try_read</a> (<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> &amp;v) override</td></tr>
<tr class="memdesc:ad59c17bfb85b06b97c62b7a96562ddc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">More...</a><br /></td></tr>
<tr class="separator:ad59c17bfb85b06b97c62b7a96562ddc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3082c770a75657042d8306aa66bba0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a2c3082c770a75657042d8306aa66bba0">connect_to</a> (<a class="el" href="group__aie.html#a4ac7e74eeaa5855c63eaa732f1157736">axi_stream_switch::mpl</a> port_dest, std::shared_ptr&lt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a> &gt; dest)</td></tr>
<tr class="memdesc:a2c3082c770a75657042d8306aa66bba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect this routing input to a switch output.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a2c3082c770a75657042d8306aa66bba0">More...</a><br /></td></tr>
<tr class="separator:a2c3082c770a75657042d8306aa66bba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f8c6d1864bef66f1b02cd4fecf7e1e"><td class="memItemLeft" align="right" valign="top">const auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a19f8c6d1864bef66f1b02cd4fecf7e1e">get_master_port_dests</a> ()</td></tr>
<tr class="memdesc:a19f8c6d1864bef66f1b02cd4fecf7e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector of the master ports this router is forwarding.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a19f8c6d1864bef66f1b02cd4fecf7e1e">More...</a><br /></td></tr>
<tr class="separator:a19f8c6d1864bef66f1b02cd4fecf7e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af796685106c2049455ca43ceba06dfeb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af796685106c2049455ca43ceba06dfeb">router_minion</a> (<a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a> &amp;<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a>, <a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;fiber_executor, int <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a>=axi_ss_geo::latency)</td></tr>
<tr class="memdesc:af796685106c2049455ca43ceba06dfeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a router minion on this switch using a fiber executor.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af796685106c2049455ca43ceba06dfeb">More...</a><br /></td></tr>
<tr class="separator:af796685106c2049455ca43ceba06dfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433811e1671cf658a73145116bfd6c6b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a433811e1671cf658a73145116bfd6c6b">~router_minion</a> () override</td></tr>
<tr class="memdesc:a433811e1671cf658a73145116bfd6c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor handling the correct infrastructure shutdown.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a433811e1671cf658a73145116bfd6c6b">More...</a><br /></td></tr>
<tr class="separator:a433811e1671cf658a73145116bfd6c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9618592745522938f099001e9cc3c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">join</a> ()</td></tr>
<tr class="memdesc:acc9618592745522938f099001e9cc3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for the fibers to complete.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">More...</a><br /></td></tr>
<tr class="separator:acc9618592745522938f099001e9cc3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bef2ec5d75b431575cb8c57c3fa720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:af7bef2ec5d75b431575cb8c57c3fa720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the router input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">More...</a><br /></td></tr>
<tr class="separator:af7bef2ec5d75b431575cb8c57c3fa720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43503366fb063ec0e624c719d6c1e867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:a43503366fb063ec0e624c719d6c1e867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet on the router input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a43503366fb063ec0e624c719d6c1e867">More...</a><br /></td></tr>
<tr class="separator:a43503366fb063ec0e624c719d6c1e867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72bf5eeb23c86577b2c8558f4b2dd83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">read</a> () override</td></tr>
<tr class="memdesc:ad72bf5eeb23c86577b2c8558f4b2dd83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad72bf5eeb23c86577b2c8558f4b2dd83">More...</a><br /></td></tr>
<tr class="separator:ad72bf5eeb23c86577b2c8558f4b2dd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59c17bfb85b06b97c62b7a96562ddc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">try_read</a> (<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> &amp;v) override</td></tr>
<tr class="memdesc:ad59c17bfb85b06b97c62b7a96562ddc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#ad59c17bfb85b06b97c62b7a96562ddc5">More...</a><br /></td></tr>
<tr class="separator:ad59c17bfb85b06b97c62b7a96562ddc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3082c770a75657042d8306aa66bba0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a2c3082c770a75657042d8306aa66bba0">connect_to</a> (<a class="el" href="group__aie.html#a4ac7e74eeaa5855c63eaa732f1157736">axi_stream_switch::mpl</a> port_dest, std::shared_ptr&lt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a> &gt; dest)</td></tr>
<tr class="memdesc:a2c3082c770a75657042d8306aa66bba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect this routing input to a switch output.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a2c3082c770a75657042d8306aa66bba0">More...</a><br /></td></tr>
<tr class="separator:a2c3082c770a75657042d8306aa66bba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f8c6d1864bef66f1b02cd4fecf7e1e"><td class="memItemLeft" align="right" valign="top">const auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a19f8c6d1864bef66f1b02cd4fecf7e1e">get_master_port_dests</a> ()</td></tr>
<tr class="memdesc:a19f8c6d1864bef66f1b02cd4fecf7e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector of the master ports this router is forwarding.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a19f8c6d1864bef66f1b02cd4fecf7e1e">More...</a><br /></td></tr>
<tr class="separator:a19f8c6d1864bef66f1b02cd4fecf7e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af796685106c2049455ca43ceba06dfeb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af796685106c2049455ca43ceba06dfeb">router_minion</a> (<a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a> &amp;<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a>, <a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;fiber_executor, int <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a>=axi_ss_geo::latency)</td></tr>
<tr class="memdesc:af796685106c2049455ca43ceba06dfeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a router minion on this switch using a fiber executor.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af796685106c2049455ca43ceba06dfeb">More...</a><br /></td></tr>
<tr class="separator:af796685106c2049455ca43ceba06dfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433811e1671cf658a73145116bfd6c6b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a433811e1671cf658a73145116bfd6c6b">~router_minion</a> () override</td></tr>
<tr class="memdesc:a433811e1671cf658a73145116bfd6c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor handling the correct infrastructure shutdown.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a433811e1671cf658a73145116bfd6c6b">More...</a><br /></td></tr>
<tr class="separator:a433811e1671cf658a73145116bfd6c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">trisycl::vendor::xilinx::acap::aie::communicator_port</a></td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a1678769794312db5ce226cdb444c9c09"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a></td></tr>
<tr class="memdesc:a1678769794312db5ce226cdb444c9c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router ingress capacity queue.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">More...</a><br /></td></tr>
<tr class="separator:a1678769794312db5ce226cdb444c9c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883a393bd7a0236c5566b66de8d03292"><td class="memItemLeft" align="right" valign="top">boost::fibers::buffered_channel&lt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a> { static_cast&lt;std::size_t&gt;(<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a>) }</td></tr>
<tr class="memdesc:a883a393bd7a0236c5566b66de8d03292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ingress packet queue.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">More...</a><br /></td></tr>
<tr class="separator:a883a393bd7a0236c5566b66de8d03292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1414f6821da09a7915f8c276d186cb01"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="group__aie.html#a4ac7e74eeaa5855c63eaa732f1157736">axi_stream_switch::mpl</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">mpl_outputs</a></td></tr>
<tr class="memdesc:a1414f6821da09a7915f8c276d186cb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ids of the outputs port the router minion has to forward to. Used by introspection to track current routing configuration.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">More...</a><br /></td></tr>
<tr class="separator:a1414f6821da09a7915f8c276d186cb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33fcc7a06f20ad8dcd5b9ac3af84227c"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::shared_ptr&lt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a33fcc7a06f20ad8dcd5b9ac3af84227c">outputs</a></td></tr>
<tr class="memdesc:a33fcc7a06f20ad8dcd5b9ac3af84227c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The outputs the router minion has to forward to.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a33fcc7a06f20ad8dcd5b9ac3af84227c">More...</a><br /></td></tr>
<tr class="separator:a33fcc7a06f20ad8dcd5b9ac3af84227c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2f778fefa84af8517645a25b40eadc"><td class="memItemLeft" align="right" valign="top">std::vector&lt;<a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html#aa422ef7a09773cd553c395749c38cbd1">::trisycl::detail::fiber_pool::future</a>&lt; void &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">futures</a></td></tr>
<tr class="memdesc:a4c2f778fefa84af8517645a25b40eadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">To shepherd the routing fibers.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">More...</a><br /></td></tr>
<tr class="separator:a4c2f778fefa84af8517645a25b40eadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f77407894e35e7599a323f37e12cf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a></td></tr>
<tr class="memdesc:a10f77407894e35e7599a323f37e12cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep track of the AXI stream switch owning this port for debugging.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">More...</a><br /></td></tr>
<tr class="separator:a10f77407894e35e7599a323f37e12cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename AXIStreamGeography&gt;<br />
class trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion</div><p >A router input port with routing skills. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00061">61</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="acf16847bc70e8b073a0707a5dd2a1a48" name="acf16847bc70e8b073a0707a5dd2a1a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf16847bc70e8b073a0707a5dd2a1a48">&#9670;&nbsp;</a></span>value_type <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::value_type =  <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00095">95</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

</div>
</div>
<a id="acf16847bc70e8b073a0707a5dd2a1a48" name="acf16847bc70e8b073a0707a5dd2a1a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf16847bc70e8b073a0707a5dd2a1a48">&#9670;&nbsp;</a></span>value_type <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::value_type =  <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00095">95</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af796685106c2049455ca43ceba06dfeb" name="af796685106c2049455ca43ceba06dfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af796685106c2049455ca43ceba06dfeb">&#9670;&nbsp;</a></span>router_minion() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::router_minion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a> &amp;&#160;</td>
          <td class="paramname"><em>axi_ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;&#160;</td>
          <td class="paramname"><em>fiber_executor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>capacity</em> = <code>axi_ss_geo::latency</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a router minion on this switch using a fiber executor. </p>
<p >Use a fiber as a data mover from the input queue</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00166">166</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  169</span>      : <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a> }</div>
<div class="line"><span class="lineno">  170</span>      , <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a> }</div>
<div class="line"><span class="lineno">  171</span>    {<span class="comment"></span></div>
<div class="line"><span class="lineno">  172</span><span class="comment">      /// Use a fiber as a data mover from the input queue</span></div>
<div class="line"><span class="lineno">  173</span><span class="comment"></span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">futures</a>.push_back(fiber_executor.<a class="code hl_function" href="classtrisycl_1_1detail_1_1fiber__pool.html#a3be4d7f3dc899bd1bea94e6dafe33be6">submit</a>([&amp;] {</div>
<div class="line"><span class="lineno">  174</span>         TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  175</span>                        &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  176</span>                        &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  177</span>                        &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  178</span>                        &lt;&lt; <span class="stringliteral">&quot; starting with buffered_channel &quot;</span> &lt;&lt; &amp;c);</div>
<div class="line"><span class="lineno">  179</span>          for (;;) {</div>
<div class="line"><span class="lineno">  180</span>            TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  181</span>                           &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  182</span>                           &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  183</span>                           &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  184</span>                           &lt;&lt; <span class="stringliteral">&quot; reading from buffered_channel &quot;</span></div>
<div class="line"><span class="lineno">  185</span>                           &lt;&lt; &amp;c &lt;&lt; <span class="stringliteral">&quot; ...&quot;</span>);</div>
<div class="line"><span class="lineno">  186</span>            auto v = c.value_pop();</div>
<div class="line"><span class="lineno">  187</span>            if (v.shutdown_request)</div>
<div class="line"><span class="lineno">  188</span>              <span class="comment">// End the execution on shutdown packet reception</span></div>
<div class="line"><span class="lineno">  189</span>              break;</div>
<div class="line"><span class="lineno">  190</span>            TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  191</span>                           &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  192</span>                           &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  193</span>                           &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  194</span>                           &lt;&lt; <span class="stringliteral">&quot; routing data value &quot;</span> &lt;&lt; v.data</div>
<div class="line"><span class="lineno">  195</span>                           &lt;&lt; <span class="stringliteral">&quot; received from buffered_channel &quot;</span> &lt;&lt; &amp;c);</div>
<div class="line"><span class="lineno">  196</span>            <span class="comment">// The routing itself is a blocking write on each output</span></div>
<div class="line"><span class="lineno">  197</span>            for (auto &amp;o : outputs) {</div>
<div class="line"><span class="lineno">  198</span>              TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  199</span>                             &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  200</span>                             &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  201</span>                             &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  202</span>                             &lt;&lt; <span class="stringliteral">&quot; forwarding to router_minion &quot;</span> &lt;&lt; o.get());</div>
<div class="line"><span class="lineno">  203</span>               o-&gt;write(v);</div>
<div class="line"><span class="lineno">  204</span>            }</div>
<div class="line"><span class="lineno">  205</span>          }</div>
<div class="line"><span class="lineno">  206</span>          <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  207</span>                         &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a></div>
<div class="line"><span class="lineno">  208</span>                         &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  209</span>                         &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  210</span>                         &lt;&lt; <span class="stringliteral">&quot; shutting down&quot;</span>);</div>
<div class="line"><span class="lineno">  211</span>      }));</div>
<div class="line"><span class="lineno">  212</span>    }</div>
<div class="ttc" id="aclasstrisycl_1_1detail_1_1fiber__pool_html_a3be4d7f3dc899bd1bea94e6dafe33be6"><div class="ttname"><a href="classtrisycl_1_1detail_1_1fiber__pool.html#a3be4d7f3dc899bd1bea94e6dafe33be6">trisycl::detail::fiber_pool::submit</a></div><div class="ttdeci">auto submit(Callable &amp;&amp;work)</div><div class="ttdoc">Submit some work on a new fiber.</div><div class="ttdef"><b>Definition:</b> <a href="fiber__pool_8hpp_source.html#l00119">fiber_pool.hpp:119</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_a10f77407894e35e7599a323f37e12cf4"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::axi_ss</a></div><div class="ttdeci">axi_stream_switch &amp; axi_ss</div><div class="ttdoc">Keep track of the AXI stream switch owning this port for debugging.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">axi_stream_switch.hpp:83</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_a1678769794312db5ce226cdb444c9c09"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::capacity</a></div><div class="ttdeci">const int capacity</div><div class="ttdoc">Router ingress capacity queue.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00064">axi_stream_switch.hpp:64</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_a4c2f778fefa84af8517645a25b40eadc"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::futures</a></div><div class="ttdeci">std::vector&lt;::trisycl::detail::fiber_pool::future&lt; void &gt; &gt; futures</div><div class="ttdoc">To shepherd the routing fibers.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00080">axi_stream_switch.hpp:80</a></div></div>
<div class="ttc" id="agroup__aie_html_a0bac5d3d0a288e5e9d5188632daa6578"><div class="ttname"><a href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::x_coordinate</a></div><div class="ttdeci">int x_coordinate</div><div class="ttdoc">Keep the horizontal coordinate for debug purpose.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">axi_stream_switch.hpp:363</a></div></div>
<div class="ttc" id="agroup__aie_html_a3c475cc0071b6f0feaaa117368910de2"><div class="ttname"><a href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::y_coordinate</a></div><div class="ttdeci">int y_coordinate</div><div class="ttdoc">Keep the vertical coordinate for debug purpose.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">axi_stream_switch.hpp:366</a></div></div>
<div class="ttc" id="atriSYCL_2detail_2debug_8hpp_html_a7d15187cc29c2a3ec4ad62acccaa242e"><div class="ttname"><a href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a></div><div class="ttdeci">#define TRISYCL_DUMP_T(expression)</div><div class="ttdoc">Same as TRISYCL_DUMP() but with thread id first.</div><div class="ttdef"><b>Definition:</b> <a href="triSYCL_2detail_2debug_8hpp_source.html#l00047">debug.hpp:47</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00080">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::futures</a>, <a class="el" href="fiber__pool_8hpp_source.html#l00119">trisycl::detail::fiber_pool::submit()</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph">
<area shape="rect" title="Create a router minion on this switch using a fiber executor." alt="" coords="5,5,167,76"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1fiber__pool.html#a3be4d7f3dc899bd1bea94e6dafe33be6" title="Submit some work on a new fiber." alt="" coords="215,20,344,61"/>
</map>
</div>

</div>
</div>
<a id="a433811e1671cf658a73145116bfd6c6b" name="a433811e1671cf658a73145116bfd6c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433811e1671cf658a73145116bfd6c6b">&#9670;&nbsp;</a></span>~router_minion() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::~router_minion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Destructor handling the correct infrastructure shutdown. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00216">216</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  216</span>                              {</div>
<div class="line"><span class="lineno">  217</span>      <span class="comment">// Send a special packet to shutdown the routing process</span></div>
<div class="line"><span class="lineno">  218</span>      <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">write</a>(<a class="code hl_variable" href="group__aie.html#a65af5063257e71e1f1dbce0baa95717a">axi_packet::shutdown</a>);</div>
<div class="line"><span class="lineno">  219</span>      <span class="comment">// Wait for shutdown to avoid calling std::terminate on destruction...</span></div>
<div class="line"><span class="lineno">  220</span>      <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">join</a>();</div>
<div class="line"><span class="lineno">  221</span>    }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_acc9618592745522938f099001e9cc3c8"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::join</a></div><div class="ttdeci">void join()</div><div class="ttdoc">Wait for the fibers to complete.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00086">axi_stream_switch.hpp:86</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_af7bef2ec5d75b431575cb8c57c3fa720"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::write</a></div><div class="ttdeci">void write(const axi_packet &amp;v) override</div><div class="ttdoc">Enqueue a packet on the router input.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00099">axi_stream_switch.hpp:99</a></div></div>
<div class="ttc" id="agroup__aie_html_a65af5063257e71e1f1dbce0baa95717a"><div class="ttname"><a href="group__aie.html#a65af5063257e71e1f1dbce0baa95717a">trisycl::vendor::xilinx::acap::aie::axi_packet::shutdown</a></div><div class="ttdeci">static const shutdown_t shutdown</div><div class="ttdoc">Marker value used to construct a packet asking for shutdown.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00041">connection.hpp:41</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00041">trisycl::vendor::xilinx::acap::aie::axi_packet::shutdown</a>.</p>

</div>
</div>
<a id="af796685106c2049455ca43ceba06dfeb" name="af796685106c2049455ca43ceba06dfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af796685106c2049455ca43ceba06dfeb">&#9670;&nbsp;</a></span>router_minion() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::router_minion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a> &amp;&#160;</td>
          <td class="paramname"><em>axi_ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;&#160;</td>
          <td class="paramname"><em>fiber_executor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>capacity</em> = <code>axi_ss_geo::latency</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a router minion on this switch using a fiber executor. </p>
<p >Use a fiber as a data mover from the input queue</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00166">166</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  169</span>      : <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a> }</div>
<div class="line"><span class="lineno">  170</span>      , <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">axi_ss</a> }</div>
<div class="line"><span class="lineno">  171</span>    {<span class="comment"></span></div>
<div class="line"><span class="lineno">  172</span><span class="comment">      /// Use a fiber as a data mover from the input queue</span></div>
<div class="line"><span class="lineno">  173</span><span class="comment"></span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">futures</a>.push_back(fiber_executor.<a class="code hl_function" href="classtrisycl_1_1detail_1_1fiber__pool.html#a3be4d7f3dc899bd1bea94e6dafe33be6">submit</a>([&amp;] {</div>
<div class="line"><span class="lineno">  174</span>         TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  175</span>                        &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  176</span>                        &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  177</span>                        &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  178</span>                        &lt;&lt; <span class="stringliteral">&quot; starting with buffered_channel &quot;</span> &lt;&lt; &amp;c);</div>
<div class="line"><span class="lineno">  179</span>          for (;;) {</div>
<div class="line"><span class="lineno">  180</span>            TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  181</span>                           &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  182</span>                           &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  183</span>                           &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  184</span>                           &lt;&lt; <span class="stringliteral">&quot; reading from buffered_channel &quot;</span></div>
<div class="line"><span class="lineno">  185</span>                           &lt;&lt; &amp;c &lt;&lt; <span class="stringliteral">&quot; ...&quot;</span>);</div>
<div class="line"><span class="lineno">  186</span>            auto v = c.value_pop();</div>
<div class="line"><span class="lineno">  187</span>            if (v.shutdown_request)</div>
<div class="line"><span class="lineno">  188</span>              <span class="comment">// End the execution on shutdown packet reception</span></div>
<div class="line"><span class="lineno">  189</span>              break;</div>
<div class="line"><span class="lineno">  190</span>            TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  191</span>                           &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  192</span>                           &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  193</span>                           &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  194</span>                           &lt;&lt; <span class="stringliteral">&quot; routing data value &quot;</span> &lt;&lt; v.data</div>
<div class="line"><span class="lineno">  195</span>                           &lt;&lt; <span class="stringliteral">&quot; received from buffered_channel &quot;</span> &lt;&lt; &amp;c);</div>
<div class="line"><span class="lineno">  196</span>            <span class="comment">// The routing itself is a blocking write on each output</span></div>
<div class="line"><span class="lineno">  197</span>            for (auto &amp;o : outputs) {</div>
<div class="line"><span class="lineno">  198</span>              TRISYCL_DUMP_T(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; this &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  199</span>                             &lt;&lt; router_minion::axi_ss.x_coordinate</div>
<div class="line"><span class="lineno">  200</span>                             &lt;&lt; <span class="stringliteral">&#39;,&#39;</span> &lt;&lt; router_minion::axi_ss.y_coordinate</div>
<div class="line"><span class="lineno">  201</span>                             &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  202</span>                             &lt;&lt; <span class="stringliteral">&quot; forwarding to router_minion &quot;</span> &lt;&lt; o.get());</div>
<div class="line"><span class="lineno">  203</span>               o-&gt;write(v);</div>
<div class="line"><span class="lineno">  204</span>            }</div>
<div class="line"><span class="lineno">  205</span>          }</div>
<div class="line"><span class="lineno">  206</span>          <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  207</span>                         &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a></div>
<div class="line"><span class="lineno">  208</span>                         &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  209</span>                         &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  210</span>                         &lt;&lt; <span class="stringliteral">&quot; shutting down&quot;</span>);</div>
<div class="line"><span class="lineno">  211</span>      }));</div>
<div class="line"><span class="lineno">  212</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00080">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::futures</a>, <a class="el" href="fiber__pool_8hpp_source.html#l00119">trisycl::detail::fiber_pool::submit()</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_af796685106c2049455ca43ceba06dfeb_cgraph">
<area shape="rect" title="Create a router minion on this switch using a fiber executor." alt="" coords="5,5,167,76"/>
<area shape="rect" href="classtrisycl_1_1detail_1_1fiber__pool.html#a3be4d7f3dc899bd1bea94e6dafe33be6" title="Submit some work on a new fiber." alt="" coords="215,20,344,61"/>
</map>
</div>

</div>
</div>
<a id="a433811e1671cf658a73145116bfd6c6b" name="a433811e1671cf658a73145116bfd6c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433811e1671cf658a73145116bfd6c6b">&#9670;&nbsp;</a></span>~router_minion() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::~router_minion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Destructor handling the correct infrastructure shutdown. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00216">216</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  216</span>                              {</div>
<div class="line"><span class="lineno">  217</span>      <span class="comment">// Send a special packet to shutdown the routing process</span></div>
<div class="line"><span class="lineno">  218</span>      <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#af7bef2ec5d75b431575cb8c57c3fa720">write</a>(<a class="code hl_variable" href="group__aie.html#a65af5063257e71e1f1dbce0baa95717a">axi_packet::shutdown</a>);</div>
<div class="line"><span class="lineno">  219</span>      <span class="comment">// Wait for shutdown to avoid calling std::terminate on destruction...</span></div>
<div class="line"><span class="lineno">  220</span>      <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acc9618592745522938f099001e9cc3c8">join</a>();</div>
<div class="line"><span class="lineno">  221</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00041">trisycl::vendor::xilinx::acap::aie::axi_packet::shutdown</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2c3082c770a75657042d8306aa66bba0" name="a2c3082c770a75657042d8306aa66bba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3082c770a75657042d8306aa66bba0">&#9670;&nbsp;</a></span>connect_to() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::connect_to </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#a4ac7e74eeaa5855c63eaa732f1157736">axi_stream_switch::mpl</a>&#160;</td>
          <td class="paramname"><em>port_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::shared_ptr&lt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a> &gt;&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Connect this routing input to a switch output. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00147">147</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  148</span>                                                           {</div>
<div class="line"><span class="lineno">  149</span>      <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;connect_to router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  150</span>                     &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a></div>
<div class="line"><span class="lineno">  151</span>                     &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  152</span>                     &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  153</span>                     &lt;&lt; <span class="stringliteral">&quot; to dest &quot;</span> &lt;&lt; &amp;*dest);</div>
<div class="line"><span class="lineno">  154</span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">mpl_outputs</a>.push_back(port_dest);</div>
<div class="line"><span class="lineno">  155</span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a33fcc7a06f20ad8dcd5b9ac3af84227c">outputs</a>.push_back(dest);</div>
<div class="line"><span class="lineno">  156</span>    }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_a1414f6821da09a7915f8c276d186cb01"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::mpl_outputs</a></div><div class="ttdeci">std::vector&lt; axi_stream_switch::mpl &gt; mpl_outputs</div><div class="ttdoc">The ids of the outputs port the router minion has to forward to. Used by introspection to track curre...</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00072">axi_stream_switch.hpp:72</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_a33fcc7a06f20ad8dcd5b9ac3af84227c"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a33fcc7a06f20ad8dcd5b9ac3af84227c">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::outputs</a></div><div class="ttdeci">std::vector&lt; std::shared_ptr&lt; communicator_port &gt; &gt; outputs</div><div class="ttdoc">The outputs the router minion has to forward to.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00077">axi_stream_switch.hpp:77</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00072">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::mpl_outputs</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00077">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::outputs</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>

</div>
</div>
<a id="a2c3082c770a75657042d8306aa66bba0" name="a2c3082c770a75657042d8306aa66bba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3082c770a75657042d8306aa66bba0">&#9670;&nbsp;</a></span>connect_to() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::connect_to </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#a4ac7e74eeaa5855c63eaa732f1157736">axi_stream_switch::mpl</a>&#160;</td>
          <td class="paramname"><em>port_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::shared_ptr&lt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a> &gt;&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Connect this routing input to a switch output. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00147">147</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  148</span>                                                           {</div>
<div class="line"><span class="lineno">  149</span>      <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;connect_to router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  150</span>                     &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a></div>
<div class="line"><span class="lineno">  151</span>                     &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  152</span>                     &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  153</span>                     &lt;&lt; <span class="stringliteral">&quot; to dest &quot;</span> &lt;&lt; &amp;*dest);</div>
<div class="line"><span class="lineno">  154</span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">mpl_outputs</a>.push_back(port_dest);</div>
<div class="line"><span class="lineno">  155</span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a33fcc7a06f20ad8dcd5b9ac3af84227c">outputs</a>.push_back(dest);</div>
<div class="line"><span class="lineno">  156</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00072">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::mpl_outputs</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00077">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::outputs</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>

</div>
</div>
<a id="a19f8c6d1864bef66f1b02cd4fecf7e1e" name="a19f8c6d1864bef66f1b02cd4fecf7e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f8c6d1864bef66f1b02cd4fecf7e1e">&#9670;&nbsp;</a></span>get_master_port_dests() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const auto &amp; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::get_master_port_dests </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector of the master ports this router is forwarding. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00160">160</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  160</span>                                        {</div>
<div class="line"><span class="lineno">  161</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">mpl_outputs</a>;</div>
<div class="line"><span class="lineno">  162</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00072">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::mpl_outputs</a>.</p>

</div>
</div>
<a id="a19f8c6d1864bef66f1b02cd4fecf7e1e" name="a19f8c6d1864bef66f1b02cd4fecf7e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f8c6d1864bef66f1b02cd4fecf7e1e">&#9670;&nbsp;</a></span>get_master_port_dests() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const auto &amp; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::get_master_port_dests </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector of the master ports this router is forwarding. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00160">160</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  160</span>                                        {</div>
<div class="line"><span class="lineno">  161</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1414f6821da09a7915f8c276d186cb01">mpl_outputs</a>;</div>
<div class="line"><span class="lineno">  162</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00072">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::mpl_outputs</a>.</p>

</div>
</div>
<a id="acc9618592745522938f099001e9cc3c8" name="acc9618592745522938f099001e9cc3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9618592745522938f099001e9cc3c8">&#9670;&nbsp;</a></span>join() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::join </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Wait for the fibers to complete. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00086">86</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   86</span>                {</div>
<div class="line"><span class="lineno">   87</span>      <span class="comment">// Wait on all the fibers to finish</span></div>
<div class="line"><span class="lineno">   88</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;f : <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">futures</a>)</div>
<div class="line"><span class="lineno">   89</span>        <span class="comment">// Get the value of the future, to get an exception if any</span></div>
<div class="line"><span class="lineno">   90</span>        f.get();</div>
<div class="line"><span class="lineno">   91</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00080">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::futures</a>.</p>

</div>
</div>
<a id="acc9618592745522938f099001e9cc3c8" name="acc9618592745522938f099001e9cc3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9618592745522938f099001e9cc3c8">&#9670;&nbsp;</a></span>join() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::join </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Wait for the fibers to complete. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00086">86</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   86</span>                {</div>
<div class="line"><span class="lineno">   87</span>      <span class="comment">// Wait on all the fibers to finish</span></div>
<div class="line"><span class="lineno">   88</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;f : <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a4c2f778fefa84af8517645a25b40eadc">futures</a>)</div>
<div class="line"><span class="lineno">   89</span>        <span class="comment">// Get the value of the future, to get an exception if any</span></div>
<div class="line"><span class="lineno">   90</span>        f.get();</div>
<div class="line"><span class="lineno">   91</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00080">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::futures</a>.</p>

</div>
</div>
<a id="ad72bf5eeb23c86577b2c8558f4b2dd83" name="ad72bf5eeb23c86577b2c8558f4b2dd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72bf5eeb23c86577b2c8558f4b2dd83">&#9670;&nbsp;</a></span>read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read to a core input port. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00121">121</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  121</span>                               {</div>
<div class="line"><span class="lineno">  122</span>      <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  123</span>                     &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a></div>
<div class="line"><span class="lineno">  124</span>                     &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  125</span>                     &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  126</span>                     &lt;&lt; <span class="stringliteral">&quot; reading from buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a> &lt;&lt; <span class="stringliteral">&quot; ...&quot;</span>);</div>
<div class="line"><span class="lineno">  127</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.value_pop().data;</div>
<div class="line"><span class="lineno">  128</span>    }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion_html_a883a393bd7a0236c5566b66de8d03292"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">trisycl::vendor::xilinx::acap::aie::axi_stream_switch::router_minion::c</a></div><div class="ttdeci">boost::fibers::buffered_channel&lt; axi_packet &gt; c</div><div class="ttdoc">Ingress packet queue.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00067">axi_stream_switch.hpp:68</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>

</div>
</div>
<a id="ad72bf5eeb23c86577b2c8558f4b2dd83" name="ad72bf5eeb23c86577b2c8558f4b2dd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72bf5eeb23c86577b2c8558f4b2dd83">&#9670;&nbsp;</a></span>read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read to a core input port. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00121">121</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  121</span>                               {</div>
<div class="line"><span class="lineno">  122</span>      <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  123</span>                     &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a></div>
<div class="line"><span class="lineno">  124</span>                     &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  125</span>                     &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  126</span>                     &lt;&lt; <span class="stringliteral">&quot; reading from buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a> &lt;&lt; <span class="stringliteral">&quot; ...&quot;</span>);</div>
<div class="line"><span class="lineno">  127</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.value_pop().data;</div>
<div class="line"><span class="lineno">  128</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>

</div>
</div>
<a id="ad59c17bfb85b06b97c62b7a96562ddc5" name="ad59c17bfb85b06b97c62b7a96562ddc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c17bfb85b06b97c62b7a96562ddc5">&#9670;&nbsp;</a></span>try_read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read to a core input port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00135">135</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  135</span>                                          {</div>
<div class="line"><span class="lineno">  136</span>      axi_packet <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>;</div>
<div class="line"><span class="lineno">  137</span> </div>
<div class="line"><span class="lineno">  138</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.try_pop(<a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>) == boost::fibers::channel_op_status::success) {</div>
<div class="line"><span class="lineno">  139</span>        v = <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>.data;</div>
<div class="line"><span class="lineno">  140</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  141</span>      }</div>
<div class="line"><span class="lineno">  142</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  143</span>    }</div>
<div class="ttc" id="aopencl__spir_8h_html_a1baa6eb49c37d5aba9ba4a6837438355"><div class="ttname"><a href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a></div><div class="ttdeci">char2 const __global char * p</div><div class="ttdef"><b>Definition:</b> <a href="opencl__spir_8h_source.html#l04827">opencl_spir.h:4827</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>, and <a class="el" href="opencl__spir_8h_source.html#l04827">p</a>.</p>

</div>
</div>
<a id="ad59c17bfb85b06b97c62b7a96562ddc5" name="ad59c17bfb85b06b97c62b7a96562ddc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c17bfb85b06b97c62b7a96562ddc5">&#9670;&nbsp;</a></span>try_read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#acf16847bc70e8b073a0707a5dd2a1a48">value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read to a core input port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00135">135</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  135</span>                                          {</div>
<div class="line"><span class="lineno">  136</span>      axi_packet <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>;</div>
<div class="line"><span class="lineno">  137</span> </div>
<div class="line"><span class="lineno">  138</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.try_pop(<a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>) == boost::fibers::channel_op_status::success) {</div>
<div class="line"><span class="lineno">  139</span>        v = <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>.data;</div>
<div class="line"><span class="lineno">  140</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  141</span>      }</div>
<div class="line"><span class="lineno">  142</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  143</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>, and <a class="el" href="opencl__spir_8h_source.html#l04827">p</a>.</p>

</div>
</div>
<a id="a43503366fb063ec0e624c719d6c1e867" name="a43503366fb063ec0e624c719d6c1e867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43503366fb063ec0e624c719d6c1e867">&#9670;&nbsp;</a></span>try_write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to enqueue a packet on the router input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00115">115</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  115</span>                                                 {</div>
<div class="line"><span class="lineno">  116</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.try_push(v) != boost::fibers::channel_op_status::full;</div>
<div class="line"><span class="lineno">  117</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>.</p>

</div>
</div>
<a id="a43503366fb063ec0e624c719d6c1e867" name="a43503366fb063ec0e624c719d6c1e867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43503366fb063ec0e624c719d6c1e867">&#9670;&nbsp;</a></span>try_write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to enqueue a packet on the router input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00115">115</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  115</span>                                                 {</div>
<div class="line"><span class="lineno">  116</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.try_push(v) != boost::fibers::channel_op_status::full;</div>
<div class="line"><span class="lineno">  117</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>.</p>

</div>
</div>
<a id="af7bef2ec5d75b431575cb8c57c3fa720" name="af7bef2ec5d75b431575cb8c57c3fa720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bef2ec5d75b431575cb8c57c3fa720">&#9670;&nbsp;</a></span>write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a packet on the router input. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000014">Todo:</a></b></dt><dd>Clean up the API to separate data from signaling </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000015">Todo:</a></b></dt><dd>separate debug from shutdown case </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00099">99</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   99</span>                                             {<span class="comment"></span></div>
<div class="line"><span class="lineno">  100</span><span class="comment">      /// \todo separate debug from shutdown case</span></div>
<div class="line"><span class="lineno">  101</span><span class="comment"></span>      <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span></div>
<div class="line"><span class="lineno">  102</span>                     &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a> &lt;&lt; <span class="charliteral">&#39;,&#39;</span></div>
<div class="line"><span class="lineno">  103</span>                     &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  104</span>                     &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  105</span>                     &lt;&lt; <span class="stringliteral">&quot; write data value &quot;</span> &lt;&lt; v.data</div>
<div class="line"><span class="lineno">  106</span>                     &lt;&lt; <span class="stringliteral">&quot; to buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>);</div>
<div class="line"><span class="lineno">  107</span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.push(v);</div>
<div class="line"><span class="lineno">  108</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00044">trisycl::vendor::xilinx::acap::aie::axi_packet::data</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>

</div>
</div>
<a id="af7bef2ec5d75b431575cb8c57c3fa720" name="af7bef2ec5d75b431575cb8c57c3fa720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bef2ec5d75b431575cb8c57c3fa720">&#9670;&nbsp;</a></span>write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a packet on the router input. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000284">Todo:</a></b></dt><dd>Clean up the API to separate data from signaling </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000285">Todo:</a></b></dt><dd>separate debug from shutdown case </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00099">99</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   99</span>                                             {<span class="comment"></span></div>
<div class="line"><span class="lineno">  100</span><span class="comment">      /// \todo separate debug from shutdown case</span></div>
<div class="line"><span class="lineno">  101</span><span class="comment"></span>      <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<span class="stringliteral">&quot;router_minion &quot;</span> &lt;&lt; <span class="keyword">this</span></div>
<div class="line"><span class="lineno">  102</span>                     &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a0bac5d3d0a288e5e9d5188632daa6578">x_coordinate</a> &lt;&lt; <span class="charliteral">&#39;,&#39;</span></div>
<div class="line"><span class="lineno">  103</span>                     &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a10f77407894e35e7599a323f37e12cf4">router_minion::axi_ss</a>.<a class="code hl_variable" href="group__aie.html#a3c475cc0071b6f0feaaa117368910de2">y_coordinate</a></div>
<div class="line"><span class="lineno">  104</span>                     &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  105</span>                     &lt;&lt; <span class="stringliteral">&quot; write data value &quot;</span> &lt;&lt; v.data</div>
<div class="line"><span class="lineno">  106</span>                     &lt;&lt; <span class="stringliteral">&quot; to buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>);</div>
<div class="line"><span class="lineno">  107</span>      <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a883a393bd7a0236c5566b66de8d03292">c</a>.push(v);</div>
<div class="line"><span class="lineno">  108</span>    }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00068">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::c</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00044">trisycl::vendor::xilinx::acap::aie::axi_packet::data</a>, <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00363">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::x_coordinate</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00366">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::y_coordinate</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a10f77407894e35e7599a323f37e12cf4" name="a10f77407894e35e7599a323f37e12cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f77407894e35e7599a323f37e12cf4">&#9670;&nbsp;</a></span>axi_ss</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">axi_stream_switch</a> &amp; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::axi_ss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Keep track of the AXI stream switch owning this port for debugging. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00083">83</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00147">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::connect_to()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00121">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00166">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::router_minion()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00099">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::write()</a>.</p>

</div>
</div>
<a id="a883a393bd7a0236c5566b66de8d03292" name="a883a393bd7a0236c5566b66de8d03292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883a393bd7a0236c5566b66de8d03292">&#9670;&nbsp;</a></span>c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">boost::fibers::buffered_channel&lt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &gt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::c { static_cast&lt;std::size_t&gt;(<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch_1_1router__minion.html#a1678769794312db5ce226cdb444c9c09">capacity</a>) }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ingress packet queue. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00067">67</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00121">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00135">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::try_read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00115">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::try_write()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00099">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::write()</a>.</p>

</div>
</div>
<a id="a1678769794312db5ce226cdb444c9c09" name="a1678769794312db5ce226cdb444c9c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1678769794312db5ce226cdb444c9c09">&#9670;&nbsp;</a></span>capacity</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::capacity</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Router ingress capacity queue. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00064">64</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

</div>
</div>
<a id="a4c2f778fefa84af8517645a25b40eadc" name="a4c2f778fefa84af8517645a25b40eadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2f778fefa84af8517645a25b40eadc">&#9670;&nbsp;</a></span>futures</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html#aa422ef7a09773cd553c395749c38cbd1">::trisycl::detail::fiber_pool::future</a>&lt; void &gt; &gt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::futures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>To shepherd the routing fibers. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00080">80</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00086">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::join()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00166">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::router_minion()</a>.</p>

</div>
</div>
<a id="a1414f6821da09a7915f8c276d186cb01" name="a1414f6821da09a7915f8c276d186cb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1414f6821da09a7915f8c276d186cb01">&#9670;&nbsp;</a></span>mpl_outputs</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="group__aie.html#a4ac7e74eeaa5855c63eaa732f1157736">axi_stream_switch::mpl</a> &gt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::mpl_outputs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ids of the outputs port the router minion has to forward to. Used by introspection to track current routing configuration. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00072">72</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00147">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::connect_to()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00160">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::get_master_port_dests()</a>.</p>

</div>
</div>
<a id="a33fcc7a06f20ad8dcd5b9ac3af84227c" name="a33fcc7a06f20ad8dcd5b9ac3af84227c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33fcc7a06f20ad8dcd5b9ac3af84227c">&#9670;&nbsp;</a></span>outputs</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamGeography &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; std::shared_ptr&lt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">communicator_port</a> &gt; &gt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__stream__switch">trisycl::vendor::xilinx::acap::aie::axi_stream_switch</a>&lt; AXIStreamGeography &gt;::router_minion::outputs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The outputs the router minion has to forward to. </p>
<p >This what is used to speed up the routing itself even if the id could be enough </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00077">77</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html#l00147">trisycl::vendor::xilinx::acap::aie::axi_stream_switch&lt; AXIStreamGeography &gt;::router_minion::connect_to()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/sycl/vendor/Xilinx/acap/aie/<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a></li>
<li>include/triSYCL/vendor/Xilinx/acap/aie/<a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2axi__stream__switch_8hpp_source.html">axi_stream_switch.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 9 2023 11:27:40 for triSYCL implementation of SYCL by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
