$date
	Wed Feb 05 15:53:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_inv $end
$var wire 1 ! y_inv_delay $end
$var wire 1 " y_inv $end
$var reg 1 # x $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
1"
x!
$end
#2
1!
#10
0"
1#
#12
0!
#20
1"
0#
#22
1!
#30
0"
1#
#32
0!
#40
