m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/software/USERHW_NIOS_APP/obj/default/runtime/sim/mentor
Eunsaved_mm_interconnect_0_avalon_st_adapter
Z1 w1667097939
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.vhd
Z6 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.vhd
l0
L12
V^cM<k;81=4>zeQU8EAJZC1
!s100 >Dm;SbSN[2FQ:mdbAJgfd2
Z7 OV;C;10.5b;63
32
Z8 !s110 1667098576
!i10b 1
Z9 !s108 1667098576.000000
Z10 !s90 -reportprogress|300|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.vhd|-work|avalon_st_adapter|
Z11 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.vhd|
!i113 1
Z12 o-work avalon_st_adapter
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
Z14 DEx4 work 43 unsaved_mm_interconnect_0_avalon_st_adapter 0 22 ^cM<k;81=4>zeQU8EAJZC1
l61
L44
Z15 VPHJk0O1UYolKO;ziD[SCz2
Z16 !s100 o;jIdUf>=Qb;S`4<[_J`<2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
