read -sv run_verilog_mid/adder_32b_9_95_b27776aa6a86a32ffe7fe9b83652393d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_95_b27776aa6a86a32ffe7fe9b83652393d_yosys.v
