#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 17 23:13:05 2021
# Process ID: 14092
# Current directory: D:/uart_loopback_win_1/test_uart_loopback_9600
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9280 D:\uart_loopback_win_1\test_uart_loopback_9600\test_uart_loopback_9600.xpr
# Log file: D:/uart_loopback_win_1/test_uart_loopback_9600/vivado.log
# Journal file: D:/uart_loopback_win_1/test_uart_loopback_9600\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.xpr
INFO: [Project 1-313] Project file moved from 'D:/uart_loopback_win/test_uart_loopback_9600' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.062 ; gain = 0.000
open_bd_design {D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:uart_loopback:1.0 - uart_loopback_0
Successfully read diagram <design_1> from block design file <D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.062 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {434}] [get_bd_cells uart_loopback_0]
endgroup
save_bd_design
Wrote  : <D:\uart_loopback_win_1\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\uart_loopback_win_1\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
Exporting to file D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jun 17 23:14:04 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 23:14:04 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.594 ; gain = 89.531
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1258.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1925.039 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1925.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.602 ; gain = 926.008
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28BE6A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3596.277 ; gain = 1526.996
set_property PROGRAM.FILE {D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win_1/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 17 23:24:32 2021...
