<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Feb 23 14:15:08 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010i" NAME="design_1" PACKAGE="clg225" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="ingang_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ingang_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="boolean_sevensegment_0" PORT="ingang"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="uitgang_0" RIGHT="0" SIGIS="undef" SIGNAME="boolean_sevensegment_0_uitgang">
      <CONNECTIONS>
        <CONNECTION INSTANCE="boolean_sevensegment_0" PORT="uitgang"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/boolean_sevensegment_0" HWVERSION="1.0" INSTANCE="boolean_sevensegment_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="boolean_sevensegment" VLNV="xilinx.com:module_ref:boolean_sevensegment:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_boolean_sevensegment_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="ingang" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ingang_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ingang_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="uitgang" RIGHT="0" SIGIS="undef" SIGNAME="boolean_sevensegment_0_uitgang">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uitgang_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
