$date
	Sat Oct 22 20:01:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#130190
b10100 &
b10100 %
1$
b10100 !
1"
#130191
0"
#130194
b1010 &
b1010 %
#130198
b101 &
b101 %
#130202
b10000 &
b10000 %
#130206
b1000 &
b1000 %
#130210
b100 &
b100 %
#130214
b10 &
b10 %
#130218
b1 &
b1 %
1#
#130222
b0 &
0#
b0 %
0$
#1128205
b101 !
1"
#1128206
b101 &
b101 %
1$
#1128207
0"
#1128210
b10000 &
b10000 %
#1128214
b1000 &
b1000 %
#1128218
b100 &
b100 %
#1128222
b10 &
b10 %
#1128226
b1 &
b1 %
1#
#1128230
b0 &
0#
b0 %
0$
#2126724
b10100 !
1"
#2126726
b10100 &
b10100 %
1$
#2126727
0"
#2126730
b1010 &
b1010 %
#2126734
b101 &
b101 %
#2126738
b10000 &
b10000 %
#2126742
b1000 &
b1000 %
#2126746
b100 &
b100 %
#2126750
b10 &
b10 %
#2126754
b1 &
b1 %
1#
#2126758
b0 &
0#
b0 %
0$
#4500012
