Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Sep 10 15:42:08 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file loop_test_wrapper_timing_summary_routed.rpt -pb loop_test_wrapper_timing_summary_routed.pb -rpx loop_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : loop_test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.059        0.000                      0                  702        0.106        0.000                      0                  702       41.160        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.205        0.000                      0                  522        0.106        0.000                      0                  522       41.160        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.059        0.000                      0                  180        1.152        0.000                      0                  180  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.205ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.148ns (24.685%)  route 3.503ns (75.315%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.648     9.833    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X3Y42          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X3Y42          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[1]/C
                         clock pessimism              0.273    88.486    
                         clock uncertainty           -0.035    88.451    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.413    88.038    loop_test_i/Read555_0/U0/o_TX_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                 78.205    

Slack (MET) :             78.205ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.148ns (24.685%)  route 3.503ns (75.315%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.648     9.833    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X3Y42          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X3Y42          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[5]/C
                         clock pessimism              0.273    88.486    
                         clock uncertainty           -0.035    88.451    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.413    88.038    loop_test_i/Read555_0/U0/o_TX_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                 78.205    

Slack (MET) :             78.338ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.148ns (25.498%)  route 3.354ns (74.502%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.499     9.684    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X4Y44          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y44          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[4]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.413    88.023    loop_test_i/Read555_0/U0/o_TX_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 78.338    

Slack (MET) :             78.338ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.148ns (25.498%)  route 3.354ns (74.502%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.499     9.684    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X4Y44          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y44          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[7]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.413    88.023    loop_test_i/Read555_0/U0/o_TX_data_reg[7]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 78.338    

Slack (MET) :             78.478ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.148ns (26.316%)  route 3.214ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.360     9.544    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[0]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.413    88.023    loop_test_i/Read555_0/U0/o_TX_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 78.478    

Slack (MET) :             78.478ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.148ns (26.316%)  route 3.214ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.360     9.544    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[2]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.413    88.023    loop_test_i/Read555_0/U0/o_TX_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 78.478    

Slack (MET) :             78.478ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.148ns (26.316%)  route 3.214ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.360     9.544    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[3]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.413    88.023    loop_test_i/Read555_0/U0/o_TX_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 78.478    

Slack (MET) :             78.478ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/o_TX_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.148ns (26.316%)  route 3.214ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.638     5.182    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y43          FDCE                                         r  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.700 f  loop_test_i/Read555_0/U0/mess_cnt_reg[1]/Q
                         net (fo=23, routed)          1.360     7.059    loop_test_i/Read555_0/U0/mess_cnt_reg_n_0_[1]
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_6/O
                         net (fo=9, routed)           0.828     8.040    loop_test_i/Read555_0/U0/o_TX_data[7]_i_6_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     8.366 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_4/O
                         net (fo=1, routed)           0.667     9.033    loop_test_i/Read555_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.185 r  loop_test_i/Read555_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.360     9.544    loop_test_i/Read555_0/U0/o_TX_data0
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y43          FDRE                                         r  loop_test_i/Read555_0/U0/o_TX_data_reg[6]/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.413    88.023    loop_test_i/Read555_0/U0/o_TX_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 78.478    

Slack (MET) :             78.773ns  (required time - arrival time)
  Source:                 loop_test_i/Write555_0/U0/addr_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.253ns (27.236%)  route 3.347ns (72.764%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.635     5.179    loop_test_i/Write555_0/U0/sysclk
    SLICE_X6Y46          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDCE (Prop_fdce_C_Q)         0.478     5.657 f  loop_test_i/Write555_0/U0/addr_cnt_reg[20]/Q
                         net (fo=4, routed)           1.021     6.678    loop_test_i/Write555_0/U0/addr_cnt_reg_n_0_[20]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.323     7.001 f  loop_test_i/Write555_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.830     7.831    loop_test_i/Write555_0/U0/write_data[15]_i_10_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.328     8.159 f  loop_test_i/Write555_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          1.497     9.655    loop_test_i/Write555_0/U0/write_data[15]_i_8_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.124     9.779 r  loop_test_i/Write555_0/U0/addr_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.779    loop_test_i/Write555_0/U0/addr_cnt[21]_i_1_n_0
    SLICE_X6Y46          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Write555_0/U0/sysclk
    SLICE_X6Y46          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[21]/C
                         clock pessimism              0.297    88.509    
                         clock uncertainty           -0.035    88.474    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.079    88.553    loop_test_i/Write555_0/U0/addr_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.553    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                 78.773    

Slack (MET) :             78.867ns  (required time - arrival time)
  Source:                 loop_test_i/Read555_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.816%)  route 3.573ns (81.184%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 88.215 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.624     5.168    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.456     5.624 r  loop_test_i/Read555_0/U0/addr_cnt_reg[21]/Q
                         net (fo=3, routed)           1.746     7.369    loop_test_i/Read555_0/U0/addr_cnt_reg[21]
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.493 r  loop_test_i/Read555_0/U0/FSM_sequential_state[3]_i_7/O
                         net (fo=2, routed)           0.716     8.209    loop_test_i/Read555_0/U0/FSM_sequential_state[3]_i_7_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  loop_test_i/Read555_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           1.111     9.444    loop_test_i/Read555_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I2_O)        0.124     9.568 r  loop_test_i/Read555_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     9.568    loop_test_i/Read555_0/U0/state__0[3]
    SLICE_X2Y48          FDCE                                         r  loop_test_i/Read555_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.520    88.215    loop_test_i/Read555_0/U0/sysclk
    SLICE_X2Y48          FDCE                                         r  loop_test_i/Read555_0/U0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.179    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X2Y48          FDCE (Setup_fdce_C_D)        0.077    88.436    loop_test_i/Read555_0/U0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         88.436    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 78.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 loop_test_i/Write555_0/U0/write_data_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/Write555_0/U0/sysclk
    SLICE_X11Y42         FDRE                                         r  loop_test_i/Write555_0/U0/write_data_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  loop_test_i/Write555_0/U0/write_data_buf_reg[3]/Q
                         net (fo=1, routed)           0.054     1.664    loop_test_i/Write555_0/U0/write_data_buf[3]
    SLICE_X10Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.709 r  loop_test_i/Write555_0/U0/write_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.709    loop_test_i/Write555_0/U0/p_1_in[3]
    SLICE_X10Y42         FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.835     1.984    loop_test_i/Write555_0/U0/sysclk
    SLICE_X10Y42         FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[3]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X10Y42         FDPE (Hold_fdpe_C_D)         0.121     1.603    loop_test_i/Write555_0/U0/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 loop_test_i/Write555_0/U0/write_data_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.497    loop_test_i/Write555_0/U0/sysclk
    SLICE_X7Y43          FDRE                                         r  loop_test_i/Write555_0/U0/write_data_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  loop_test_i/Write555_0/U0/write_data_buf_reg[7]/Q
                         net (fo=1, routed)           0.054     1.692    loop_test_i/Write555_0/U0/write_data_buf[7]
    SLICE_X6Y43          LUT4 (Prop_lut4_I1_O)        0.045     1.737 r  loop_test_i/Write555_0/U0/write_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    loop_test_i/Write555_0/U0/p_1_in[7]
    SLICE_X6Y43          FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.864     2.013    loop_test_i/Write555_0/U0/sysclk
    SLICE_X6Y43          FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[7]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X6Y43          FDPE (Hold_fdpe_C_D)         0.121     1.631    loop_test_i/Write555_0/U0/write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 loop_test_i/Read555_0/U0/addr_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.594     1.498    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y49          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  loop_test_i/Read555_0/U0/addr_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.772    loop_test_i/Read555_0/U0/addr_cnt_reg[18]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  loop_test_i/Read555_0/U0/addr_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    loop_test_i/Read555_0/U0/addr_cnt_reg[16]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  loop_test_i/Read555_0/U0/addr_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    loop_test_i/Read555_0/U0/addr_cnt_reg[20]_i_1_n_7
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[20]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105     1.872    loop_test_i/Read555_0/U0/addr_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 loop_test_i/Write555_0/U0/write_data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.497    loop_test_i/Write555_0/U0/sysclk
    SLICE_X7Y43          FDRE                                         r  loop_test_i/Write555_0/U0/write_data_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  loop_test_i/Write555_0/U0/write_data_buf_reg[0]/Q
                         net (fo=1, routed)           0.087     1.725    loop_test_i/Write555_0/U0/write_data_buf[0]
    SLICE_X6Y43          LUT4 (Prop_lut4_I1_O)        0.048     1.773 r  loop_test_i/Write555_0/U0/write_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    loop_test_i/Write555_0/U0/p_1_in[0]
    SLICE_X6Y43          FDCE                                         r  loop_test_i/Write555_0/U0/write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.864     2.013    loop_test_i/Write555_0/U0/sysclk
    SLICE_X6Y43          FDCE                                         r  loop_test_i/Write555_0/U0/write_data_reg[0]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X6Y43          FDCE (Hold_fdce_C_D)         0.131     1.641    loop_test_i/Write555_0/U0/write_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 loop_test_i/Write555_0/U0/write_data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.566     1.470    loop_test_i/Write555_0/U0/sysclk
    SLICE_X11Y43         FDRE                                         r  loop_test_i/Write555_0/U0/write_data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  loop_test_i/Write555_0/U0/write_data_buf_reg[15]/Q
                         net (fo=1, routed)           0.087     1.698    loop_test_i/Write555_0/U0/write_data_buf[15]
    SLICE_X10Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.743 r  loop_test_i/Write555_0/U0/write_data[15]_i_2/O
                         net (fo=1, routed)           0.000     1.743    loop_test_i/Write555_0/U0/p_1_in[15]
    SLICE_X10Y43         FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X10Y43         FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[15]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X10Y43         FDPE (Hold_fdpe_C_D)         0.120     1.603    loop_test_i/Write555_0/U0/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 loop_test_i/Read555_0/U0/addr_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.594     1.498    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y49          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  loop_test_i/Read555_0/U0/addr_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.772    loop_test_i/Read555_0/U0/addr_cnt_reg[18]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.932 r  loop_test_i/Read555_0/U0/addr_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    loop_test_i/Read555_0/U0/addr_cnt_reg[16]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  loop_test_i/Read555_0/U0/addr_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    loop_test_i/Read555_0/U0/addr_cnt_reg[20]_i_1_n_6
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[21]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105     1.872    loop_test_i/Read555_0/U0/addr_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 loop_test_i/RW_ROUTER4_0/U0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/RW_ROUTER4_0/U0/led1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.566     1.470    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y44          FDCE                                         r  loop_test_i/RW_ROUTER4_0/U0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  loop_test_i/RW_ROUTER4_0/U0/state_reg/Q
                         net (fo=58, routed)          0.091     1.702    loop_test_i/RW_ROUTER4_0/U0/state
    SLICE_X9Y44          FDCE                                         r  loop_test_i/RW_ROUTER4_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y44          FDCE                                         r  loop_test_i/RW_ROUTER4_0/U0/led1_reg/C
                         clock pessimism             -0.515     1.470    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.075     1.545    loop_test_i/RW_ROUTER4_0/U0/led1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 loop_test_i/Read555_0/U0/addr_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/A_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.210%)  route 0.129ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.497    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y46          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  loop_test_i/Read555_0/U0/addr_cnt_reg[5]/Q
                         net (fo=4, routed)           0.129     1.767    loop_test_i/Read555_0/U0/addr_cnt_reg[5]
    SLICE_X3Y45          FDCE                                         r  loop_test_i/Read555_0/U0/A_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.866     2.015    loop_test_i/Read555_0/U0/sysclk
    SLICE_X3Y45          FDCE                                         r  loop_test_i/Read555_0/U0/A_buf_reg[5]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.071     1.607    loop_test_i/Read555_0/U0/A_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 loop_test_i/Read555_0/U0/addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/A_buf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.974%)  route 0.141ns (50.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.497    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y46          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  loop_test_i/Read555_0/U0/addr_cnt_reg[6]/Q
                         net (fo=4, routed)           0.141     1.779    loop_test_i/Read555_0/U0/addr_cnt_reg[6]
    SLICE_X3Y45          FDCE                                         r  loop_test_i/Read555_0/U0/A_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.866     2.015    loop_test_i/Read555_0/U0/sysclk
    SLICE_X3Y45          FDCE                                         r  loop_test_i/Read555_0/U0/A_buf_reg[6]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.076     1.612    loop_test_i/Read555_0/U0/A_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 loop_test_i/Read555_0/U0/addr_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/A_buf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.497    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y46          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  loop_test_i/Read555_0/U0/addr_cnt_reg[4]/Q
                         net (fo=4, routed)           0.143     1.781    loop_test_i/Read555_0/U0/addr_cnt_reg[4]
    SLICE_X3Y45          FDCE                                         r  loop_test_i/Read555_0/U0/A_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.866     2.015    loop_test_i/Read555_0/U0/sysclk
    SLICE_X3Y45          FDCE                                         r  loop_test_i/Read555_0/U0/A_buf_reg[4]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.075     1.611    loop_test_i/Read555_0/U0/A_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X6Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y46    loop_test_i/RW_ROUTER4_0/U0/A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y46    loop_test_i/RW_ROUTER4_0/U0/A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y46    loop_test_i/RW_ROUTER4_0/U0/A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y46    loop_test_i/RW_ROUTER4_0/U0/A_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X6Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X6Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y47    loop_test_i/RW_ROUTER4_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X8Y48    loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.059ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.580ns (12.343%)  route 4.119ns (87.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.603     9.882    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X4Y50          FDCE                                         f  loop_test_i/Read555_0/U0/addr_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    88.202    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[20]/C
                         clock pessimism              0.179    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X4Y50          FDCE (Recov_fdce_C_CLR)     -0.405    87.941    loop_test_i/Read555_0/U0/addr_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         87.941    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 78.059    

Slack (MET) :             78.059ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.580ns (12.343%)  route 4.119ns (87.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.603     9.882    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X4Y50          FDCE                                         f  loop_test_i/Read555_0/U0/addr_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    88.202    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y50          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[21]/C
                         clock pessimism              0.179    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X4Y50          FDCE (Recov_fdce_C_CLR)     -0.405    87.941    loop_test_i/Read555_0/U0/addr_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         87.941    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 78.059    

Slack (MET) :             78.164ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/CE_n_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.580ns (12.263%)  route 4.149ns (87.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.212 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.633     9.912    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X7Y46          FDPE                                         f  loop_test_i/Read555_0/U0/CE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.517    88.212    loop_test_i/Read555_0/U0/sysclk
    SLICE_X7Y46          FDPE                                         r  loop_test_i/Read555_0/U0/CE_n_reg/C
                         clock pessimism              0.259    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X7Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    88.077    loop_test_i/Read555_0/U0/CE_n_reg
  -------------------------------------------------------------------
                         required time                         88.077    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 78.164    

Slack (MET) :             78.268ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.580ns (12.662%)  route 4.000ns (87.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.484     9.763    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X4Y48          FDCE                                         f  loop_test_i/Read555_0/U0/addr_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y48          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[12]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/addr_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 78.268    

Slack (MET) :             78.268ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.580ns (12.662%)  route 4.000ns (87.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.484     9.763    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X4Y48          FDCE                                         f  loop_test_i/Read555_0/U0/addr_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y48          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[13]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/addr_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 78.268    

Slack (MET) :             78.268ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.580ns (12.662%)  route 4.000ns (87.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.484     9.763    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X4Y48          FDCE                                         f  loop_test_i/Read555_0/U0/addr_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y48          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[14]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/addr_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 78.268    

Slack (MET) :             78.268ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/addr_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.580ns (12.662%)  route 4.000ns (87.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.484     9.763    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X4Y48          FDCE                                         f  loop_test_i/Read555_0/U0/addr_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y48          FDCE                                         r  loop_test_i/Read555_0/U0/addr_cnt_reg[15]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/addr_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 78.268    

Slack (MET) :             78.273ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/loop_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.580ns (12.674%)  route 3.996ns (87.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.480     9.759    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X5Y48          FDCE                                         f  loop_test_i/Read555_0/U0/loop_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y48          FDCE                                         r  loop_test_i/Read555_0/U0/loop_cnt_reg[0]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 78.273    

Slack (MET) :             78.273ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/loop_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.580ns (12.674%)  route 3.996ns (87.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.480     9.759    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X5Y48          FDCE                                         f  loop_test_i/Read555_0/U0/loop_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y48          FDCE                                         r  loop_test_i/Read555_0/U0/loop_cnt_reg[1]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/loop_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 78.273    

Slack (MET) :             78.273ns  (required time - arrival time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Read555_0/U0/loop_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.580ns (12.674%)  route 3.996ns (87.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.516     8.155    loop_test_i/Read555_0/U0/reset_n
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.124     8.279 f  loop_test_i/Read555_0/U0/read_complete_i_2/O
                         net (fo=93, routed)          1.480     9.759    loop_test_i/Read555_0/U0/read_complete_i_2_n_0
    SLICE_X5Y48          FDCE                                         f  loop_test_i/Read555_0/U0/loop_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518    88.213    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y48          FDCE                                         r  loop_test_i/Read555_0/U0/loop_cnt_reg[2]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    88.032    loop_test_i/Read555_0/U0/loop_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 78.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X8Y43          FDCE                                         f  loop_test_i/Write555_0/U0/addr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X8Y43          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[0]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     1.439    loop_test_i/Write555_0/U0/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X8Y43          FDCE                                         f  loop_test_i/Write555_0/U0/addr_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X8Y43          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[7]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     1.439    loop_test_i/Write555_0/U0/addr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X8Y43          FDCE                                         f  loop_test_i/Write555_0/U0/write_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X8Y43          FDCE                                         r  loop_test_i/Write555_0/U0/write_data_reg[12]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     1.439    loop_test_i/Write555_0/U0/write_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X9Y43          FDCE                                         f  loop_test_i/Write555_0/U0/addr_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X9Y43          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[8]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    loop_test_i/Write555_0/U0/addr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X9Y43          FDCE                                         f  loop_test_i/Write555_0/U0/write_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X9Y43          FDCE                                         r  loop_test_i/Write555_0/U0/write_data_reg[14]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    loop_test_i/Write555_0/U0/write_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[13]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X9Y43          FDPE                                         f  loop_test_i/Write555_0/U0/write_data_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X9Y43          FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[13]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X9Y43          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    loop_test_i/Write555_0/U0/write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/write_data_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.046%)  route 0.905ns (82.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.153     2.591    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X9Y43          FDPE                                         f  loop_test_i/Write555_0/U0/write_data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.836     1.985    loop_test_i/Write555_0/U0/sysclk
    SLICE_X9Y43          FDPE                                         r  loop_test_i/Write555_0/U0/write_data_reg[5]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X9Y43          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    loop_test_i/Write555_0/U0/write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.186ns (16.394%)  route 0.949ns (83.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.196     2.634    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  loop_test_i/Write555_0/U0/addr_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.835     1.984    loop_test_i/Write555_0/U0/sysclk
    SLICE_X8Y42          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[2]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.438    loop_test_i/Write555_0/U0/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.186ns (16.394%)  route 0.949ns (83.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.196     2.634    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  loop_test_i/Write555_0/U0/addr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.835     1.984    loop_test_i/Write555_0/U0/sysclk
    SLICE_X8Y42          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[3]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.438    loop_test_i/Write555_0/U0/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            loop_test_i/Write555_0/U0/addr_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.186ns (16.394%)  route 0.949ns (83.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.596     1.500    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  loop_test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.753     2.393    loop_test_i/Write555_0/U0/reset_n
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     2.438 f  loop_test_i/Write555_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.196     2.634    loop_test_i/Write555_0/U0/write_complete_i_2_n_0
    SLICE_X8Y42          FDCE                                         f  loop_test_i/Write555_0/U0/addr_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.835     1.984    loop_test_i/Write555_0/U0/sysclk
    SLICE_X8Y42          FDCE                                         r  loop_test_i/Write555_0/U0/addr_cnt_reg[4]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.438    loop_test_i/Write555_0/U0/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.197    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 4.021ns (43.950%)  route 5.128ns (56.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.636     5.180    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y47          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.698 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[2]/Q
                         net (fo=1, routed)           5.128    10.826    A_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.503    14.329 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.329    A[2]
    A15                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.038ns (44.621%)  route 5.011ns (55.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.636     5.180    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y47          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.698 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           5.011    10.709    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.229 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.229    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 4.154ns (46.621%)  route 4.756ns (53.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.636     5.180    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y48          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.478     5.658 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           4.756    10.413    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.676    14.089 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.089    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 3.964ns (45.339%)  route 4.779ns (54.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.639     5.183    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  loop_test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           4.779    10.418    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    13.926 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    13.926    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.086ns (46.668%)  route 4.670ns (53.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.569     5.113    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y44          FDCE                                         r  loop_test_i/RW_ROUTER4_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.419     5.532 r  loop_test_i/RW_ROUTER4_0/U0/led1_reg/Q
                         net (fo=1, routed)           4.670    10.202    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.667    13.869 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    13.869    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.108ns (47.774%)  route 4.491ns (52.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.570     5.114    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y47          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.419     5.533 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.491    10.024    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.689    13.713 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.713    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.155ns (49.086%)  route 4.310ns (50.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.636     5.180    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y47          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.478     5.658 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           4.310     9.968    A_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.677    13.645 r  A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.645    A[5]
    J3                                                                r  A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 4.160ns (49.246%)  route 4.288ns (50.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.570     5.114    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X8Y48          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.478     5.592 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           4.288     9.880    A_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         3.682    13.562 r  A_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.562    A[13]
    M2                                                                r  A[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.320ns  (logic 3.977ns (47.803%)  route 4.343ns (52.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.570     5.114    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y47          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           4.343     9.913    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.434 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.434    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.103ns (49.549%)  route 4.178ns (50.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.569     5.113    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y46          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.419     5.532 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[15]/Q
                         net (fo=1, routed)           4.178     9.710    A_OBUF[15]
    N2                   OBUF (Prop_obuf_I_O)         3.684    13.394 r  A_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.394    A[15]
    N2                                                                r  A[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 loop_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.367ns (76.597%)  route 0.418ns (23.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.593     1.497    loop_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y39          FDRE                                         r  loop_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  loop_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.418     2.055    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.281 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.281    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 0.988ns (45.827%)  route 1.168ns (54.173%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y40         FDPE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.168     2.801    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.625 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.625    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 0.988ns (42.665%)  route 1.328ns (57.335%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y42         FDPE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/Q
                         net (fo=1, routed)           1.328     2.960    gen_iobuf[0].iobuf_inst/T
    U1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.784 r  gen_iobuf[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.784    DQ[0]
    U1                                                                r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.026ns (44.055%)  route 1.303ns (55.945%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y40         FDPE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.617 r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/Q
                         net (fo=1, routed)           1.303     2.920    gen_iobuf[15].iobuf_inst/T
    W7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.798 r  gen_iobuf[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.798    DQ[15]
    W7                                                                r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 0.988ns (42.044%)  route 1.362ns (57.956%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y40         FDPE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.633 r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           1.362     2.995    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.819 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.819    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.025ns (43.533%)  route 1.330ns (56.467%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y40         FDPE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.617 r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.330     2.946    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.823 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.823    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.370ns (58.231%)  route 0.983ns (41.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.594     1.498    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y48          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           0.983     2.644    A_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.850 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.850    A[0]
    C15                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/A_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.401ns (58.735%)  route 0.984ns (41.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.566     1.470    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y46          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/A_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  loop_test_i/RW_ROUTER4_0/U0/A_reg[17]/Q
                         net (fo=1, routed)           0.984     2.582    A_OBUF[17]
    R3                   OBUF (Prop_obuf_I_O)         1.273     3.854 r  A_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.854    A[17]
    R3                                                                r  A[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.025ns (42.614%)  route 1.380ns (57.386%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y42         FDPE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDPE (Prop_fdpe_C_Q)         0.148     1.617 r  loop_test_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/Q
                         net (fo=1, routed)           1.380     2.997    gen_iobuf[1].iobuf_inst/T
    W2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.874 r  gen_iobuf[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.874    DQ[1]
    W2                                                                r  DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loop_test_i/RW_ROUTER4_0/U0/DQ_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.406ns (58.160%)  route 1.011ns (41.840%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.469    loop_test_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X8Y41          FDRE                                         r  loop_test_i/RW_ROUTER4_0/U0/DQ_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  loop_test_i/RW_ROUTER4_0/U0/DQ_o_reg[11]/Q
                         net (fo=1, routed)           1.011     2.628    gen_iobuf[11].iobuf_inst/I
    U2                   OBUFT (Prop_obuft_I_O)       1.258     3.886 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.886    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            loop_test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.756ns  (logic 1.587ns (27.573%)  route 4.169ns (72.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.599     5.062    loop_test_i/Switchmod_0/U0/i_signal
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.124     5.186 r  loop_test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.569     5.756    loop_test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.520     4.885    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            loop_test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.587ns (28.518%)  route 3.978ns (71.482%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.599     5.062    loop_test_i/Switchmod_0/U0/i_signal
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.124     5.186 r  loop_test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.378     5.565    loop_test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.520     4.885    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 1.474ns (28.100%)  route 3.772ns (71.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.772     5.247    loop_test_i/Read555_0/U0/DQ_i[12]
    SLICE_X5Y42          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.516     4.881    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y42          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[12]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            loop_test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.212ns  (logic 1.613ns (30.945%)  route 3.599ns (69.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.599     5.062    loop_test_i/Switchmod_0/U0/i_signal
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.150     5.212 r  loop_test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.212    loop_test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.520     4.885    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.456ns (28.316%)  route 3.686ns (71.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.686     5.142    loop_test_i/Read555_0/U0/DQ_i[15]
    SLICE_X5Y42          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.516     4.881    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y42          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.477ns (30.345%)  route 3.390ns (69.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.390     4.866    loop_test_i/Read555_0/U0/DQ_i[14]
    SLICE_X6Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.515     4.880    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 1.458ns (30.123%)  route 3.383ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.383     4.841    loop_test_i/Read555_0/U0/DQ_i[5]
    SLICE_X4Y41          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.516     4.881    loop_test_i/Read555_0/U0/sysclk
    SLICE_X4Y41          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.450ns (29.975%)  route 3.386ns (70.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.386     4.836    loop_test_i/Read555_0/U0/DQ_i[8]
    SLICE_X5Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.515     4.880    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.465ns (30.561%)  route 3.329ns (69.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.329     4.794    loop_test_i/Read555_0/U0/DQ_i[10]
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.515     4.880    loop_test_i/Read555_0/U0/sysclk
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.456ns (31.081%)  route 3.228ns (68.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.228     4.683    loop_test_i/Read555_0/U0/DQ_i[9]
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.515     4.880    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            loop_test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.231ns (14.913%)  route 1.318ns (85.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.318     1.549    loop_test_i/Switchmod_0/U0/i_signal
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.867     2.016    loop_test_i/Switchmod_0/U0/sysclk
    SLICE_X3Y49          FDRE                                         r  loop_test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.222ns (14.243%)  route 1.334ns (85.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.334     1.555    loop_test_i/Read555_0/U0/DQ_i[4]
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.239ns (15.275%)  route 1.323ns (84.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.323     1.562    loop_test_i/Read555_0/U0/DQ_i[3]
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.217ns (13.646%)  route 1.374ns (86.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.374     1.591    loop_test_i/Read555_0/U0/DQ_i[13]
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.237ns (14.809%)  route 1.361ns (85.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.361     1.598    loop_test_i/Read555_0/U0/DQ_i[1]
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.223ns (13.733%)  route 1.398ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.398     1.621    loop_test_i/Read555_0/U0/DQ_i[2]
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.212ns (12.995%)  route 1.423ns (87.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.423     1.635    loop_test_i/Read555_0/U0/DQ_i[7]
    SLICE_X6Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.862     2.011    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[0]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.221ns (13.376%)  route 1.431ns (86.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DQ[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].iobuf_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  gen_iobuf[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.431     1.652    loop_test_i/Read555_0/U0/DQ_i[0]
    SLICE_X5Y42          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X5Y42          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[0]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.216ns (13.017%)  route 1.445ns (86.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.445     1.661    loop_test_i/Read555_0/U0/DQ_i[11]
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     2.012    loop_test_i/Read555_0/U0/sysclk
    SLICE_X7Y40          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            loop_test_i/Read555_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.236ns (13.987%)  route 1.452ns (86.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.452     1.688    loop_test_i/Read555_0/U0/DQ_i[6]
    SLICE_X6Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.862     2.011    loop_test_i/Read555_0/U0/sysclk
    SLICE_X6Y39          FDRE                                         r  loop_test_i/Read555_0/U0/data_buf_reg[6]/C





